(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "top")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "8.1.0-dev+dadca7ecf")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GPIO_io\(0\)_\$inp_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GPIO_io\(1\)_\$inp_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GPIO_io\(2\)_\$inp_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GPIO_io\(3\)_\$inp_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_UART0_SIN_i_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_output_1_0_to_GPIO_io\(0\)_\$out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_output_1_0_to_GPIO_io\(1\)_\$out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_output_1_0_to_GPIO_io\(2\)_\$out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_output_1_0_to_GPIO_io\(3\)_\$out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_output_1_0_to_UART0_SOUT_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8634.73:8634.73:8634.73) (8634.73:8634.73:8634.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7792.95:7792.95:7792.95) (7792.95:7792.95:7792.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5565.97:5565.97:5565.97) (5565.97:5565.97:5565.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3701.19:3701.19:3701.19) (3701.19:3701.19:3701.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6787.38:6787.38:6787.38) (6787.38:6787.38:6787.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WB_RST_LUT2_I0\.t_frag_output_0_0_to_GMUX_IC_u_gclkbuff_reset_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8614.85:8614.85:8614.85) (8614.85:8614.85:8614.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5816.72:5816.72:5816.72) (5816.72:5816.72:5816.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8343.4:8343.4:8343.4) (8343.4:8343.4:8343.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3143.56:3143.56:3143.56) (3143.56:3143.56:3143.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7171.81:7171.81:7171.81) (7171.81:7171.81:7171.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9181.61:9181.61:9181.61) (9181.61:9181.61:9181.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9525.23:9525.23:9525.23) (9525.23:9525.23:9525.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8518.19:8518.19:8518.19) (8518.19:8518.19:8518.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5114.88:5114.88:5114.88) (5114.88:5114.88:5114.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10418.2:10418.2:10418.2) (10418.2:10418.2:10418.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7684.43:7684.43:7684.43) (7684.43:7684.43:7684.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5347.62:5347.62:5347.62) (5347.62:5347.62:5347.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11018:11018:11018) (11018:11018:11018))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6120.76:6120.76:6120.76) (6120.76:6120.76:6120.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6418.55:6418.55:6418.55) (6418.55:6418.55:6418.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8816.89:8816.89:8816.89) (8816.89:8816.89:8816.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4758.78:4758.78:4758.78) (4758.78:4758.78:4758.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7309.09:7309.09:7309.09) (7309.09:7309.09:7309.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5573.89:5573.89:5573.89) (5573.89:5573.89:5573.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6823.98:6823.98:6823.98) (6823.98:6823.98:6823.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6689.57:6689.57:6689.57) (6689.57:6689.57:6689.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3458.93:3458.93:3458.93) (3458.93:3458.93:3458.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4313.6:4313.6:4313.6) (4313.6:4313.6:4313.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6558.07:6558.07:6558.07) (6558.07:6558.07:6558.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4736.3:4736.3:4736.3) (4736.3:4736.3:4736.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5569:5569:5569) (5569:5569:5569))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5122.44:5122.44:5122.44) (5122.44:5122.44:5122.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6008.52:6008.52:6008.52) (6008.52:6008.52:6008.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5710:5710:5710) (5710:5710:5710))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5809.1:5809.1:5809.1) (5809.1:5809.1:5809.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6626.87:6626.87:6626.87) (6626.87:6626.87:6626.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6545.9:6545.9:6545.9) (6545.9:6545.9:6545.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3294.06:3294.06:3294.06) (3294.06:3294.06:3294.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3898.93:3898.93:3898.93) (3898.93:3898.93:3898.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6478.95:6478.95:6478.95) (6478.95:6478.95:6478.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3082.8:3082.8:3082.8) (3082.8:3082.8:3082.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5963:5963:5963) (5963:5963:5963))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7127.82:7127.82:7127.82) (7127.82:7127.82:7127.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4660.95:4660.95:4660.95) (4660.95:4660.95:4660.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10221.3:10221.3:10221.3) (10221.3:10221.3:10221.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4916.96:4916.96:4916.96) (4916.96:4916.96:4916.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6613.09:6613.09:6613.09) (6613.09:6613.09:6613.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9303.77:9303.77:9303.77) (9303.77:9303.77:9303.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5671.96:5671.96:5671.96) (5671.96:5671.96:5671.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5675.18:5675.18:5675.18) (5675.18:5675.18:5675.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8099.56:8099.56:8099.56) (8099.56:8099.56:8099.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7987.85:7987.85:7987.85) (7987.85:7987.85:7987.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8148.09:8148.09:8148.09) (8148.09:8148.09:8148.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8036.38:8036.38:8036.38) (8036.38:8036.38:8036.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9704.21:9704.21:9704.21) (9704.21:9704.21:9704.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9758.06:9758.06:9758.06) (9758.06:9758.06:9758.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7304.98:7304.98:7304.98) (7304.98:7304.98:7304.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7276.28:7276.28:7276.28) (7276.28:7276.28:7276.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5209.55:5209.55:5209.55) (5209.55:5209.55:5209.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5216.45:5216.45:5216.45) (5216.45:5216.45:5216.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4675.62:4675.62:4675.62) (4675.62:4675.62:4675.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4513.4:4513.4:4513.4) (4513.4:4513.4:4513.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6510.77:6510.77:6510.77) (6510.77:6510.77:6510.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6516.76:6516.76:6516.76) (6516.76:6516.76:6516.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3436.99:3436.99:3436.99) (3436.99:3436.99:3436.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8162.01:8162.01:8162.01) (8162.01:8162.01:8162.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4838.55:4838.55:4838.55) (4838.55:4838.55:4838.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_WBs_RD_DAT_mux4x0_Q_3_B_LUT1_O\.f_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2319.77:2319.77:2319.77) (2319.77:2319.77:2319.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3546.98:3546.98:3546.98) (3546.98:3546.98:3546.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5734.25:5734.25:5734.25) (5734.25:5734.25:5734.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5358.31:5358.31:5358.31) (5358.31:5358.31:5358.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8217.05:8217.05:8217.05) (8217.05:8217.05:8217.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7909.87:7909.87:7909.87) (7909.87:7909.87:7909.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3109.11:3109.11:3109.11) (3109.11:3109.11:3109.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8650.43:8650.43:8650.43) (8650.43:8650.43:8650.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5754.86:5754.86:5754.86) (5754.86:5754.86:5754.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3436.99:3436.99:3436.99) (3436.99:3436.99:3436.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7929.06:7929.06:7929.06) (7929.06:7929.06:7929.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7785.38:7785.38:7785.38) (7785.38:7785.38:7785.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3436.99:3436.99:3436.99) (3436.99:3436.99:3436.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11177.6:11177.6:11177.6) (11177.6:11177.6:11177.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4964.66:4964.66:4964.66) (4964.66:4964.66:4964.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5669.08:5669.08:5669.08) (5669.08:5669.08:5669.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11138.4:11138.4:11138.4) (11138.4:11138.4:11138.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3942.15:3942.15:3942.15) (3942.15:3942.15:3942.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6480.19:6480.19:6480.19) (6480.19:6480.19:6480.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10028:10028:10028) (10028:10028:10028))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1926.02:1926.02:1926.02) (1926.02:1926.02:1926.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1908.4:1908.4:1908.4) (1908.4:1908.4:1908.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1908.4:1908.4:1908.4) (1908.4:1908.4:1908.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1908.4:1908.4:1908.4) (1908.4:1908.4:1908.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1908.4:1908.4:1908.4) (1908.4:1908.4:1908.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2013:2013:2013) (2013:2013:2013))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2212.3:2212.3:2212.3) (2212.3:2212.3:2212.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1989.64:1989.64:1989.64) (1989.64:1989.64:1989.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2000.03:2000.03:2000.03) (2000.03:2000.03:2000.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12300:12300:12300) (12300:12300:12300))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8168.82:8168.82:8168.82) (8168.82:8168.82:8168.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9364.52:9364.52:9364.52) (9364.52:9364.52:9364.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6937.81:6937.81:6937.81) (6937.81:6937.81:6937.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7318.68:7318.68:7318.68) (7318.68:7318.68:7318.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7061.04:7061.04:7061.04) (7061.04:7061.04:7061.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9394.13:9394.13:9394.13) (9394.13:9394.13:9394.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5329.13:5329.13:5329.13) (5329.13:5329.13:5329.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10586.2:10586.2:10586.2) (10586.2:10586.2:10586.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12458.4:12458.4:12458.4) (12458.4:12458.4:12458.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8019.51:8019.51:8019.51) (8019.51:8019.51:8019.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8895.49:8895.49:8895.49) (8895.49:8895.49:8895.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5337.03:5337.03:5337.03) (5337.03:5337.03:5337.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7663.23:7663.23:7663.23) (7663.23:7663.23:7663.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6352.41:6352.41:6352.41) (6352.41:6352.41:6352.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4114.31:4114.31:4114.31) (4114.31:4114.31:4114.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5561.58:5561.58:5561.58) (5561.58:5561.58:5561.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9077.28:9077.28:9077.28) (9077.28:9077.28:9077.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8287.12:8287.12:8287.12) (8287.12:8287.12:8287.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8114.19:8114.19:8114.19) (8114.19:8114.19:8114.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10861.2:10861.2:10861.2) (10861.2:10861.2:10861.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8756.08:8756.08:8756.08) (8756.08:8756.08:8756.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8795.47:8795.47:8795.47) (8795.47:8795.47:8795.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7211.28:7211.28:7211.28) (7211.28:7211.28:7211.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6688.94:6688.94:6688.94) (6688.94:6688.94:6688.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5278.83:5278.83:5278.83) (5278.83:5278.83:5278.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6326.9:6326.9:6326.9) (6326.9:6326.9:6326.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5913.52:5913.52:5913.52) (5913.52:5913.52:5913.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4989.27:4989.27:4989.27) (4989.27:4989.27:4989.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3190.72:3190.72:3190.72) (3190.72:3190.72:3190.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2397.74:2397.74:2397.74) (2397.74:2397.74:2397.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3880.13:3880.13:3880.13) (3880.13:3880.13:3880.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5326.39:5326.39:5326.39) (5326.39:5326.39:5326.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4810.98:4810.98:4810.98) (4810.98:4810.98:4810.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6390.52:6390.52:6390.52) (6390.52:6390.52:6390.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6401.15:6401.15:6401.15) (6401.15:6401.15:6401.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5621.74:5621.74:5621.74) (5621.74:5621.74:5621.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6522.17:6522.17:6522.17) (6522.17:6522.17:6522.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7334.77:7334.77:7334.77) (7334.77:7334.77:7334.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8068.18:8068.18:8068.18) (8068.18:8068.18:8068.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4818.99:4818.99:4818.99) (4818.99:4818.99:4818.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7558.12:7558.12:7558.12) (7558.12:7558.12:7558.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7539.68:7539.68:7539.68) (7539.68:7539.68:7539.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8916.63:8916.63:8916.63) (8916.63:8916.63:8916.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8723.04:8723.04:8723.04) (8723.04:8723.04:8723.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5639.47:5639.47:5639.47) (5639.47:5639.47:5639.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5419.63:5419.63:5419.63) (5419.63:5419.63:5419.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5981.73:5981.73:5981.73) (5981.73:5981.73:5981.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5769.3:5769.3:5769.3) (5769.3:5769.3:5769.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9076.97:9076.97:9076.97) (9076.97:9076.97:9076.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8914.38:8914.38:8914.38) (8914.38:8914.38:8914.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7550.55:7550.55:7550.55) (7550.55:7550.55:7550.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7508.61:7508.61:7508.61) (7508.61:7508.61:7508.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7544.34:7544.34:7544.34) (7544.34:7544.34:7544.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7501.38:7501.38:7501.38) (7501.38:7501.38:7501.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6633.77:6633.77:6633.77) (6633.77:6633.77:6633.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6521.87:6521.87:6521.87) (6521.87:6521.87:6521.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2553.31:2553.31:2553.31) (2553.31:2553.31:2553.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6665.22:6665.22:6665.22) (6665.22:6665.22:6665.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4918.13:4918.13:4918.13) (4918.13:4918.13:4918.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3042.87:3042.87:3042.87) (3042.87:3042.87:3042.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6353.51:6353.51:6353.51) (6353.51:6353.51:6353.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3244.52:3244.52:3244.52) (3244.52:3244.52:3244.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3161.64:3161.64:3161.64) (3161.64:3161.64:3161.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5526:5526:5526) (5526:5526:5526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.31:3435.31:3435.31) (3435.31:3435.31:3435.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5401.29:5401.29:5401.29) (5401.29:5401.29:5401.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4064.63:4064.63:4064.63) (4064.63:4064.63:4064.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4361.79:4361.79:4361.79) (4361.79:4361.79:4361.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6506.68:6506.68:6506.68) (6506.68:6506.68:6506.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7077.08:7077.08:7077.08) (7077.08:7077.08:7077.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3426.07:3426.07:3426.07) (3426.07:3426.07:3426.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4906.17:4906.17:4906.17) (4906.17:4906.17:4906.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3982.94:3982.94:3982.94) (3982.94:3982.94:3982.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.23:3123.23:3123.23) (3123.23:3123.23:3123.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4542.21:4542.21:4542.21) (4542.21:4542.21:4542.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2987.4:2987.4:2987.4) (2987.4:2987.4:2987.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.11:3123.11:3123.11) (3123.11:3123.11:3123.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4451.84:4451.84:4451.84) (4451.84:4451.84:4451.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4968.69:4968.69:4968.69) (4968.69:4968.69:4968.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6427.58:6427.58:6427.58) (6427.58:6427.58:6427.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2300.67:2300.67:2300.67) (2300.67:2300.67:2300.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11556.1:11556.1:11556.1) (11556.1:11556.1:11556.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6780.6:6780.6:6780.6) (6780.6:6780.6:6780.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6723.26:6723.26:6723.26) (6723.26:6723.26:6723.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3058.15:3058.15:3058.15) (3058.15:3058.15:3058.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2707:2707:2707) (2707:2707:2707))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2997.27:2997.27:2997.27) (2997.27:2997.27:2997.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3536.03:3536.03:3536.03) (3536.03:3536.03:3536.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3927.24:3927.24:3927.24) (3927.24:3927.24:3927.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2235.18:2235.18:2235.18) (2235.18:2235.18:2235.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3143.74:3143.74:3143.74) (3143.74:3143.74:3143.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3751.79:3751.79:3751.79) (3751.79:3751.79:3751.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3621.23:3621.23:3621.23) (3621.23:3621.23:3621.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4509.52:4509.52:4509.52) (4509.52:4509.52:4509.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5259.91:5259.91:5259.91) (5259.91:5259.91:5259.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7438.42:7438.42:7438.42) (7438.42:7438.42:7438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7366.08:7366.08:7366.08) (7366.08:7366.08:7366.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3538.99:3538.99:3538.99) (3538.99:3538.99:3538.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5696.71:5696.71:5696.71) (5696.71:5696.71:5696.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4987.15:4987.15:4987.15) (4987.15:4987.15:4987.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5352.27:5352.27:5352.27) (5352.27:5352.27:5352.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3027.59:3027.59:3027.59) (3027.59:3027.59:3027.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.49:3306.49:3306.49) (3306.49:3306.49:3306.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6190.28:6190.28:6190.28) (6190.28:6190.28:6190.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6127.8:6127.8:6127.8) (6127.8:6127.8:6127.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4375.36:4375.36:4375.36) (4375.36:4375.36:4375.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2595.14:2595.14:2595.14) (2595.14:2595.14:2595.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3606.76:3606.76:3606.76) (3606.76:3606.76:3606.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2598.28:2598.28:2598.28) (2598.28:2598.28:2598.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3872.78:3872.78:3872.78) (3872.78:3872.78:3872.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5579.54:5579.54:5579.54) (5579.54:5579.54:5579.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3662.69:3662.69:3662.69) (3662.69:3662.69:3662.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7534.93:7534.93:7534.93) (7534.93:7534.93:7534.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2332.97:2332.97:2332.97) (2332.97:2332.97:2332.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4866.19:4866.19:4866.19) (4866.19:4866.19:4866.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3252.04:3252.04:3252.04) (3252.04:3252.04:3252.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4014.24:4014.24:4014.24) (4014.24:4014.24:4014.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2563.84:2563.84:2563.84) (2563.84:2563.84:2563.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2999.85:2999.85:2999.85) (2999.85:2999.85:2999.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5378.9:5378.9:5378.9) (5378.9:5378.9:5378.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2657.4:2657.4:2657.4) (2657.4:2657.4:2657.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2268.37:2268.37:2268.37) (2268.37:2268.37:2268.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_22_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10957.8:10957.8:10957.8) (10957.8:10957.8:10957.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_22_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9115.97:9115.97:9115.97) (9115.97:9115.97:9115.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_8_0_to_GMUX_IC_u_gclkbuff_clock_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13004.7:13004.7:13004.7) (13004.7:13004.7:13004.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3135.14:3135.14:3135.14) (3135.14:3135.14:3135.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.51:3115.51:3115.51) (3115.51:3115.51:3115.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3135.14:3135.14:3135.14) (3135.14:3135.14:3135.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.51:3115.51:3115.51) (3115.51:3115.51:3115.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3135.14:3135.14:3135.14) (3135.14:3135.14:3135.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.51:3115.51:3115.51) (3115.51:3115.51:3115.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7159.86:7159.86:7159.86) (7159.86:7159.86:7159.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7115.73:7115.73:7115.73) (7115.73:7115.73:7115.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4686.29:4686.29:4686.29) (4686.29:4686.29:4686.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4847.26:4847.26:4847.26) (4847.26:4847.26:4847.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5691.89:5691.89:5691.89) (5691.89:5691.89:5691.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5672.26:5672.26:5672.26) (5672.26:5672.26:5672.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3366.23:3366.23:3366.23) (3366.23:3366.23:3366.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3408.04:3408.04:3408.04) (3408.04:3408.04:3408.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5317.39:5317.39:5317.39) (5317.39:5317.39:5317.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5210.68:5210.68:5210.68) (5210.68:5210.68:5210.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3366.23:3366.23:3366.23) (3366.23:3366.23:3366.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3460.84:3460.84:3460.84) (3460.84:3460.84:3460.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4699.86:4699.86:4699.86) (4699.86:4699.86:4699.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4860.84:4860.84:4860.84) (4860.84:4860.84:4860.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4704.98:4704.98:4704.98) (4704.98:4704.98:4704.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4781.5:4781.5:4781.5) (4781.5:4781.5:4781.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3135.14:3135.14:3135.14) (3135.14:3135.14:3135.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.51:3115.51:3115.51) (3115.51:3115.51:3115.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2796.41:2796.41:2796.41) (2796.41:2796.41:2796.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2749.51:2749.51:2749.51) (2749.51:2749.51:2749.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3928.62:3928.62:3928.62) (3928.62:3928.62:3928.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4005.13:4005.13:4005.13) (4005.13:4005.13:4005.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5785.49:5785.49:5785.49) (5785.49:5785.49:5785.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5740:5740:5740) (5740:5740:5740))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2673.33:2673.33:2673.33) (2673.33:2673.33:2673.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2658.7:2658.7:2658.7) (2658.7:2658.7:2658.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3036.97:3036.97:3036.97) (3036.97:3036.97:3036.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3017.35:3017.35:3017.35) (3017.35:3017.35:3017.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2617.84:2617.84:2617.84) (2617.84:2617.84:2617.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2658.7:2658.7:2658.7) (2658.7:2658.7:2658.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3662.92:3662.92:3662.92) (3662.92:3662.92:3662.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3662.01:3662.01:3662.01) (3662.01:3662.01:3662.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4686.29:4686.29:4686.29) (4686.29:4686.29:4686.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4702.22:4702.22:4702.22) (4702.22:4702.22:4702.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5785.49:5785.49:5785.49) (5785.49:5785.49:5785.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5740:5740:5740) (5740:5740:5740))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3981.58:3981.58:3981.58) (3981.58:3981.58:3981.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4011.47:4011.47:4011.47) (4011.47:4011.47:4011.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2813.77:2813.77:2813.77) (2813.77:2813.77:2813.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2766.87:2766.87:2766.87) (2766.87:2766.87:2766.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2813.77:2813.77:2813.77) (2813.77:2813.77:2813.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2766.87:2766.87:2766.87) (2766.87:2766.87:2766.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6192.01:6192.01:6192.01) (6192.01:6192.01:6192.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6147.88:6147.88:6147.88) (6147.88:6147.88:6147.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5185.66:5185.66:5185.66) (5185.66:5185.66:5185.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5167.73:5167.73:5167.73) (5167.73:5167.73:5167.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6012.12:6012.12:6012.12) (6012.12:6012.12:6012.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5994.19:5994.19:5994.19) (5994.19:5994.19:5994.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3135.14:3135.14:3135.14) (3135.14:3135.14:3135.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.51:3115.51:3115.51) (3115.51:3115.51:3115.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_9_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4776.02:4776.02:4776.02) (4776.02:4776.02:4776.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5801.09:5801.09:5801.09) (5801.09:5801.09:5801.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_16_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4823.45:4823.45:4823.45) (4823.45:4823.45:4823.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_10_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6555.15:6555.15:6555.15) (6555.15:6555.15:6555.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_11_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8725.09:8725.09:8725.09) (8725.09:8725.09:8725.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3459.5:3459.5:3459.5) (3459.5:3459.5:3459.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7061.06:7061.06:7061.06) (7061.06:7061.06:7061.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3162.24:3162.24:3162.24) (3162.24:3162.24:3162.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.11:3123.11:3123.11) (3123.11:3123.11:3123.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3134.13:3134.13:3134.13) (3134.13:3134.13:3134.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3269.39:3269.39:3269.39) (3269.39:3269.39:3269.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3689.38:3689.38:3689.38) (3689.38:3689.38:3689.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.75:3435.75:3435.75) (3435.75:3435.75:3435.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5039.27:5039.27:5039.27) (5039.27:5039.27:5039.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4818.82:4818.82:4818.82) (4818.82:4818.82:4818.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2945.17:2945.17:2945.17) (2945.17:2945.17:2945.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6810.78:6810.78:6810.78) (6810.78:6810.78:6810.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2713.18:2713.18:2713.18) (2713.18:2713.18:2713.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3230.5:3230.5:3230.5) (3230.5:3230.5:3230.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6910.45:6910.45:6910.45) (6910.45:6910.45:6910.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3478.19:3478.19:3478.19) (3478.19:3478.19:3478.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4364.7:4364.7:4364.7) (4364.7:4364.7:4364.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3531.43:3531.43:3531.43) (3531.43:3531.43:3531.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3292.55:3292.55:3292.55) (3292.55:3292.55:3292.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6738.42:6738.42:6738.42) (6738.42:6738.42:6738.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3155.23:3155.23:3155.23) (3155.23:3155.23:3155.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8058.19:8058.19:8058.19) (8058.19:8058.19:8058.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3212.96:3212.96:3212.96) (3212.96:3212.96:3212.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3432.87:3432.87:3432.87) (3432.87:3432.87:3432.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3117.02:3117.02:3117.02) (3117.02:3117.02:3117.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6546.37:6546.37:6546.37) (6546.37:6546.37:6546.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6295.1:6295.1:6295.1) (6295.1:6295.1:6295.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4391.46:4391.46:4391.46) (4391.46:4391.46:4391.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3051.38:3051.38:3051.38) (3051.38:3051.38:3051.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3051.38:3051.38:3051.38) (3051.38:3051.38:3051.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3925.01:3925.01:3925.01) (3925.01:3925.01:3925.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6916.23:6916.23:6916.23) (6916.23:6916.23:6916.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6866.48:6866.48:6866.48) (6866.48:6866.48:6866.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6941.26:6941.26:6941.26) (6941.26:6941.26:6941.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7231.82:7231.82:7231.82) (7231.82:7231.82:7231.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7265.29:7265.29:7265.29) (7265.29:7265.29:7265.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7383.57:7383.57:7383.57) (7383.57:7383.57:7383.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3362.05:3362.05:3362.05) (3362.05:3362.05:3362.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3453.14:3453.14:3453.14) (3453.14:3453.14:3453.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3417.17:3417.17:3417.17) (3417.17:3417.17:3417.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3470.72:3470.72:3470.72) (3470.72:3470.72:3470.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3406.03:3406.03:3406.03) (3406.03:3406.03:3406.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3366.32:3366.32:3366.32) (3366.32:3366.32:3366.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4460.67:4460.67:4460.67) (4460.67:4460.67:4460.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9867.86:9867.86:9867.86) (9867.86:9867.86:9867.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9869.64:9869.64:9869.64) (9869.64:9869.64:9869.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9886.16:9886.16:9886.16) (9886.16:9886.16:9886.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7679.05:7679.05:7679.05) (7679.05:7679.05:7679.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7536.42:7536.42:7536.42) (7536.42:7536.42:7536.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7633.57:7633.57:7633.57) (7633.57:7633.57:7633.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7514.95:7514.95:7514.95) (7514.95:7514.95:7514.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7435.59:7435.59:7435.59) (7435.59:7435.59:7435.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7467.12:7467.12:7467.12) (7467.12:7467.12:7467.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6910.96:6910.96:6910.96) (6910.96:6910.96:6910.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6831.6:6831.6:6831.6) (6831.6:6831.6:6831.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6863.14:6863.14:6863.14) (6863.14:6863.14:6863.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8776.55:8776.55:8776.55) (8776.55:8776.55:8776.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8667.06:8667.06:8667.06) (8667.06:8667.06:8667.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8732.42:8732.42:8732.42) (8732.42:8732.42:8732.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4473.32:4473.32:4473.32) (4473.32:4473.32:4473.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4551.86:4551.86:4551.86) (4551.86:4551.86:4551.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4515.89:4515.89:4515.89) (4515.89:4515.89:4515.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3348.98:3348.98:3348.98) (3348.98:3348.98:3348.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6574.79:6574.79:6574.79) (6574.79:6574.79:6574.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7606.25:7606.25:7606.25) (7606.25:7606.25:7606.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7639.72:7639.72:7639.72) (7639.72:7639.72:7639.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7604.92:7604.92:7604.92) (7604.92:7604.92:7604.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7182.2:7182.2:7182.2) (7182.2:7182.2:7182.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6468.34:6468.34:6468.34) (6468.34:6468.34:6468.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6370.52:6370.52:6370.52) (6370.52:6370.52:6370.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6421.44:6421.44:6421.44) (6421.44:6421.44:6421.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6814.01:6814.01:6814.01) (6814.01:6814.01:6814.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6825.86:6825.86:6825.86) (6825.86:6825.86:6825.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6872.01:6872.01:6872.01) (6872.01:6872.01:6872.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4908.53:4908.53:4908.53) (4908.53:4908.53:4908.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4808.74:4808.74:4808.74) (4808.74:4808.74:4808.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4846.44:4846.44:4846.44) (4846.44:4846.44:4846.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8469.35:8469.35:8469.35) (8469.35:8469.35:8469.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8495.29:8495.29:8495.29) (8495.29:8495.29:8495.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8459.32:8459.32:8459.32) (8459.32:8459.32:8459.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8517.99:8517.99:8517.99) (8517.99:8517.99:8517.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8441.61:8441.61:8441.61) (8441.61:8441.61:8441.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8470.17:8470.17:8470.17) (8470.17:8470.17:8470.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4104.13:4104.13:4104.13) (4104.13:4104.13:4104.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3882.72:3882.72:3882.72) (3882.72:3882.72:3882.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3920.42:3920.42:3920.42) (3920.42:3920.42:3920.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3051.38:3051.38:3051.38) (3051.38:3051.38:3051.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3376.01:3376.01:3376.01) (3376.01:3376.01:3376.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6207.54:6207.54:6207.54) (6207.54:6207.54:6207.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6596.48:6596.48:6596.48) (6596.48:6596.48:6596.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6143.43:6143.43:6143.43) (6143.43:6143.43:6143.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3825.79:3825.79:3825.79) (3825.79:3825.79:3825.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4232.37:4232.37:4232.37) (4232.37:4232.37:4232.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3941.64:3941.64:3941.64) (3941.64:3941.64:3941.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4778.32:4778.32:4778.32) (4778.32:4778.32:4778.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7715.33:7715.33:7715.33) (7715.33:7715.33:7715.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8220.99:8220.99:8220.99) (8220.99:8220.99:8220.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9850.59:9850.59:9850.59) (9850.59:9850.59:9850.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6430.19:6430.19:6430.19) (6430.19:6430.19:6430.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4252.48:4252.48:4252.48) (4252.48:4252.48:4252.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5077.69:5077.69:5077.69) (5077.69:5077.69:5077.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.39:3405.39:3405.39) (3405.39:3405.39:3405.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7872.03:7872.03:7872.03) (7872.03:7872.03:7872.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7326.17:7326.17:7326.17) (7326.17:7326.17:7326.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7551.31:7551.31:7551.31) (7551.31:7551.31:7551.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9170.54:9170.54:9170.54) (9170.54:9170.54:9170.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10129.2:10129.2:10129.2) (10129.2:10129.2:10129.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7110.97:7110.97:7110.97) (7110.97:7110.97:7110.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6821.36:6821.36:6821.36) (6821.36:6821.36:6821.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3541.36:3541.36:3541.36) (3541.36:3541.36:3541.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.57:2341.57:2341.57) (2341.57:2341.57:2341.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3743.19:3743.19:3743.19) (3743.19:3743.19:3743.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2747.19:2747.19:2747.19) (2747.19:2747.19:2747.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3253.42:3253.42:3253.42) (3253.42:3253.42:3253.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3749.02:3749.02:3749.02) (3749.02:3749.02:3749.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2740.41:2740.41:2740.41) (2740.41:2740.41:2740.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4787.8:4787.8:4787.8) (4787.8:4787.8:4787.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4037.89:4037.89:4037.89) (4037.89:4037.89:4037.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_output_0_0_to_F_FRAG_WBs_RD_DAT_mux4x0_Q_3_B_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6740.36:6740.36:6740.36) (6740.36:6740.36:6740.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6678.2:6678.2:6678.2) (6678.2:6678.2:6678.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6062.26:6062.26:6062.26) (6062.26:6062.26:6062.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4467.53:4467.53:4467.53) (4467.53:4467.53:4467.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7617.57:7617.57:7617.57) (7617.57:7617.57:7617.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3304.89:3304.89:3304.89) (3304.89:3304.89:3304.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3715.96:3715.96:3715.96) (3715.96:3715.96:3715.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3477.25:3477.25:3477.25) (3477.25:3477.25:3477.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6573.56:6573.56:6573.56) (6573.56:6573.56:6573.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3201.71:3201.71:3201.71) (3201.71:3201.71:3201.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8492.97:8492.97:8492.97) (8492.97:8492.97:8492.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7812.14:7812.14:7812.14) (7812.14:7812.14:7812.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5254.27:5254.27:5254.27) (5254.27:5254.27:5254.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6454.25:6454.25:6454.25) (6454.25:6454.25:6454.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4234.6:4234.6:4234.6) (4234.6:4234.6:4234.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5001.32:5001.32:5001.32) (5001.32:5001.32:5001.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3533.59:3533.59:3533.59) (3533.59:3533.59:3533.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3701.99:3701.99:3701.99) (3701.99:3701.99:3701.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_21_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6087.48:6087.48:6087.48) (6087.48:6087.48:6087.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_21_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7417.7:7417.7:7417.7) (7417.7:7417.7:7417.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_20_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6660.78:6660.78:6660.78) (6660.78:6660.78:6660.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_20_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8752.83:8752.83:8752.83) (8752.83:8752.83:8752.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_19_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8906.57:8906.57:8906.57) (8906.57:8906.57:8906.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_19_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7943.2:7943.2:7943.2) (7943.2:7943.2:7943.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_18_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7812.53:7812.53:7812.53) (7812.53:7812.53:7812.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_18_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10352.4:10352.4:10352.4) (10352.4:10352.4:10352.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_17_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7782.24:7782.24:7782.24) (7782.24:7782.24:7782.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_17_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8188.01:8188.01:8188.01) (8188.01:8188.01:8188.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_16_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6550.86:6550.86:6550.86) (6550.86:6550.86:6550.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_16_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9432.88:9432.88:9432.88) (9432.88:9432.88:9432.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_15_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6928.58:6928.58:6928.58) (6928.58:6928.58:6928.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_15_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7514.83:7514.83:7514.83) (7514.83:7514.83:7514.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_14_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5146.55:5146.55:5146.55) (5146.55:5146.55:5146.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_14_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4780.72:4780.72:4780.72) (4780.72:4780.72:4780.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_13_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5953.39:5953.39:5953.39) (5953.39:5953.39:5953.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_13_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9767.06:9767.06:9767.06) (9767.06:9767.06:9767.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_12_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4742.22:4742.22:4742.22) (4742.22:4742.22:4742.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_12_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3828.67:3828.67:3828.67) (3828.67:3828.67:3828.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_30_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4402.07:4402.07:4402.07) (4402.07:4402.07:4402.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_30_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4702.12:4702.12:4702.12) (4702.12:4702.12:4702.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_11_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5418.77:5418.77:5418.77) (5418.77:5418.77:5418.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_11_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6615.84:6615.84:6615.84) (6615.84:6615.84:6615.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_10_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8529.42:8529.42:8529.42) (8529.42:8529.42:8529.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_10_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9364.39:9364.39:9364.39) (9364.39:9364.39:9364.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_9_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8628.81:8628.81:8628.81) (8628.81:8628.81:8628.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_9_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9409.26:9409.26:9409.26) (9409.26:9409.26:9409.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5611.71:5611.71:5611.71) (5611.71:5611.71:5611.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5578.82:5578.82:5578.82) (5578.82:5578.82:5578.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3574.26:3574.26:3574.26) (3574.26:3574.26:3574.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3541.38:3541.38:3541.38) (3541.38:3541.38:3541.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5120.32:5120.32:5120.32) (5120.32:5120.32:5120.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5087.44:5087.44:5087.44) (5087.44:5087.44:5087.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2847.71:2847.71:2847.71) (2847.71:2847.71:2847.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2814.83:2814.83:2814.83) (2814.83:2814.83:2814.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4753.93:4753.93:4753.93) (4753.93:4753.93:4753.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4721.04:4721.04:4721.04) (4721.04:4721.04:4721.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2965.75:2965.75:2965.75) (2965.75:2965.75:2965.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.87:2932.87:2932.87) (2932.87:2932.87:2932.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5060.76:5060.76:5060.76) (5060.76:5060.76:5060.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5027.88:5027.88:5027.88) (5027.88:5027.88:5027.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_8_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3638.57:3638.57:3638.57) (3638.57:3638.57:3638.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_8_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3972.34:3972.34:3972.34) (3972.34:3972.34:3972.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_29_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5954.12:5954.12:5954.12) (5954.12:5954.12:5954.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_29_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6778.1:6778.1:6778.1) (6778.1:6778.1:6778.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2753.88:2753.88:2753.88) (2753.88:2753.88:2753.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721:2721:2721) (2721:2721:2721))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3159.31:3159.31:3159.31) (3159.31:3159.31:3159.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3126.43:3126.43:3126.43) (3126.43:3126.43:3126.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3282.82:3282.82:3282.82) (3282.82:3282.82:3282.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3282.68:3282.68:3282.68) (3282.68:3282.68:3282.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7420.92:7420.92:7420.92) (7420.92:7420.92:7420.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7388.03:7388.03:7388.03) (7388.03:7388.03:7388.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7383.73:7383.73:7383.73) (7383.73:7383.73:7383.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7350.85:7350.85:7350.85) (7350.85:7350.85:7350.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7886.01:7886.01:7886.01) (7886.01:7886.01:7886.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7885.87:7885.87:7885.87) (7885.87:7885.87:7885.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7799.15:7799.15:7799.15) (7799.15:7799.15:7799.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7766.27:7766.27:7766.27) (7766.27:7766.27:7766.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_28_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5555.52:5555.52:5555.52) (5555.52:5555.52:5555.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_28_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4702.78:4702.78:4702.78) (4702.78:4702.78:4702.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_27_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4741.58:4741.58:4741.58) (4741.58:4741.58:4741.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_27_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5609.18:5609.18:5609.18) (5609.18:5609.18:5609.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_26_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6946.86:6946.86:6946.86) (6946.86:6946.86:6946.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_26_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6002.67:6002.67:6002.67) (6002.67:6002.67:6002.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_25_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6588.2:6588.2:6588.2) (6588.2:6588.2:6588.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_25_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7492.48:7492.48:7492.48) (7492.48:7492.48:7492.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_24_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4757.07:4757.07:4757.07) (4757.07:4757.07:4757.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_24_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5152.82:5152.82:5152.82) (5152.82:5152.82:5152.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_23_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4554.12:4554.12:4554.12) (4554.12:4554.12:4554.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_23_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5242.66:5242.66:5242.66) (5242.66:5242.66:5242.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3682.88:3682.88:3682.88) (3682.88:3682.88:3682.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3650:3650:3650) (3650:3650:3650))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4569.34:4569.34:4569.34) (4569.34:4569.34:4569.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4536.46:4536.46:4536.46) (4536.46:4536.46:4536.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3694.45:3694.45:3694.45) (3694.45:3694.45:3694.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3661.57:3661.57:3661.57) (3661.57:3661.57:3661.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.79:3655.79:3655.79) (3655.79:3655.79:3655.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3622.9:3622.9:3622.9) (3622.9:3622.9:3622.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4604.52:4604.52:4604.52) (4604.52:4604.52:4604.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4604.38:4604.38:4604.38) (4604.38:4604.38:4604.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4121.72:4121.72:4121.72) (4121.72:4121.72:4121.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4088.84:4088.84:4088.84) (4088.84:4088.84:4088.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3159.31:3159.31:3159.31) (3159.31:3159.31:3159.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3126.43:3126.43:3126.43) (3126.43:3126.43:3126.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_22_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7034.75:7034.75:7034.75) (7034.75:7034.75:7034.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_22_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7733.61:7733.61:7733.61) (7733.61:7733.61:7733.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3727.06:3727.06:3727.06) (3727.06:3727.06:3727.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3694.17:3694.17:3694.17) (3694.17:3694.17:3694.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4653.38:4653.38:4653.38) (4653.38:4653.38:4653.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4620.5:4620.5:4620.5) (4620.5:4620.5:4620.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4631.21:4631.21:4631.21) (4631.21:4631.21:4631.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4598.33:4598.33:4598.33) (4598.33:4598.33:4598.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3347.28:3347.28:3347.28) (3347.28:3347.28:3347.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3347.14:3347.14:3347.14) (3347.14:3347.14:3347.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3688.72:3688.72:3688.72) (3688.72:3688.72:3688.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.84:3655.84:3655.84) (3655.84:3655.84:3655.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3750.19:3750.19:3750.19) (3750.19:3750.19:3750.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3750.05:3750.05:3750.05) (3750.05:3750.05:3750.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.01:3655.01:3655.01) (3655.01:3655.01:3655.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3622.13:3622.13:3622.13) (3622.13:3622.13:3622.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_31_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3966.06:3966.06:3966.06) (3966.06:3966.06:3966.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_31_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3945.55:3945.55:3945.55) (3945.55:3945.55:3945.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10554.1:10554.1:10554.1) (10554.1:10554.1:10554.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5427.34:5427.34:5427.34) (5427.34:5427.34:5427.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9216.18:9216.18:9216.18) (9216.18:9216.18:9216.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5016.94:5016.94:5016.94) (5016.94:5016.94:5016.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9190.62:9190.62:9190.62) (9190.62:9190.62:9190.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6894.12:6894.12:6894.12) (6894.12:6894.12:6894.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6522.35:6522.35:6522.35) (6522.35:6522.35:6522.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4974.69:4974.69:4974.69) (4974.69:4974.69:4974.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5682.44:5682.44:5682.44) (5682.44:5682.44:5682.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5682.3:5682.3:5682.3) (5682.3:5682.3:5682.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4486.35:4486.35:4486.35) (4486.35:4486.35:4486.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4453.46:4453.46:4453.46) (4453.46:4453.46:4453.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5082.09:5082.09:5082.09) (5082.09:5082.09:5082.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5049.21:5049.21:5049.21) (5049.21:5049.21:5049.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2847.71:2847.71:2847.71) (2847.71:2847.71:2847.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2814.83:2814.83:2814.83) (2814.83:2814.83:2814.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4734.65:4734.65:4734.65) (4734.65:4734.65:4734.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4734.5:4734.5:4734.5) (4734.5:4734.5:4734.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2965.75:2965.75:2965.75) (2965.75:2965.75:2965.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.87:2932.87:2932.87) (2932.87:2932.87:2932.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5379.61:5379.61:5379.61) (5379.61:5379.61:5379.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5346.73:5346.73:5346.73) (5346.73:5346.73:5346.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2965.75:2965.75:2965.75) (2965.75:2965.75:2965.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.87:2932.87:2932.87) (2932.87:2932.87:2932.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3635.73:3635.73:3635.73) (3635.73:3635.73:3635.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3635.59:3635.59:3635.59) (3635.59:3635.59:3635.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3220.92:3220.92:3220.92) (3220.92:3220.92:3220.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3227.04:3227.04:3227.04) (3227.04:3227.04:3227.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4539.88:4539.88:4539.88) (4539.88:4539.88:4539.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4506.99:4506.99:4506.99) (4506.99:4506.99:4506.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3586.63:3586.63:3586.63) (3586.63:3586.63:3586.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3553.75:3553.75:3553.75) (3553.75:3553.75:3553.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4128.31:4128.31:4128.31) (4128.31:4128.31:4128.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4095.42:4095.42:4095.42) (4095.42:4095.42:4095.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5344.73:5344.73:5344.73) (5344.73:5344.73:5344.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5344.59:5344.59:5344.59) (5344.59:5344.59:5344.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3760.62:3760.62:3760.62) (3760.62:3760.62:3760.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3760.48:3760.48:3760.48) (3760.48:3760.48:3760.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3595.81:3595.81:3595.81) (3595.81:3595.81:3595.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3562.92:3562.92:3562.92) (3562.92:3562.92:3562.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3785.16:3785.16:3785.16) (3785.16:3785.16:3785.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3752.27:3752.27:3752.27) (3752.27:3752.27:3752.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2792.04:2792.04:2792.04) (2792.04:2792.04:2792.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2759.15:2759.15:2759.15) (2759.15:2759.15:2759.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5423.26:5423.26:5423.26) (5423.26:5423.26:5423.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5390.38:5390.38:5390.38) (5390.38:5390.38:5390.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3727.06:3727.06:3727.06) (3727.06:3727.06:3727.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3694.17:3694.17:3694.17) (3694.17:3694.17:3694.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3688.72:3688.72:3688.72) (3688.72:3688.72:3688.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.84:3655.84:3655.84) (3655.84:3655.84:3655.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3765.21:3765.21:3765.21) (3765.21:3765.21:3765.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3732.33:3732.33:3732.33) (3732.33:3732.33:3732.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3677.92:3677.92:3677.92) (3677.92:3677.92:3677.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3645.04:3645.04:3645.04) (3645.04:3645.04:3645.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4591.16:4591.16:4591.16) (4591.16:4591.16:4591.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4558.28:4558.28:4558.28) (4558.28:4558.28:4558.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3278.36:3278.36:3278.36) (3278.36:3278.36:3278.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3245.48:3245.48:3245.48) (3245.48:3245.48:3245.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3118.37:3118.37:3118.37) (3118.37:3118.37:3118.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3085.48:3085.48:3085.48) (3085.48:3085.48:3085.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3633.96:3633.96:3633.96) (3633.96:3633.96:3633.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3601.08:3601.08:3601.08) (3601.08:3601.08:3601.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3794.16:3794.16:3794.16) (3794.16:3794.16:3794.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3800.28:3800.28:3800.28) (3800.28:3800.28:3800.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7992.13:7992.13:7992.13) (7992.13:7992.13:7992.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10110:10110:10110) (10110:10110:10110))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9404.99:9404.99:9404.99) (9404.99:9404.99:9404.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8890.12:8890.12:8890.12) (8890.12:8890.12:8890.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6952.59:6952.59:6952.59) (6952.59:6952.59:6952.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_8_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6836.27:6836.27:6836.27) (6836.27:6836.27:6836.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_8_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6966.53:6966.53:6966.53) (6966.53:6966.53:6966.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_9_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6606.31:6606.31:6606.31) (6606.31:6606.31:6606.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_9_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6390.96:6390.96:6390.96) (6390.96:6390.96:6390.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6233.2:6233.2:6233.2) (6233.2:6233.2:6233.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3353.37:3353.37:3353.37) (3353.37:3353.37:3353.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3855.22:3855.22:3855.22) (3855.22:3855.22:3855.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.96:3405.96:3405.96) (3405.96:3405.96:3405.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4057.8:4057.8:4057.8) (4057.8:4057.8:4057.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5690.12:5690.12:5690.12) (5690.12:5690.12:5690.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6494.44:6494.44:6494.44) (6494.44:6494.44:6494.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7845.25:7845.25:7845.25) (7845.25:7845.25:7845.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6478.26:6478.26:6478.26) (6478.26:6478.26:6478.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5823.58:5823.58:5823.58) (5823.58:5823.58:5823.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5067.96:5067.96:5067.96) (5067.96:5067.96:5067.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4408.84:4408.84:4408.84) (4408.84:4408.84:4408.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5442.56:5442.56:5442.56) (5442.56:5442.56:5442.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7284.35:7284.35:7284.35) (7284.35:7284.35:7284.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8636.52:8636.52:8636.52) (8636.52:8636.52:8636.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4481.29:4481.29:4481.29) (4481.29:4481.29:4481.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5922.71:5922.71:5922.71) (5922.71:5922.71:5922.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12506.9:12506.9:12506.9) (12506.9:12506.9:12506.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14694.1:14694.1:14694.1) (14694.1:14694.1:14694.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11526.7:11526.7:11526.7) (11526.7:11526.7:11526.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11635.7:11635.7:11635.7) (11635.7:11635.7:11635.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5808.91:5808.91:5808.91) (5808.91:5808.91:5808.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9305.61:9305.61:9305.61) (9305.61:9305.61:9305.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7719.13:7719.13:7719.13) (7719.13:7719.13:7719.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5788.59:5788.59:5788.59) (5788.59:5788.59:5788.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6255.52:6255.52:6255.52) (6255.52:6255.52:6255.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7747.79:7747.79:7747.79) (7747.79:7747.79:7747.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7247.94:7247.94:7247.94) (7247.94:7247.94:7247.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7544.1:7544.1:7544.1) (7544.1:7544.1:7544.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5845.15:5845.15:5845.15) (5845.15:5845.15:5845.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8919.23:8919.23:8919.23) (8919.23:8919.23:8919.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8545.83:8545.83:8545.83) (8545.83:8545.83:8545.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10123.1:10123.1:10123.1) (10123.1:10123.1:10123.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6663.07:6663.07:6663.07) (6663.07:6663.07:6663.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12788.2:12788.2:12788.2) (12788.2:12788.2:12788.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7940.65:7940.65:7940.65) (7940.65:7940.65:7940.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12470.8:12470.8:12470.8) (12470.8:12470.8:12470.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10803.7:10803.7:10803.7) (10803.7:10803.7:10803.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5706.03:5706.03:5706.03) (5706.03:5706.03:5706.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6596.56:6596.56:6596.56) (6596.56:6596.56:6596.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4430.09:4430.09:4430.09) (4430.09:4430.09:4430.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6046.35:6046.35:6046.35) (6046.35:6046.35:6046.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15571.4:15571.4:15571.4) (15571.4:15571.4:15571.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7384.72:7384.72:7384.72) (7384.72:7384.72:7384.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6017.03:6017.03:6017.03) (6017.03:6017.03:6017.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14721.2:14721.2:14721.2) (14721.2:14721.2:14721.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4951.3:4951.3:4951.3) (4951.3:4951.3:4951.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4356.62:4356.62:4356.62) (4356.62:4356.62:4356.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5553.5:5553.5:5553.5) (5553.5:5553.5:5553.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.84:3115.84:3115.84) (3115.84:3115.84:3115.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5843.07:5843.07:5843.07) (5843.07:5843.07:5843.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4510.87:4510.87:4510.87) (4510.87:4510.87:4510.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.55:2550.55:2550.55) (2550.55:2550.55:2550.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5458.15:5458.15:5458.15) (5458.15:5458.15:5458.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_19_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5077.83:5077.83:5077.83) (5077.83:5077.83:5077.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5321.58:5321.58:5321.58) (5321.58:5321.58:5321.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11209:11209:11209) (11209:11209:11209))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8442.13:8442.13:8442.13) (8442.13:8442.13:8442.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9286.81:9286.81:9286.81) (9286.81:9286.81:9286.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5119.44:5119.44:5119.44) (5119.44:5119.44:5119.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11143.7:11143.7:11143.7) (11143.7:11143.7:11143.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4050.32:4050.32:4050.32) (4050.32:4050.32:4050.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5304.24:5304.24:5304.24) (5304.24:5304.24:5304.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5965.02:5965.02:5965.02) (5965.02:5965.02:5965.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3642.3:3642.3:3642.3) (3642.3:3642.3:3642.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7710.18:7710.18:7710.18) (7710.18:7710.18:7710.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4273.99:4273.99:4273.99) (4273.99:4273.99:4273.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7764.1:7764.1:7764.1) (7764.1:7764.1:7764.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6773.3:6773.3:6773.3) (6773.3:6773.3:6773.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3543.43:3543.43:3543.43) (3543.43:3543.43:3543.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7998.03:7998.03:7998.03) (7998.03:7998.03:7998.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9301.5:9301.5:9301.5) (9301.5:9301.5:9301.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9806.07:9806.07:9806.07) (9806.07:9806.07:9806.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9542.1:9542.1:9542.1) (9542.1:9542.1:9542.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6399.54:6399.54:6399.54) (6399.54:6399.54:6399.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8492.94:8492.94:8492.94) (8492.94:8492.94:8492.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6597.44:6597.44:6597.44) (6597.44:6597.44:6597.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4423.27:4423.27:4423.27) (4423.27:4423.27:4423.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3167.66:3167.66:3167.66) (3167.66:3167.66:3167.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3166.34:3166.34:3166.34) (3166.34:3166.34:3166.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3148.04:3148.04:3148.04) (3148.04:3148.04:3148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4720.99:4720.99:4720.99) (4720.99:4720.99:4720.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8657.07:8657.07:8657.07) (8657.07:8657.07:8657.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3823.14:3823.14:3823.14) (3823.14:3823.14:3823.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2490.32:2490.32:2490.32) (2490.32:2490.32:2490.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4796.94:4796.94:4796.94) (4796.94:4796.94:4796.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_24_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7812.75:7812.75:7812.75) (7812.75:7812.75:7812.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.11:3123.11:3123.11) (3123.11:3123.11:3123.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9366.68:9366.68:9366.68) (9366.68:9366.68:9366.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5481.94:5481.94:5481.94) (5481.94:5481.94:5481.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.57:2341.57:2341.57) (2341.57:2341.57:2341.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4911.75:4911.75:4911.75) (4911.75:4911.75:4911.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7817.85:7817.85:7817.85) (7817.85:7817.85:7817.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5156.46:5156.46:5156.46) (5156.46:5156.46:5156.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5075.25:5075.25:5075.25) (5075.25:5075.25:5075.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5112.96:5112.96:5112.96) (5112.96:5112.96:5112.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9917.67:9917.67:9917.67) (9917.67:9917.67:9917.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6589.33:6589.33:6589.33) (6589.33:6589.33:6589.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6539.58:6539.58:6539.58) (6539.58:6539.58:6539.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6518.71:6518.71:6518.71) (6518.71:6518.71:6518.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4724.62:4724.62:4724.62) (4724.62:4724.62:4724.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4607.51:4607.51:4607.51) (4607.51:4607.51:4607.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4645.22:4645.22:4645.22) (4645.22:4645.22:4645.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8779.51:8779.51:8779.51) (8779.51:8779.51:8779.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.18:3001.18:3001.18) (3001.18:3001.18:3001.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.65:3034.65:3034.65) (3034.65:3034.65:3034.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2999.85:2999.85:2999.85) (2999.85:2999.85:2999.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4975.12:4975.12:4975.12) (4975.12:4975.12:4975.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4910.37:4910.37:4910.37) (4910.37:4910.37:4910.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4948.07:4948.07:4948.07) (4948.07:4948.07:4948.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_11_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8383.47:8383.47:8383.47) (8383.47:8383.47:8383.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3203.21:3203.21:3203.21) (3203.21:3203.21:3203.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3153.46:3153.46:3153.46) (3153.46:3153.46:3153.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.85:3123.85:3123.85) (3123.85:3123.85:3123.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3667.45:3667.45:3667.45) (3667.45:3667.45:3667.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_10_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8371.69:8371.69:8371.69) (8371.69:8371.69:8371.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2856.18:2856.18:2856.18) (2856.18:2856.18:2856.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2867.66:2867.66:2867.66) (2867.66:2867.66:2867.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2980.6:2980.6:2980.6) (2980.6:2980.6:2980.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4286.34:4286.34:4286.34) (4286.34:4286.34:4286.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4812.46:4812.46:4812.46) (4812.46:4812.46:4812.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4878.32:4878.32:4878.32) (4878.32:4878.32:4878.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4842.35:4842.35:4842.35) (4842.35:4842.35:4842.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_25_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11506.9:11506.9:11506.9) (11506.9:11506.9:11506.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5609:5609:5609) (5609:5609:5609))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5642.48:5642.48:5642.48) (5642.48:5642.48:5642.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5609.51:5609.51:5609.51) (5609.51:5609.51:5609.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5460.36:5460.36:5460.36) (5460.36:5460.36:5460.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7510.58:7510.58:7510.58) (7510.58:7510.58:7510.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7576.35:7576.35:7576.35) (7576.35:7576.35:7576.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7393.61:7393.61:7393.61) (7393.61:7393.61:7393.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7358.51:7358.51:7358.51) (7358.51:7358.51:7358.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5066.6:5066.6:5066.6) (5066.6:5066.6:5066.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6272.1:6272.1:6272.1) (6272.1:6272.1:6272.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9586.96:9586.96:9586.96) (9586.96:9586.96:9586.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9593.08:9593.08:9593.08) (9593.08:9593.08:9593.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9634.72:9634.72:9634.72) (9634.72:9634.72:9634.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9479.66:9479.66:9479.66) (9479.66:9479.66:9479.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4514.71:4514.71:4514.71) (4514.71:4514.71:4514.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6155.92:6155.92:6155.92) (6155.92:6155.92:6155.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2758.76:2758.76:2758.76) (2758.76:2758.76:2758.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2770.24:2770.24:2770.24) (2770.24:2770.24:2770.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2883.18:2883.18:2883.18) (2883.18:2883.18:2883.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5275.29:5275.29:5275.29) (5275.29:5275.29:5275.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4862.45:4862.45:4862.45) (4862.45:4862.45:4862.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3634.37:3634.37:3634.37) (3634.37:3634.37:3634.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6881.15:6881.15:6881.15) (6881.15:6881.15:6881.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4944.66:4944.66:4944.66) (4944.66:4944.66:4944.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10996.8:10996.8:10996.8) (10996.8:10996.8:10996.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15135.5:15135.5:15135.5) (15135.5:15135.5:15135.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16713.1:16713.1:16713.1) (16713.1:16713.1:16713.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15050.4:15050.4:15050.4) (15050.4:15050.4:15050.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7559.03:7559.03:7559.03) (7559.03:7559.03:7559.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14164.5:14164.5:14164.5) (14164.5:14164.5:14164.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14080.9:14080.9:14080.9) (14080.9:14080.9:14080.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12338.4:12338.4:12338.4) (12338.4:12338.4:12338.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7033.59:7033.59:7033.59) (7033.59:7033.59:7033.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4476.51:4476.51:4476.51) (4476.51:4476.51:4476.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12535.9:12535.9:12535.9) (12535.9:12535.9:12535.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6981.82:6981.82:6981.82) (6981.82:6981.82:6981.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9114.99:9114.99:9114.99) (9114.99:9114.99:9114.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6630.02:6630.02:6630.02) (6630.02:6630.02:6630.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9119.39:9119.39:9119.39) (9119.39:9119.39:9119.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13241.7:13241.7:13241.7) (13241.7:13241.7:13241.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16996.7:16996.7:16996.7) (16996.7:16996.7:16996.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6708.96:6708.96:6708.96) (6708.96:6708.96:6708.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6584.76:6584.76:6584.76) (6584.76:6584.76:6584.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6535:6535:6535) (6535:6535:6535))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10742.7:10742.7:10742.7) (10742.7:10742.7:10742.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4208.85:4208.85:4208.85) (4208.85:4208.85:4208.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.72:3139.72:3139.72) (3139.72:3139.72:3139.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3149.15:3149.15:3149.15) (3149.15:3149.15:3149.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5529.51:5529.51:5529.51) (5529.51:5529.51:5529.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5565.83:5565.83:5565.83) (5565.83:5565.83:5565.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9340.72:9340.72:9340.72) (9340.72:9340.72:9340.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17476.4:17476.4:17476.4) (17476.4:17476.4:17476.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6390.74:6390.74:6390.74) (6390.74:6390.74:6390.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7372.78:7372.78:7372.78) (7372.78:7372.78:7372.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7880.44:7880.44:7880.44) (7880.44:7880.44:7880.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_12_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5724.99:5724.99:5724.99) (5724.99:5724.99:5724.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_12_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9475.86:9475.86:9475.86) (9475.86:9475.86:9475.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4454.59:4454.59:4454.59) (4454.59:4454.59:4454.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8651.02:8651.02:8651.02) (8651.02:8651.02:8651.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_16_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6982.94:6982.94:6982.94) (6982.94:6982.94:6982.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_16_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11179.7:11179.7:11179.7) (11179.7:11179.7:11179.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4888.92:4888.92:4888.92) (4888.92:4888.92:4888.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4938.57:4938.57:4938.57) (4938.57:4938.57:4938.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3080.44:3080.44:3080.44) (3080.44:3080.44:3080.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6747.59:6747.59:6747.59) (6747.59:6747.59:6747.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2828.5:2828.5:2828.5) (2828.5:2828.5:2828.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2983.32:2983.32:2983.32) (2983.32:2983.32:2983.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3411.04:3411.04:3411.04) (3411.04:3411.04:3411.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4938.62:4938.62:4938.62) (4938.62:4938.62:4938.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6228.07:6228.07:6228.07) (6228.07:6228.07:6228.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_14_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6991.87:6991.87:6991.87) (6991.87:6991.87:6991.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_14_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7270.53:7270.53:7270.53) (7270.53:7270.53:7270.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_14_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8249.68:8249.68:8249.68) (8249.68:8249.68:8249.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5427.8:5427.8:5427.8) (5427.8:5427.8:5427.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5851.38:5851.38:5851.38) (5851.38:5851.38:5851.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7038.94:7038.94:7038.94) (7038.94:7038.94:7038.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6276.42:6276.42:6276.42) (6276.42:6276.42:6276.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6683.67:6683.67:6683.67) (6683.67:6683.67:6683.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6599.35:6599.35:6599.35) (6599.35:6599.35:6599.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4409.75:4409.75:4409.75) (4409.75:4409.75:4409.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7702.45:7702.45:7702.45) (7702.45:7702.45:7702.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7627.03:7627.03:7627.03) (7627.03:7627.03:7627.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7610.52:7610.52:7610.52) (7610.52:7610.52:7610.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9361.18:9361.18:9361.18) (9361.18:9361.18:9361.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9344.68:9344.68:9344.68) (9344.68:9344.68:9344.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7050.65:7050.65:7050.65) (7050.65:7050.65:7050.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6977.99:6977.99:6977.99) (6977.99:6977.99:6977.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12117.2:12117.2:12117.2) (12117.2:12117.2:12117.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11972.4:11972.4:11972.4) (11972.4:11972.4:11972.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6675.86:6675.86:6675.86) (6675.86:6675.86:6675.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6641.06:6641.06:6641.06) (6641.06:6641.06:6641.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11800.6:11800.6:11800.6) (11800.6:11800.6:11800.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10962.6:10962.6:10962.6) (10962.6:10962.6:10962.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11818.1:11818.1:11818.1) (11818.1:11818.1:11818.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9969.66:9969.66:9969.66) (9969.66:9969.66:9969.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4885.35:4885.35:4885.35) (4885.35:4885.35:4885.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4850.55:4850.55:4850.55) (4850.55:4850.55:4850.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12453.9:12453.9:12453.9) (12453.9:12453.9:12453.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12454:12454:12454) (12454:12454:12454))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11900.8:11900.8:11900.8) (11900.8:11900.8:11900.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11879.2:11879.2:11879.2) (11879.2:11879.2:11879.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9237.64:9237.64:9237.64) (9237.64:9237.64:9237.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9208.03:9208.03:9208.03) (9208.03:9208.03:9208.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7966.47:7966.47:7966.47) (7966.47:7966.47:7966.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7868.39:7868.39:7868.39) (7868.39:7868.39:7868.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9548.89:9548.89:9548.89) (9548.89:9548.89:9548.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10504.5:10504.5:10504.5) (10504.5:10504.5:10504.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12335.2:12335.2:12335.2) (12335.2:12335.2:12335.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12318.7:12318.7:12318.7) (12318.7:12318.7:12318.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10656:10656:10656) (10656:10656:10656))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10567.4:10567.4:10567.4) (10567.4:10567.4:10567.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7367.66:7367.66:7367.66) (7367.66:7367.66:7367.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7334.77:7334.77:7334.77) (7334.77:7334.77:7334.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8554.67:8554.67:8554.67) (8554.67:8554.67:8554.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6069.81:6069.81:6069.81) (6069.81:6069.81:6069.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3963.68:3963.68:3963.68) (3963.68:3963.68:3963.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7481.45:7481.45:7481.45) (7481.45:7481.45:7481.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7514.93:7514.93:7514.93) (7514.93:7514.93:7514.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7480.13:7480.13:7480.13) (7480.13:7480.13:7480.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5107.55:5107.55:5107.55) (5107.55:5107.55:5107.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4794.34:4794.34:4794.34) (4794.34:4794.34:4794.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4324.49:4324.49:4324.49) (4324.49:4324.49:4324.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7532.12:7532.12:7532.12) (7532.12:7532.12:7532.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2754.06:2754.06:2754.06) (2754.06:2754.06:2754.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9240.55:9240.55:9240.55) (9240.55:9240.55:9240.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8787.07:8787.07:8787.07) (8787.07:8787.07:8787.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8581.74:8581.74:8581.74) (8581.74:8581.74:8581.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4578.15:4578.15:4578.15) (4578.15:4578.15:4578.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3100.81:3100.81:3100.81) (3100.81:3100.81:3100.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2279.84:2279.84:2279.84) (2279.84:2279.84:2279.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2334.96:2334.96:2334.96) (2334.96:2334.96:2334.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5476.13:5476.13:5476.13) (5476.13:5476.13:5476.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3070.21:3070.21:3070.21) (3070.21:3070.21:3070.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3037.33:3037.33:3037.33) (3037.33:3037.33:3037.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.85:3079.85:3079.85) (3079.85:3079.85:3079.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5987.21:5987.21:5987.21) (5987.21:5987.21:5987.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721.61:2721.61:2721.61) (2721.61:2721.61:2721.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4262.43:4262.43:4262.43) (4262.43:4262.43:4262.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5038.57:5038.57:5038.57) (5038.57:5038.57:5038.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6605.35:6605.35:6605.35) (6605.35:6605.35:6605.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8117.84:8117.84:8117.84) (8117.84:8117.84:8117.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8162.77:8162.77:8162.77) (8162.77:8162.77:8162.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9003.44:9003.44:9003.44) (9003.44:9003.44:9003.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3416.79:3416.79:3416.79) (3416.79:3416.79:3416.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3507.88:3507.88:3507.88) (3507.88:3507.88:3507.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3471.91:3471.91:3471.91) (3471.91:3471.91:3471.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4594.24:4594.24:4594.24) (4594.24:4594.24:4594.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_52_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9434.63:9434.63:9434.63) (9434.63:9434.63:9434.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5447.41:5447.41:5447.41) (5447.41:5447.41:5447.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_53_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8232.67:8232.67:8232.67) (8232.67:8232.67:8232.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3924:3924:3924) (3924:3924:3924))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_62_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8548.96:8548.96:8548.96) (8548.96:8548.96:8548.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7173.45:7173.45:7173.45) (7173.45:7173.45:7173.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_63_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7730.16:7730.16:7730.16) (7730.16:7730.16:7730.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6831.51:6831.51:6831.51) (6831.51:6831.51:6831.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_64_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6808.35:6808.35:6808.35) (6808.35:6808.35:6808.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6287.26:6287.26:6287.26) (6287.26:6287.26:6287.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_65_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6225.08:6225.08:6225.08) (6225.08:6225.08:6225.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5541.99:5541.99:5541.99) (5541.99:5541.99:5541.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_66_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7729.08:7729.08:7729.08) (7729.08:7729.08:7729.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3794.03:3794.03:3794.03) (3794.03:3794.03:3794.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_67_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7088.42:7088.42:7088.42) (7088.42:7088.42:7088.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5470.18:5470.18:5470.18) (5470.18:5470.18:5470.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8414.5:8414.5:8414.5) (8414.5:8414.5:8414.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4572.53:4572.53:4572.53) (4572.53:4572.53:4572.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6875.5:6875.5:6875.5) (6875.5:6875.5:6875.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4418.65:4418.65:4418.65) (4418.65:4418.65:4418.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2786.14:2786.14:2786.14) (2786.14:2786.14:2786.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4987.3:4987.3:4987.3) (4987.3:4987.3:4987.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2740.05:2740.05:2740.05) (2740.05:2740.05:2740.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.75:3435.75:3435.75) (3435.75:3435.75:3435.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4102.97:4102.97:4102.97) (4102.97:4102.97:4102.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4154.56:4154.56:4154.56) (4154.56:4154.56:4154.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3665.94:3665.94:3665.94) (3665.94:3665.94:3665.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3013.25:3013.25:3013.25) (3013.25:3013.25:3013.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4463.51:4463.51:4463.51) (4463.51:4463.51:4463.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3103.01:3103.01:3103.01) (3103.01:3103.01:3103.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6256.51:6256.51:6256.51) (6256.51:6256.51:6256.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4124.67:4124.67:4124.67) (4124.67:4124.67:4124.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3449:3449:3449) (3449:3449:3449))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3416.11:3416.11:3416.11) (3416.11:3416.11:3416.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4136.26:4136.26:4136.26) (4136.26:4136.26:4136.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4058.26:4058.26:4058.26) (4058.26:4058.26:4058.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2771.4:2771.4:2771.4) (2771.4:2771.4:2771.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2738.52:2738.52:2738.52) (2738.52:2738.52:2738.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2612.92:2612.92:2612.92) (2612.92:2612.92:2612.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2684.8:2684.8:2684.8) (2684.8:2684.8:2684.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2758.01:2758.01:2758.01) (2758.01:2758.01:2758.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3245.04:3245.04:3245.04) (3245.04:3245.04:3245.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3215.44:3215.44:3215.44) (3215.44:3215.44:3215.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3246.98:3246.98:3246.98) (3246.98:3246.98:3246.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3653.49:3653.49:3653.49) (3653.49:3653.49:3653.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.85:3079.85:3079.85) (3079.85:3079.85:3079.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4547.41:4547.41:4547.41) (4547.41:4547.41:4547.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4640.69:4640.69:4640.69) (4640.69:4640.69:4640.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2766.13:2766.13:2766.13) (2766.13:2766.13:2766.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3219.95:3219.95:3219.95) (3219.95:3219.95:3219.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3178.02:3178.02:3178.02) (3178.02:3178.02:3178.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4387.7:4387.7:4387.7) (4387.7:4387.7:4387.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3727.54:3727.54:3727.54) (3727.54:3727.54:3727.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4128.03:4128.03:4128.03) (4128.03:4128.03:4128.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4850.91:4850.91:4850.91) (4850.91:4850.91:4850.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3193.05:3193.05:3193.05) (3193.05:3193.05:3193.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3707.65:3707.65:3707.65) (3707.65:3707.65:3707.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3886.38:3886.38:3886.38) (3886.38:3886.38:3886.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4120.71:4120.71:4120.71) (4120.71:4120.71:4120.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3397.46:3397.46:3397.46) (3397.46:3397.46:3397.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4618.8:4618.8:4618.8) (4618.8:4618.8:4618.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3344.98:3344.98:3344.98) (3344.98:3344.98:3344.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2745.5:2745.5:2745.5) (2745.5:2745.5:2745.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4500.16:4500.16:4500.16) (4500.16:4500.16:4500.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3619.74:3619.74:3619.74) (3619.74:3619.74:3619.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.42:2671.42:2671.42) (2671.42:2671.42:2671.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2785.98:2785.98:2785.98) (2785.98:2785.98:2785.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2785.83:2785.83:2785.83) (2785.83:2785.83:2785.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2754.06:2754.06:2754.06) (2754.06:2754.06:2754.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3374.71:3374.71:3374.71) (3374.71:3374.71:3374.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4295.23:4295.23:4295.23) (4295.23:4295.23:4295.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3153.37:3153.37:3153.37) (3153.37:3153.37:3153.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2729.48:2729.48:2729.48) (2729.48:2729.48:2729.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4020.36:4020.36:4020.36) (4020.36:4020.36:4020.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4053.84:4053.84:4053.84) (4053.84:4053.84:4053.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4001.74:4001.74:4001.74) (4001.74:4001.74:4001.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6175.6:6175.6:6175.6) (6175.6:6175.6:6175.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3340.38:3340.38:3340.38) (3340.38:3340.38:3340.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5059.63:5059.63:5059.63) (5059.63:5059.63:5059.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3400.01:3400.01:3400.01) (3400.01:3400.01:3400.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2657.47:2657.47:2657.47) (2657.47:2657.47:2657.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2746.5:2746.5:2746.5) (2746.5:2746.5:2746.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2686.85:2686.85:2686.85) (2686.85:2686.85:2686.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3345.37:3345.37:3345.37) (3345.37:3345.37:3345.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3835.34:3835.34:3835.34) (3835.34:3835.34:3835.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.57:2341.57:2341.57) (2341.57:2341.57:2341.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4879.97:4879.97:4879.97) (4879.97:4879.97:4879.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2682.91:2682.91:2682.91) (2682.91:2682.91:2682.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5765.58:5765.58:5765.58) (5765.58:5765.58:5765.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4296.34:4296.34:4296.34) (4296.34:4296.34:4296.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4707.88:4707.88:4707.88) (4707.88:4707.88:4707.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5437.62:5437.62:5437.62) (5437.62:5437.62:5437.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3944.7:3944.7:3944.7) (3944.7:3944.7:3944.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3879.95:3879.95:3879.95) (3879.95:3879.95:3879.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3917.65:3917.65:3917.65) (3917.65:3917.65:3917.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3004.56:3004.56:3004.56) (3004.56:3004.56:3004.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5797.63:5797.63:5797.63) (5797.63:5797.63:5797.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4546.27:4546.27:4546.27) (4546.27:4546.27:4546.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4318.94:4318.94:4318.94) (4318.94:4318.94:4318.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4242.68:4242.68:4242.68) (4242.68:4242.68:4242.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4248.8:4248.8:4248.8) (4248.8:4248.8:4248.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3446.24:3446.24:3446.24) (3446.24:3446.24:3446.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3623.88:3623.88:3623.88) (3623.88:3623.88:3623.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3280.66:3280.66:3280.66) (3280.66:3280.66:3280.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6031.52:6031.52:6031.52) (6031.52:6031.52:6031.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4234.36:4234.36:4234.36) (4234.36:4234.36:4234.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5300.2:5300.2:5300.2) (5300.2:5300.2:5300.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.89:3455.89:3455.89) (3455.89:3455.89:3455.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2973.67:2973.67:2973.67) (2973.67:2973.67:2973.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2856.56:2856.56:2856.56) (2856.56:2856.56:2856.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.26:2894.26:2894.26) (2894.26:2894.26:2894.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3287.59:3287.59:3287.59) (3287.59:3287.59:3287.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2831.46:2831.46:2831.46) (2831.46:2831.46:2831.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3117.95:3117.95:3117.95) (3117.95:3117.95:3117.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3129.43:3129.43:3129.43) (3129.43:3129.43:3129.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3211.97:3211.97:3211.97) (3211.97:3211.97:3211.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3100.59:3100.59:3100.59) (3100.59:3100.59:3100.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3183.73:3183.73:3183.73) (3183.73:3183.73:3183.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3071.73:3071.73:3071.73) (3071.73:3071.73:3071.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3038.84:3038.84:3038.84) (3038.84:3038.84:3038.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3379.08:3379.08:3379.08) (3379.08:3379.08:3379.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3902.32:3902.32:3902.32) (3902.32:3902.32:3902.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4027.23:4027.23:4027.23) (4027.23:4027.23:4027.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4424.34:4424.34:4424.34) (4424.34:4424.34:4424.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2240.78:2240.78:2240.78) (2240.78:2240.78:2240.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2207.9:2207.9:2207.9) (2207.9:2207.9:2207.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5204.23:5204.23:5204.23) (5204.23:5204.23:5204.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3410.87:3410.87:3410.87) (3410.87:3410.87:3410.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3178.21:3178.21:3178.21) (3178.21:3178.21:3178.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3398.33:3398.33:3398.33) (3398.33:3398.33:3398.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3559.42:3559.42:3559.42) (3559.42:3559.42:3559.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3523.31:3523.31:3523.31) (3523.31:3523.31:3523.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3169.62:3169.62:3169.62) (3169.62:3169.62:3169.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3665.94:3665.94:3665.94) (3665.94:3665.94:3665.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.75:3435.75:3435.75) (3435.75:3435.75:3435.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3976.39:3976.39:3976.39) (3976.39:3976.39:3976.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2456.85:2456.85:2456.85) (2456.85:2456.85:2456.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3630.56:3630.56:3630.56) (3630.56:3630.56:3630.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4503.72:4503.72:4503.72) (4503.72:4503.72:4503.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3583.43:3583.43:3583.43) (3583.43:3583.43:3583.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4294.8:4294.8:4294.8) (4294.8:4294.8:4294.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2397.74:2397.74:2397.74) (2397.74:2397.74:2397.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5278.11:5278.11:5278.11) (5278.11:5278.11:5278.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3372.9:3372.9:3372.9) (3372.9:3372.9:3372.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4512.54:4512.54:4512.54) (4512.54:4512.54:4512.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6126.02:6126.02:6126.02) (6126.02:6126.02:6126.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4205.38:4205.38:4205.38) (4205.38:4205.38:4205.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4161.08:4161.08:4161.08) (4161.08:4161.08:4161.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4126.28:4126.28:4126.28) (4126.28:4126.28:4126.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5228.66:5228.66:5228.66) (5228.66:5228.66:5228.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3453.9:3453.9:3453.9) (3453.9:3453.9:3453.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3254.19:3254.19:3254.19) (3254.19:3254.19:3254.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5198.25:5198.25:5198.25) (5198.25:5198.25:5198.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3898.42:3898.42:3898.42) (3898.42:3898.42:3898.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3537.95:3537.95:3537.95) (3537.95:3537.95:3537.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.29:3435.29:3435.29) (3435.29:3435.29:3435.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3232.31:3232.31:3232.31) (3232.31:3232.31:3232.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3387.47:3387.47:3387.47) (3387.47:3387.47:3387.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4174.07:4174.07:4174.07) (4174.07:4174.07:4174.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4141.18:4141.18:4141.18) (4141.18:4141.18:4141.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4176.76:4176.76:4176.76) (4176.76:4176.76:4176.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4233.13:4233.13:4233.13) (4233.13:4233.13:4233.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2637.97:2637.97:2637.97) (2637.97:2637.97:2637.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2668.4:2668.4:2668.4) (2668.4:2668.4:2668.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2731:2731:2731) (2731:2731:2731))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2661.31:2661.31:2661.31) (2661.31:2661.31:2661.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2699.02:2699.02:2699.02) (2699.02:2699.02:2699.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4976.22:4976.22:4976.22) (4976.22:4976.22:4976.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5481.35:5481.35:5481.35) (5481.35:5481.35:5481.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5482.1:5482.1:5482.1) (5482.1:5482.1:5482.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5513.75:5513.75:5513.75) (5513.75:5513.75:5513.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3839.64:3839.64:3839.64) (3839.64:3839.64:3839.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5594.06:5594.06:5594.06) (5594.06:5594.06:5594.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4392.59:4392.59:4392.59) (4392.59:4392.59:4392.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4515.52:4515.52:4515.52) (4515.52:4515.52:4515.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7178.94:7178.94:7178.94) (7178.94:7178.94:7178.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7174.53:7174.53:7174.53) (7174.53:7174.53:7174.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7207.2:7207.2:7207.2) (7207.2:7207.2:7207.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5589.64:5589.64:5589.64) (5589.64:5589.64:5589.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5579.59:5579.59:5579.59) (5579.59:5579.59:5579.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5590.61:5590.61:5590.61) (5590.61:5590.61:5590.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.56:3351.56:3351.56) (3351.56:3351.56:3351.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4773.18:4773.18:4773.18) (4773.18:4773.18:4773.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4600.46:4600.46:4600.46) (4600.46:4600.46:4600.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6388.32:6388.32:6388.32) (6388.32:6388.32:6388.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2943.96:2943.96:2943.96) (2943.96:2943.96:2943.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6229.07:6229.07:6229.07) (6229.07:6229.07:6229.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3082.12:3082.12:3082.12) (3082.12:3082.12:3082.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3081.98:3081.98:3081.98) (3081.98:3081.98:3081.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3576.15:3576.15:3576.15) (3576.15:3576.15:3576.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.92:2438.92:2438.92) (2438.92:2438.92:2438.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4089.42:4089.42:4089.42) (4089.42:4089.42:4089.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2946.44:2946.44:2946.44) (2946.44:2946.44:2946.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9185.89:9185.89:9185.89) (9185.89:9185.89:9185.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4234.36:4234.36:4234.36) (4234.36:4234.36:4234.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2959.31:2959.31:2959.31) (2959.31:2959.31:2959.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2835.11:2835.11:2835.11) (2835.11:2835.11:2835.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3520.96:3520.96:3520.96) (3520.96:3520.96:3520.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7173.34:7173.34:7173.34) (7173.34:7173.34:7173.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6455.98:6455.98:6455.98) (6455.98:6455.98:6455.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6758.39:6758.39:6758.39) (6758.39:6758.39:6758.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7017.58:7017.58:7017.58) (7017.58:7017.58:7017.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3650.57:3650.57:3650.57) (3650.57:3650.57:3650.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3617.69:3617.69:3617.69) (3617.69:3617.69:3617.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4541.44:4541.44:4541.44) (4541.44:4541.44:4541.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.56:4508.56:4508.56) (4508.56:4508.56:4508.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4815.02:4815.02:4815.02) (4815.02:4815.02:4815.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4782.14:4782.14:4782.14) (4782.14:4782.14:4782.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3614.29:3614.29:3614.29) (3614.29:3614.29:3614.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3581.4:3581.4:3581.4) (3581.4:3581.4:3581.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3224.96:3224.96:3224.96) (3224.96:3224.96:3224.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3192.07:3192.07:3192.07) (3192.07:3192.07:3192.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3159.31:3159.31:3159.31) (3159.31:3159.31:3159.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3126.43:3126.43:3126.43) (3126.43:3126.43:3126.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2753.88:2753.88:2753.88) (2753.88:2753.88:2753.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721:2721:2721) (2721:2721:2721))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5476.03:5476.03:5476.03) (5476.03:5476.03:5476.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5443.15:5443.15:5443.15) (5443.15:5443.15:5443.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3641.55:3641.55:3641.55) (3641.55:3641.55:3641.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3608.67:3608.67:3608.67) (3608.67:3608.67:3608.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3707.77:3707.77:3707.77) (3707.77:3707.77:3707.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3674.89:3674.89:3674.89) (3674.89:3674.89:3674.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3717.85:3717.85:3717.85) (3717.85:3717.85:3717.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3723.97:3723.97:3723.97) (3723.97:3723.97:3723.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4555.59:4555.59:4555.59) (4555.59:4555.59:4555.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4522.71:4522.71:4522.71) (4522.71:4522.71:4522.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4204.61:4204.61:4204.61) (4204.61:4204.61:4204.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4171.73:4171.73:4171.73) (4171.73:4171.73:4171.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5040.08:5040.08:5040.08) (5040.08:5040.08:5040.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5007.19:5007.19:5007.19) (5007.19:5007.19:5007.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4569.34:4569.34:4569.34) (4569.34:4569.34:4569.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4536.46:4536.46:4536.46) (4536.46:4536.46:4536.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4746.61:4746.61:4746.61) (4746.61:4746.61:4746.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5468.32:5468.32:5468.32) (5468.32:5468.32:5468.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6870.19:6870.19:6870.19) (6870.19:6870.19:6870.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6870.05:6870.05:6870.05) (6870.05:6870.05:6870.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5996.92:5996.92:5996.92) (5996.92:5996.92:5996.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5964.04:5964.04:5964.04) (5964.04:5964.04:5964.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6291.02:6291.02:6291.02) (6291.02:6291.02:6291.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6258.14:6258.14:6258.14) (6258.14:6258.14:6258.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6769.52:6769.52:6769.52) (6769.52:6769.52:6769.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6736.63:6736.63:6736.63) (6736.63:6736.63:6736.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4260.91:4260.91:4260.91) (4260.91:4260.91:4260.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4231.45:4231.45:4231.45) (4231.45:4231.45:4231.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2891.17:2891.17:2891.17) (2891.17:2891.17:2891.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2804.94:2804.94:2804.94) (2804.94:2804.94:2804.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2844.27:2844.27:2844.27) (2844.27:2844.27:2844.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4960.97:4960.97:4960.97) (4960.97:4960.97:4960.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4967.09:4967.09:4967.09) (4967.09:4967.09:4967.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4971.99:4971.99:4971.99) (4971.99:4971.99:4971.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3196.76:3196.76:3196.76) (3196.76:3196.76:3196.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4526.74:4526.74:4526.74) (4526.74:4526.74:4526.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6117.33:6117.33:6117.33) (6117.33:6117.33:6117.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4052:4052:4052) (4052:4052:4052))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4019.12:4019.12:4019.12) (4019.12:4019.12:4019.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4640.4:4640.4:4640.4) (4640.4:4640.4:4640.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4607.51:4607.51:4607.51) (4607.51:4607.51:4607.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.32:3139.32:3139.32) (3139.32:3139.32:3139.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3212.54:3212.54:3212.54) (3212.54:3212.54:3212.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3211.21:3211.21:3211.21) (3211.21:3211.21:3211.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3192.91:3192.91:3192.91) (3192.91:3192.91:3192.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5508.51:5508.51:5508.51) (5508.51:5508.51:5508.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4744.73:4744.73:4744.73) (4744.73:4744.73:4744.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3673.58:3673.58:3673.58) (3673.58:3673.58:3673.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3679.69:3679.69:3679.69) (3679.69:3679.69:3679.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5873.1:5873.1:5873.1) (5873.1:5873.1:5873.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5840.21:5840.21:5840.21) (5840.21:5840.21:5840.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3694.45:3694.45:3694.45) (3694.45:3694.45:3694.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3661.57:3661.57:3661.57) (3661.57:3661.57:3661.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4944.07:4944.07:4944.07) (4944.07:4944.07:4944.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4911.18:4911.18:4911.18) (4911.18:4911.18:4911.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6101.5:6101.5:6101.5) (6101.5:6101.5:6101.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6107.62:6107.62:6107.62) (6107.62:6107.62:6107.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5756.31:5756.31:5756.31) (5756.31:5756.31:5756.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5723.43:5723.43:5723.43) (5723.43:5723.43:5723.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4105.07:4105.07:4105.07) (4105.07:4105.07:4105.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4072.18:4072.18:4072.18) (4072.18:4072.18:4072.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3378.86:3378.86:3378.86) (3378.86:3378.86:3378.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4932.89:4932.89:4932.89) (4932.89:4932.89:4932.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7358.32:7358.32:7358.32) (7358.32:7358.32:7358.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_27_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7210.59:7210.59:7210.59) (7210.59:7210.59:7210.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_69_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8125.98:8125.98:8125.98) (8125.98:8125.98:8125.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3927.91:3927.91:3927.91) (3927.91:3927.91:3927.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2982.66:2982.66:2982.66) (2982.66:2982.66:2982.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6336.77:6336.77:6336.77) (6336.77:6336.77:6336.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7570.3:7570.3:7570.3) (7570.3:7570.3:7570.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_12_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7654.87:7654.87:7654.87) (7654.87:7654.87:7654.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.02:3034.02:3034.02) (3034.02:3034.02:3034.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.5:3067.5:3067.5) (3067.5:3067.5:3067.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.31:3063.31:3063.31) (3063.31:3063.31:3063.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_54_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8133.57:8133.57:8133.57) (8133.57:8133.57:8133.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6095.02:6095.02:6095.02) (6095.02:6095.02:6095.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.51:3139.51:3139.51) (3139.51:3139.51:3139.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3739.35:3739.35:3739.35) (3739.35:3739.35:3739.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4086.71:4086.71:4086.71) (4086.71:4086.71:4086.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4021.96:4021.96:4021.96) (4021.96:4021.96:4021.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4059.67:4059.67:4059.67) (4059.67:4059.67:4059.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3430.44:3430.44:3430.44) (3430.44:3430.44:3430.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3098.81:3098.81:3098.81) (3098.81:3098.81:3098.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3608.77:3608.77:3608.77) (3608.77:3608.77:3608.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3330.69:3330.69:3330.69) (3330.69:3330.69:3330.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4826.61:4826.61:4826.61) (4826.61:4826.61:4826.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3403.78:3403.78:3403.78) (3403.78:3403.78:3403.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3642.63:3642.63:3642.63) (3642.63:3642.63:3642.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9039.65:9039.65:9039.65) (9039.65:9039.65:9039.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3027.59:3027.59:3027.59) (3027.59:3027.59:3027.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2962.84:2962.84:2962.84) (2962.84:2962.84:2962.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3000.54:3000.54:3000.54) (3000.54:3000.54:3000.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8894.12:8894.12:8894.12) (8894.12:8894.12:8894.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9836.13:9836.13:9836.13) (9836.13:9836.13:9836.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9840.7:9840.7:9840.7) (9840.7:9840.7:9840.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9298.32:9298.32:9298.32) (9298.32:9298.32:9298.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9309.01:9309.01:9309.01) (9309.01:9309.01:9309.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10946:10946:10946) (10946:10946:10946))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7487.96:7487.96:7487.96) (7487.96:7487.96:7487.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_13_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7496.62:7496.62:7496.62) (7496.62:7496.62:7496.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4484.64:4484.64:4484.64) (4484.64:4484.64:4484.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4447.83:4447.83:4447.83) (4447.83:4447.83:4447.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4414.95:4414.95:4414.95) (4414.95:4414.95:4414.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_55_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7770.57:7770.57:7770.57) (7770.57:7770.57:7770.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4614.4:4614.4:4614.4) (4614.4:4614.4:4614.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6724.42:6724.42:6724.42) (6724.42:6724.42:6724.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6691.54:6691.54:6691.54) (6691.54:6691.54:6691.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4860.69:4860.69:4860.69) (4860.69:4860.69:4860.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3796.37:3796.37:3796.37) (3796.37:3796.37:3796.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8069.4:8069.4:8069.4) (8069.4:8069.4:8069.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3391.53:3391.53:3391.53) (3391.53:3391.53:3391.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4036.8:4036.8:4036.8) (4036.8:4036.8:4036.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5493.06:5493.06:5493.06) (5493.06:5493.06:5493.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6749.07:6749.07:6749.07) (6749.07:6749.07:6749.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9655.69:9655.69:9655.69) (9655.69:9655.69:9655.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11523.4:11523.4:11523.4) (11523.4:11523.4:11523.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11429.8:11429.8:11429.8) (11429.8:11429.8:11429.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10642.4:10642.4:10642.4) (10642.4:10642.4:10642.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9703.83:9703.83:9703.83) (9703.83:9703.83:9703.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3184.05:3184.05:3184.05) (3184.05:3184.05:3184.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2683.56:2683.56:2683.56) (2683.56:2683.56:2683.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4496.41:4496.41:4496.41) (4496.41:4496.41:4496.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2683.56:2683.56:2683.56) (2683.56:2683.56:2683.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.38:3063.38:3063.38) (3063.38:3063.38:3063.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4046.1:4046.1:4046.1) (4046.1:4046.1:4046.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5718.16:5718.16:5718.16) (5718.16:5718.16:5718.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6032.9:6032.9:6032.9) (6032.9:6032.9:6032.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_66_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14595.9:14595.9:14595.9) (14595.9:14595.9:14595.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15067.2:15067.2:15067.2) (15067.2:15067.2:15067.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14982.1:14982.1:14982.1) (14982.1:14982.1:14982.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13181.2:13181.2:13181.2) (13181.2:13181.2:13181.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12896.9:12896.9:12896.9) (12896.9:12896.9:12896.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9894.42:9894.42:9894.42) (9894.42:9894.42:9894.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16561.5:16561.5:16561.5) (16561.5:16561.5:16561.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15773.1:15773.1:15773.1) (15773.1:15773.1:15773.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11175.6:11175.6:11175.6) (11175.6:11175.6:11175.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_65_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15304.7:15304.7:15304.7) (15304.7:15304.7:15304.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10267.9:10267.9:10267.9) (10267.9:10267.9:10267.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12234.5:12234.5:12234.5) (12234.5:12234.5:12234.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14770.1:14770.1:14770.1) (14770.1:14770.1:14770.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15577.3:15577.3:15577.3) (15577.3:15577.3:15577.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17531.1:17531.1:17531.1) (17531.1:17531.1:17531.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16643.9:16643.9:16643.9) (16643.9:16643.9:16643.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16484.2:16484.2:16484.2) (16484.2:16484.2:16484.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18684.7:18684.7:18684.7) (18684.7:18684.7:18684.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_64_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16500.9:16500.9:16500.9) (16500.9:16500.9:16500.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11147:11147:11147) (11147:11147:11147))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12039.9:12039.9:12039.9) (12039.9:12039.9:12039.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15990.9:15990.9:15990.9) (15990.9:15990.9:15990.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19849:19849:19849) (19849:19849:19849))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (21539.2:21539.2:21539.2) (21539.2:21539.2:21539.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (21208.4:21208.4:21208.4) (21208.4:21208.4:21208.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18714.3:18714.3:18714.3) (18714.3:18714.3:18714.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (25447.8:25447.8:25447.8) (25447.8:25447.8:25447.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_63_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14010.3:14010.3:14010.3) (14010.3:14010.3:14010.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6737.05:6737.05:6737.05) (6737.05:6737.05:6737.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9788.1:9788.1:9788.1) (9788.1:9788.1:9788.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14854.7:14854.7:14854.7) (14854.7:14854.7:14854.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16749.4:16749.4:16749.4) (16749.4:16749.4:16749.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16979.4:16979.4:16979.4) (16979.4:16979.4:16979.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14228.9:14228.9:14228.9) (14228.9:14228.9:14228.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18181.1:18181.1:18181.1) (18181.1:18181.1:18181.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_62_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19017.8:19017.8:19017.8) (19017.8:19017.8:19017.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18794.2:18794.2:18794.2) (18794.2:18794.2:18794.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13843.7:13843.7:13843.7) (13843.7:13843.7:13843.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15511:15511:15511) (15511:15511:15511))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16911.8:16911.8:16911.8) (16911.8:16911.8:16911.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18192.5:18192.5:18192.5) (18192.5:18192.5:18192.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19469.7:19469.7:19469.7) (19469.7:19469.7:19469.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19617:19617:19617) (19617:19617:19617))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20771.5:20771.5:20771.5) (20771.5:20771.5:20771.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (23302.9:23302.9:23302.9) (23302.9:23302.9:23302.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_53_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18205.6:18205.6:18205.6) (18205.6:18205.6:18205.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20177.7:20177.7:20177.7) (20177.7:20177.7:20177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12148:12148:12148) (12148:12148:12148))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15554.8:15554.8:15554.8) (15554.8:15554.8:15554.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (23898.9:23898.9:23898.9) (23898.9:23898.9:23898.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20011.7:20011.7:20011.7) (20011.7:20011.7:20011.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18207.6:18207.6:18207.6) (18207.6:18207.6:18207.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19182.6:19182.6:19182.6) (19182.6:19182.6:19182.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (24305.2:24305.2:24305.2) (24305.2:24305.2:24305.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20129.5:20129.5:20129.5) (20129.5:20129.5:20129.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_52_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14605.3:14605.3:14605.3) (14605.3:14605.3:14605.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16953.3:16953.3:16953.3) (16953.3:16953.3:16953.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12778.6:12778.6:12778.6) (12778.6:12778.6:12778.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12835.4:12835.4:12835.4) (12835.4:12835.4:12835.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16477.3:16477.3:16477.3) (16477.3:16477.3:16477.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12843.7:12843.7:12843.7) (12843.7:12843.7:12843.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13050.8:13050.8:13050.8) (13050.8:13050.8:13050.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14893.7:14893.7:14893.7) (14893.7:14893.7:14893.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16402.3:16402.3:16402.3) (16402.3:16402.3:16402.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19803.5:19803.5:19803.5) (19803.5:19803.5:19803.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.98:3320.98:3320.98) (3320.98:3320.98:3320.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.83:3320.83:3320.83) (3320.83:3320.83:3320.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3688.72:3688.72:3688.72) (3688.72:3688.72:3688.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.84:3655.84:3655.84) (3655.84:3655.84:3655.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3732.6:3732.6:3732.6) (3732.6:3732.6:3732.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3699.72:3699.72:3699.72) (3699.72:3699.72:3699.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3263.11:3263.11:3263.11) (3263.11:3263.11:3263.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3230.23:3230.23:3230.23) (3230.23:3230.23:3230.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3595.81:3595.81:3595.81) (3595.81:3595.81:3595.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3562.92:3562.92:3562.92) (3562.92:3562.92:3562.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5479.65:5479.65:5479.65) (5479.65:5479.65:5479.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5446.76:5446.76:5446.76) (5446.76:5446.76:5446.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4121.87:4121.87:4121.87) (4121.87:4121.87:4121.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4088.99:4088.99:4088.99) (4088.99:4088.99:4088.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_67_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14700.7:14700.7:14700.7) (14700.7:14700.7:14700.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9825.81:9825.81:9825.81) (9825.81:9825.81:9825.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9475.08:9475.08:9475.08) (9475.08:9475.08:9475.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12299:12299:12299) (12299:12299:12299))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13607.6:13607.6:13607.6) (13607.6:13607.6:13607.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16207.4:16207.4:16207.4) (16207.4:16207.4:16207.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15112.7:15112.7:15112.7) (15112.7:15112.7:15112.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13856.8:13856.8:13856.8) (13856.8:13856.8:13856.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14619.8:14619.8:14619.8) (14619.8:14619.8:14619.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6080.26:6080.26:6080.26) (6080.26:6080.26:6080.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5519.79:5519.79:5519.79) (5519.79:5519.79:5519.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2919.1:2919.1:2919.1) (2919.1:2919.1:2919.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10121.5:10121.5:10121.5) (10121.5:10121.5:10121.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10037:10037:10037) (10037:10037:10037))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10904:10904:10904) (10904:10904:10904))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10915.5:10915.5:10915.5) (10915.5:10915.5:10915.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6460.2:6460.2:6460.2) (6460.2:6460.2:6460.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6491.51:6491.51:6491.51) (6491.51:6491.51:6491.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12582.3:12582.3:12582.3) (12582.3:12582.3:12582.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9768.39:9768.39:9768.39) (9768.39:9768.39:9768.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9782.34:9782.34:9782.34) (9782.34:9782.34:9782.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7091.41:7091.41:7091.41) (7091.41:7091.41:7091.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6175.89:6175.89:6175.89) (6175.89:6175.89:6175.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8712.15:8712.15:8712.15) (8712.15:8712.15:8712.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13162.2:13162.2:13162.2) (13162.2:13162.2:13162.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12843.5:12843.5:12843.5) (12843.5:12843.5:12843.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12879.6:12879.6:12879.6) (12879.6:12879.6:12879.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8214.89:8214.89:8214.89) (8214.89:8214.89:8214.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12276.8:12276.8:12276.8) (12276.8:12276.8:12276.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11727.9:11727.9:11727.9) (11727.9:11727.9:11727.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10743.8:10743.8:10743.8) (10743.8:10743.8:10743.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11143.7:11143.7:11143.7) (11143.7:11143.7:11143.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7205.83:7205.83:7205.83) (7205.83:7205.83:7205.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7119.27:7119.27:7119.27) (7119.27:7119.27:7119.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3446.24:3446.24:3446.24) (3446.24:3446.24:3446.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5581.24:5581.24:5581.24) (5581.24:5581.24:5581.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5587.22:5587.22:5587.22) (5587.22:5587.22:5587.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9060.88:9060.88:9060.88) (9060.88:9060.88:9060.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9817.03:9817.03:9817.03) (9817.03:9817.03:9817.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8496.42:8496.42:8496.42) (8496.42:8496.42:8496.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10857.6:10857.6:10857.6) (10857.6:10857.6:10857.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10561.5:10561.5:10561.5) (10561.5:10561.5:10561.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9872:9872:9872) (9872:9872:9872))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9773.92:9773.92:9773.92) (9773.92:9773.92:9773.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12269.3:12269.3:12269.3) (12269.3:12269.3:12269.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8598.21:8598.21:8598.21) (8598.21:8598.21:8598.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4089.45:4089.45:4089.45) (4089.45:4089.45:4089.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16191.9:16191.9:16191.9) (16191.9:16191.9:16191.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19671:19671:19671) (19671:19671:19671))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18373.8:18373.8:18373.8) (18373.8:18373.8:18373.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13084.9:13084.9:13084.9) (13084.9:13084.9:13084.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12886.9:12886.9:12886.9) (12886.9:12886.9:12886.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (23677.5:23677.5:23677.5) (23677.5:23677.5:23677.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15653.9:15653.9:15653.9) (15653.9:15653.9:15653.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3998.31:3998.31:3998.31) (3998.31:3998.31:3998.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3923.71:3923.71:3923.71) (3923.71:3923.71:3923.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14216.1:14216.1:14216.1) (14216.1:14216.1:14216.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14241.1:14241.1:14241.1) (14241.1:14241.1:14241.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14164.5:14164.5:14164.5) (14164.5:14164.5:14164.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7635.44:7635.44:7635.44) (7635.44:7635.44:7635.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7634.12:7634.12:7634.12) (7634.12:7634.12:7634.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7615.82:7615.82:7615.82) (7615.82:7615.82:7615.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13305.9:13305.9:13305.9) (13305.9:13305.9:13305.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13256.2:13256.2:13256.2) (13256.2:13256.2:13256.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13254.3:13254.3:13254.3) (13254.3:13254.3:13254.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13044.1:13044.1:13044.1) (13044.1:13044.1:13044.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12962.8:12962.8:12962.8) (12962.8:12962.8:12962.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12987.7:12987.7:12987.7) (12987.7:12987.7:12987.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8511.84:8511.84:8511.84) (8511.84:8511.84:8511.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8461.9:8461.9:8461.9) (8461.9:8461.9:8461.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8466.35:8466.35:8466.35) (8466.35:8466.35:8466.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15790.1:15790.1:15790.1) (15790.1:15790.1:15790.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13970.8:13970.8:13970.8) (13970.8:13970.8:13970.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4286.37:4286.37:4286.37) (4286.37:4286.37:4286.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3318.37:3318.37:3318.37) (3318.37:3318.37:3318.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10542.7:10542.7:10542.7) (10542.7:10542.7:10542.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10540.6:10540.6:10540.6) (10540.6:10540.6:10540.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10553.6:10553.6:10553.6) (10553.6:10553.6:10553.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12954:12954:12954) (12954:12954:12954))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12996.7:12996.7:12996.7) (12996.7:12996.7:12996.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12919.4:12919.4:12919.4) (12919.4:12919.4:12919.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9127.58:9127.58:9127.58) (9127.58:9127.58:9127.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9036.1:9036.1:9036.1) (9036.1:9036.1:9036.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8976.45:8976.45:8976.45) (8976.45:8976.45:8976.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6042.98:6042.98:6042.98) (6042.98:6042.98:6042.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5185.97:5185.97:5185.97) (5185.97:5185.97:5185.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9614.42:9614.42:9614.42) (9614.42:9614.42:9614.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3617.49:3617.49:3617.49) (3617.49:3617.49:3617.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3617.53:3617.53:3617.53) (3617.53:3617.53:3617.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6804.68:6804.68:6804.68) (6804.68:6804.68:6804.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6800.49:6800.49:6800.49) (6800.49:6800.49:6800.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4274.17:4274.17:4274.17) (4274.17:4274.17:4274.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8007.93:8007.93:8007.93) (8007.93:8007.93:8007.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8502.4:8502.4:8502.4) (8502.4:8502.4:8502.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5239.3:5239.3:5239.3) (5239.3:5239.3:5239.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5868.66:5868.66:5868.66) (5868.66:5868.66:5868.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5149.55:5149.55:5149.55) (5149.55:5149.55:5149.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6534.79:6534.79:6534.79) (6534.79:6534.79:6534.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10486.3:10486.3:10486.3) (10486.3:10486.3:10486.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9671.06:9671.06:9671.06) (9671.06:9671.06:9671.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6128.01:6128.01:6128.01) (6128.01:6128.01:6128.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6324.36:6324.36:6324.36) (6324.36:6324.36:6324.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6454.37:6454.37:6454.37) (6454.37:6454.37:6454.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6478.21:6478.21:6478.21) (6478.21:6478.21:6478.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9275.41:9275.41:9275.41) (9275.41:9275.41:9275.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7806.9:7806.9:7806.9) (7806.9:7806.9:7806.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7840.38:7840.38:7840.38) (7840.38:7840.38:7840.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7967.88:7967.88:7967.88) (7967.88:7967.88:7967.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7125.25:7125.25:7125.25) (7125.25:7125.25:7125.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3789.58:3789.58:3789.58) (3789.58:3789.58:3789.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4784.05:4784.05:4784.05) (4784.05:4784.05:4784.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6635.41:6635.41:6635.41) (6635.41:6635.41:6635.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7043.96:7043.96:7043.96) (7043.96:7043.96:7043.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7071.33:7071.33:7071.33) (7071.33:7071.33:7071.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7023.42:7023.42:7023.42) (7023.42:7023.42:7023.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6703.74:6703.74:6703.74) (6703.74:6703.74:6703.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5469.14:5469.14:5469.14) (5469.14:5469.14:5469.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5543.93:5543.93:5543.93) (5543.93:5543.93:5543.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12401.3:12401.3:12401.3) (12401.3:12401.3:12401.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12238.7:12238.7:12238.7) (12238.7:12238.7:12238.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4853.56:4853.56:4853.56) (4853.56:4853.56:4853.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3487.34:3487.34:3487.34) (3487.34:3487.34:3487.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4682.86:4682.86:4682.86) (4682.86:4682.86:4682.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8939.19:8939.19:8939.19) (8939.19:8939.19:8939.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5645.06:5645.06:5645.06) (5645.06:5645.06:5645.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8778.97:8778.97:8778.97) (8778.97:8778.97:8778.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6568.89:6568.89:6568.89) (6568.89:6568.89:6568.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3286.04:3286.04:3286.04) (3286.04:3286.04:3286.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5835.84:5835.84:5835.84) (5835.84:5835.84:5835.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6607.2:6607.2:6607.2) (6607.2:6607.2:6607.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4100.25:4100.25:4100.25) (4100.25:4100.25:4100.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5437.7:5437.7:5437.7) (5437.7:5437.7:5437.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5172.21:5172.21:5172.21) (5172.21:5172.21:5172.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6519.36:6519.36:6519.36) (6519.36:6519.36:6519.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5772.35:5772.35:5772.35) (5772.35:5772.35:5772.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3284.47:3284.47:3284.47) (3284.47:3284.47:3284.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3143.74:3143.74:3143.74) (3143.74:3143.74:3143.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4439.14:4439.14:4439.14) (4439.14:4439.14:4439.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3674.63:3674.63:3674.63) (3674.63:3674.63:3674.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3632.91:3632.91:3632.91) (3632.91:3632.91:3632.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2612.92:2612.92:2612.92) (2612.92:2612.92:2612.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3013.25:3013.25:3013.25) (3013.25:3013.25:3013.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3315.22:3315.22:3315.22) (3315.22:3315.22:3315.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4960.77:4960.77:4960.77) (4960.77:4960.77:4960.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2240.78:2240.78:2240.78) (2240.78:2240.78:2240.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2207.9:2207.9:2207.9) (2207.9:2207.9:2207.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2245.6:2245.6:2245.6) (2245.6:2245.6:2245.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3586.57:3586.57:3586.57) (3586.57:3586.57:3586.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5861.21:5861.21:5861.21) (5861.21:5861.21:5861.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5355.49:5355.49:5355.49) (5355.49:5355.49:5355.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5295.75:5295.75:5295.75) (5295.75:5295.75:5295.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5298.52:5298.52:5298.52) (5298.52:5298.52:5298.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3107.69:3107.69:3107.69) (3107.69:3107.69:3107.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4363.66:4363.66:4363.66) (4363.66:4363.66:4363.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4458.83:4458.83:4458.83) (4458.83:4458.83:4458.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4458.69:4458.69:4458.69) (4458.69:4458.69:4458.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3081.02:3081.02:3081.02) (3081.02:3081.02:3081.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3114.49:3114.49:3114.49) (3114.49:3114.49:3114.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.69:3079.69:3079.69) (3079.69:3079.69:3079.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.11:3320.11:3320.11) (3320.11:3320.11:3320.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3495.01:3495.01:3495.01) (3495.01:3495.01:3495.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3496.24:3496.24:3496.24) (3496.24:3496.24:3496.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4119.34:4119.34:4119.34) (4119.34:4119.34:4119.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3550.21:3550.21:3550.21) (3550.21:3550.21:3550.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5131.17:5131.17:5131.17) (5131.17:5131.17:5131.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3615.91:3615.91:3615.91) (3615.91:3615.91:3615.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5423.07:5423.07:5423.07) (5423.07:5423.07:5423.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5538.09:5538.09:5538.09) (5538.09:5538.09:5538.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5505.21:5505.21:5505.21) (5505.21:5505.21:5505.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5542.91:5542.91:5542.91) (5542.91:5542.91:5542.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2353.68:2353.68:2353.68) (2353.68:2353.68:2353.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2288.44:2288.44:2288.44) (2288.44:2288.44:2288.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2757.19:2757.19:2757.19) (2757.19:2757.19:2757.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721.61:2721.61:2721.61) (2721.61:2721.61:2721.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.28:3306.28:3306.28) (3306.28:3306.28:3306.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5730.79:5730.79:5730.79) (5730.79:5730.79:5730.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4538.37:4538.37:4538.37) (4538.37:4538.37:4538.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4495.96:4495.96:4495.96) (4495.96:4495.96:4495.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4340.43:4340.43:4340.43) (4340.43:4340.43:4340.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3715.97:3715.97:3715.97) (3715.97:3715.97:3715.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4689.18:4689.18:4689.18) (4689.18:4689.18:4689.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4005.45:4005.45:4005.45) (4005.45:4005.45:4005.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4364.91:4364.91:4364.91) (4364.91:4364.91:4364.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4264.86:4264.86:4264.86) (4264.86:4264.86:4264.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4636.03:4636.03:4636.03) (4636.03:4636.03:4636.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4592.54:4592.54:4592.54) (4592.54:4592.54:4592.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4524.97:4524.97:4524.97) (4524.97:4524.97:4524.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4465.32:4465.32:4465.32) (4465.32:4465.32:4465.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3681.24:3681.24:3681.24) (3681.24:3681.24:3681.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4595.99:4595.99:4595.99) (4595.99:4595.99:4595.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3537.27:3537.27:3537.27) (3537.27:3537.27:3537.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5075.16:5075.16:5075.16) (5075.16:5075.16:5075.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7229.97:7229.97:7229.97) (7229.97:7229.97:7229.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6746.13:6746.13:6746.13) (6746.13:6746.13:6746.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4262.48:4262.48:4262.48) (4262.48:4262.48:4262.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4613.44:4613.44:4613.44) (4613.44:4613.44:4613.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5893.72:5893.72:5893.72) (5893.72:5893.72:5893.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4849.08:4849.08:4849.08) (4849.08:4849.08:4849.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5669.54:5669.54:5669.54) (5669.54:5669.54:5669.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4593.84:4593.84:4593.84) (4593.84:4593.84:4593.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4841.58:4841.58:4841.58) (4841.58:4841.58:4841.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3358.76:3358.76:3358.76) (3358.76:3358.76:3358.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3146.71:3146.71:3146.71) (3146.71:3146.71:3146.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6168.2:6168.2:6168.2) (6168.2:6168.2:6168.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8715.97:8715.97:8715.97) (8715.97:8715.97:8715.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7196.26:7196.26:7196.26) (7196.26:7196.26:7196.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7338.4:7338.4:7338.4) (7338.4:7338.4:7338.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7305.51:7305.51:7305.51) (7305.51:7305.51:7305.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3953.92:3953.92:3953.92) (3953.92:3953.92:3953.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6143.27:6143.27:6143.27) (6143.27:6143.27:6143.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6028.31:6028.31:6028.31) (6028.31:6028.31:6028.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5339.58:5339.58:5339.58) (5339.58:5339.58:5339.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3716.83:3716.83:3716.83) (3716.83:3716.83:3716.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7643.21:7643.21:7643.21) (7643.21:7643.21:7643.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11498.6:11498.6:11498.6) (11498.6:11498.6:11498.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3180.67:3180.67:3180.67) (3180.67:3180.67:3180.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4636.03:4636.03:4636.03) (4636.03:4636.03:4636.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4369.26:4369.26:4369.26) (4369.26:4369.26:4369.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3561.51:3561.51:3561.51) (3561.51:3561.51:3561.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4012.82:4012.82:4012.82) (4012.82:4012.82:4012.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3926:3926:3926) (3926:3926:3926))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4304.67:4304.67:4304.67) (4304.67:4304.67:4304.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4680.52:4680.52:4680.52) (4680.52:4680.52:4680.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4755.88:4755.88:4755.88) (4755.88:4755.88:4755.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4002.32:4002.32:4002.32) (4002.32:4002.32:4002.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3110.33:3110.33:3110.33) (3110.33:3110.33:3110.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.49:2932.49:2932.49) (2932.49:2932.49:2932.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2943.97:2943.97:2943.97) (2943.97:2943.97:2943.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3056.91:3056.91:3056.91) (3056.91:3056.91:3056.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3009:3009:3009) (3009:3009:3009))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3050.59:3050.59:3050.59) (3050.59:3050.59:3050.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3474.64:3474.64:3474.64) (3474.64:3474.64:3474.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3481.35:3481.35:3481.35) (3481.35:3481.35:3481.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3448.46:3448.46:3448.46) (3448.46:3448.46:3448.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3486.17:3486.17:3486.17) (3486.17:3486.17:3486.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4737.85:4737.85:4737.85) (4737.85:4737.85:4737.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3868.92:3868.92:3868.92) (3868.92:3868.92:3868.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.26:2371.26:2371.26) (2371.26:2371.26:2371.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.96:3405.96:3405.96) (3405.96:3405.96:3405.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6311.39:6311.39:6311.39) (6311.39:6311.39:6311.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6278.51:6278.51:6278.51) (6278.51:6278.51:6278.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5048.04:5048.04:5048.04) (5048.04:5048.04:5048.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3620.09:3620.09:3620.09) (3620.09:3620.09:3620.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4966.53:4966.53:4966.53) (4966.53:4966.53:4966.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5333.54:5333.54:5333.54) (5333.54:5333.54:5333.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6211.85:6211.85:6211.85) (6211.85:6211.85:6211.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6538.36:6538.36:6538.36) (6538.36:6538.36:6538.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6296.31:6296.31:6296.31) (6296.31:6296.31:6296.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6142.91:6142.91:6142.91) (6142.91:6142.91:6142.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4032.91:4032.91:4032.91) (4032.91:4032.91:4032.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3722.56:3722.56:3722.56) (3722.56:3722.56:3722.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5013.97:5013.97:5013.97) (5013.97:5013.97:5013.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4901.85:4901.85:4901.85) (4901.85:4901.85:4901.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4593.24:4593.24:4593.24) (4593.24:4593.24:4593.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3251.83:3251.83:3251.83) (3251.83:3251.83:3251.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6206.7:6206.7:6206.7) (6206.7:6206.7:6206.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4858.35:4858.35:4858.35) (4858.35:4858.35:4858.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6424.46:6424.46:6424.46) (6424.46:6424.46:6424.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6424.07:6424.07:6424.07) (6424.07:6424.07:6424.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5907.31:5907.31:5907.31) (5907.31:5907.31:5907.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3236.26:3236.26:3236.26) (3236.26:3236.26:3236.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5717.86:5717.86:5717.86) (5717.86:5717.86:5717.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5839.77:5839.77:5839.77) (5839.77:5839.77:5839.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3255.44:3255.44:3255.44) (3255.44:3255.44:3255.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4488:4488:4488) (4488:4488:4488))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4340.86:4340.86:4340.86) (4340.86:4340.86:4340.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4034.61:4034.61:4034.61) (4034.61:4034.61:4034.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4720.68:4720.68:4720.68) (4720.68:4720.68:4720.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4292.81:4292.81:4292.81) (4292.81:4292.81:4292.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4259.5:4259.5:4259.5) (4259.5:4259.5:4259.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3459.92:3459.92:3459.92) (3459.92:3459.92:3459.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3341.26:3341.26:3341.26) (3341.26:3341.26:3341.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3412.29:3412.29:3412.29) (3412.29:3412.29:3412.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2657.4:2657.4:2657.4) (2657.4:2657.4:2657.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2617.99:2617.99:2617.99) (2617.99:2617.99:2617.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2426.29:2426.29:2426.29) (2426.29:2426.29:2426.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2582.83:2582.83:2582.83) (2582.83:2582.83:2582.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2617.99:2617.99:2617.99) (2617.99:2617.99:2617.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2513.14:2513.14:2513.14) (2513.14:2513.14:2513.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.84:2550.84:2550.84) (2550.84:2550.84:2550.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6749.19:6749.19:6749.19) (6749.19:6749.19:6749.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5868.89:5868.89:5868.89) (5868.89:5868.89:5868.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4477.96:4477.96:4477.96) (4477.96:4477.96:4477.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4942.51:4942.51:4942.51) (4942.51:4942.51:4942.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4747.39:4747.39:4747.39) (4747.39:4747.39:4747.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4128.55:4128.55:4128.55) (4128.55:4128.55:4128.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.28:3306.28:3306.28) (3306.28:3306.28:3306.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.26:2371.26:2371.26) (2371.26:2371.26:2371.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2560.59:2560.59:2560.59) (2560.59:2560.59:2560.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3196.76:3196.76:3196.76) (3196.76:3196.76:3196.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2701.48:2701.48:2701.48) (2701.48:2701.48:2701.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2734.96:2734.96:2734.96) (2734.96:2734.96:2734.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2703.26:2703.26:2703.26) (2703.26:2703.26:2703.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.56:2671.56:2671.56) (2671.56:2671.56:2671.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3586.08:3586.08:3586.08) (3586.08:3586.08:3586.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5042.78:5042.78:5042.78) (5042.78:5042.78:5042.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4300.97:4300.97:4300.97) (4300.97:4300.97:4300.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4276.74:4276.74:4276.74) (4276.74:4276.74:4276.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4287.76:4287.76:4287.76) (4287.76:4287.76:4287.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3011.82:3011.82:3011.82) (3011.82:3011.82:3011.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2927.6:2927.6:2927.6) (2927.6:2927.6:2927.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.71:2894.71:2894.71) (2894.71:2894.71:2894.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721.61:2721.61:2721.61) (2721.61:2721.61:2721.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4525.3:4525.3:4525.3) (4525.3:4525.3:4525.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3600.22:3600.22:3600.22) (3600.22:3600.22:3600.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.89:3455.89:3455.89) (3455.89:3455.89:3455.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3022.5:3022.5:3022.5) (3022.5:3022.5:3022.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5514.31:5514.31:5514.31) (5514.31:5514.31:5514.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3865.46:3865.46:3865.46) (3865.46:3865.46:3865.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4871.7:4871.7:4871.7) (4871.7:4871.7:4871.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4871.56:4871.56:4871.56) (4871.56:4871.56:4871.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4835.59:4835.59:4835.59) (4835.59:4835.59:4835.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6784.56:6784.56:6784.56) (6784.56:6784.56:6784.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5677.63:5677.63:5677.63) (5677.63:5677.63:5677.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5617.98:5617.98:5617.98) (5617.98:5617.98:5617.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4837.05:4837.05:4837.05) (4837.05:4837.05:4837.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3533.88:3533.88:3533.88) (3533.88:3533.88:3533.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5634.14:5634.14:5634.14) (5634.14:5634.14:5634.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6443.87:6443.87:6443.87) (6443.87:6443.87:6443.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3862.84:3862.84:3862.84) (3862.84:3862.84:3862.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6493.96:6493.96:6493.96) (6493.96:6493.96:6493.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4889.03:4889.03:4889.03) (4889.03:4889.03:4889.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4773.57:4773.57:4773.57) (4773.57:4773.57:4773.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4810.84:4810.84:4810.84) (4810.84:4810.84:4810.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3795.9:3795.9:3795.9) (3795.9:3795.9:3795.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3829.37:3829.37:3829.37) (3829.37:3829.37:3829.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3797.68:3797.68:3797.68) (3797.68:3797.68:3797.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5279.64:5279.64:5279.64) (5279.64:5279.64:5279.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5629.07:5629.07:5629.07) (5629.07:5629.07:5629.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3899.32:3899.32:3899.32) (3899.32:3899.32:3899.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3928.44:3928.44:3928.44) (3928.44:3928.44:3928.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4327.74:4327.74:4327.74) (4327.74:4327.74:4327.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6639.08:6639.08:6639.08) (6639.08:6639.08:6639.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5510.19:5510.19:5510.19) (5510.19:5510.19:5510.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2796.71:2796.71:2796.71) (2796.71:2796.71:2796.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3699.44:3699.44:3699.44) (3699.44:3699.44:3699.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3758.73:3758.73:3758.73) (3758.73:3758.73:3758.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5371.56:5371.56:5371.56) (5371.56:5371.56:5371.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6679.14:6679.14:6679.14) (6679.14:6679.14:6679.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6730.62:6730.62:6730.62) (6730.62:6730.62:6730.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6687.65:6687.65:6687.65) (6687.65:6687.65:6687.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4804.39:4804.39:4804.39) (4804.39:4804.39:4804.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3853.89:3853.89:3853.89) (3853.89:3853.89:3853.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3670.64:3670.64:3670.64) (3670.64:3670.64:3670.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4536.46:4536.46:4536.46) (4536.46:4536.46:4536.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4510.51:4510.51:4510.51) (4510.51:4510.51:4510.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3457.15:3457.15:3457.15) (3457.15:3457.15:3457.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5909.1:5909.1:5909.1) (5909.1:5909.1:5909.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5876.22:5876.22:5876.22) (5876.22:5876.22:5876.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3485.36:3485.36:3485.36) (3485.36:3485.36:3485.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4689.21:4689.21:4689.21) (4689.21:4689.21:4689.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4656.33:4656.33:4656.33) (4656.33:4656.33:4656.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4126.13:4126.13:4126.13) (4126.13:4126.13:4126.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4093.24:4093.24:4093.24) (4093.24:4093.24:4093.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6897.45:6897.45:6897.45) (6897.45:6897.45:6897.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6864.57:6864.57:6864.57) (6864.57:6864.57:6864.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4213.98:4213.98:4213.98) (4213.98:4213.98:4213.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4181.1:4181.1:4181.1) (4181.1:4181.1:4181.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5626.53:5626.53:5626.53) (5626.53:5626.53:5626.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5593.65:5593.65:5593.65) (5593.65:5593.65:5593.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6497.77:6497.77:6497.77) (6497.77:6497.77:6497.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6464.89:6464.89:6464.89) (6464.89:6464.89:6464.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5539.09:5539.09:5539.09) (5539.09:5539.09:5539.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5506.21:5506.21:5506.21) (5506.21:5506.21:5506.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3041.09:3041.09:3041.09) (3041.09:3041.09:3041.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4931.3:4931.3:4931.3) (4931.3:4931.3:4931.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4869.21:4869.21:4869.21) (4869.21:4869.21:4869.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6441.61:6441.61:6441.61) (6441.61:6441.61:6441.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6816.22:6816.22:6816.22) (6816.22:6816.22:6816.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3175.31:3175.31:3175.31) (3175.31:3175.31:3175.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4226.71:4226.71:4226.71) (4226.71:4226.71:4226.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2323.82:2323.82:2323.82) (2323.82:2323.82:2323.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.9:2336.9:2336.9) (2336.9:2336.9:2336.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5048.39:5048.39:5048.39) (5048.39:5048.39:5048.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2709.39:2709.39:2709.39) (2709.39:2709.39:2709.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3598.34:3598.34:3598.34) (3598.34:3598.34:3598.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4572.12:4572.12:4572.12) (4572.12:4572.12:4572.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4882.91:4882.91:4882.91) (4882.91:4882.91:4882.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5186.42:5186.42:5186.42) (5186.42:5186.42:5186.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3640.47:3640.47:3640.47) (3640.47:3640.47:3640.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3593.92:3593.92:3593.92) (3593.92:3593.92:3593.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3157.26:3157.26:3157.26) (3157.26:3157.26:3157.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5792.86:5792.86:5792.86) (5792.86:5792.86:5792.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3498.62:3498.62:3498.62) (3498.62:3498.62:3498.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3466:3466:3466) (3466:3466:3466))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3762.14:3762.14:3762.14) (3762.14:3762.14:3762.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2880.63:2880.63:2880.63) (2880.63:2880.63:2880.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4261.01:4261.01:4261.01) (4261.01:4261.01:4261.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5090.87:5090.87:5090.87) (5090.87:5090.87:5090.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3494.05:3494.05:3494.05) (3494.05:3494.05:3494.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4266.97:4266.97:4266.97) (4266.97:4266.97:4266.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5234.32:5234.32:5234.32) (5234.32:5234.32:5234.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5136.24:5136.24:5136.24) (5136.24:5136.24:5136.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5329.31:5329.31:5329.31) (5329.31:5329.31:5329.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4302.78:4302.78:4302.78) (4302.78:4302.78:4302.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4276.46:4276.46:4276.46) (4276.46:4276.46:4276.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3042.7:3042.7:3042.7) (3042.7:3042.7:3042.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3823.47:3823.47:3823.47) (3823.47:3823.47:3823.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5106.48:5106.48:5106.48) (5106.48:5106.48:5106.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5171.28:5171.28:5171.28) (5171.28:5171.28:5171.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4191.58:4191.58:4191.58) (4191.58:4191.58:4191.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6089.69:6089.69:6089.69) (6089.69:6089.69:6089.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3768.66:3768.66:3768.66) (3768.66:3768.66:3768.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5604.45:5604.45:5604.45) (5604.45:5604.45:5604.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.56:2671.56:2671.56) (2671.56:2671.56:2671.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3560.7:3560.7:3560.7) (3560.7:3560.7:3560.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3689.16:3689.16:3689.16) (3689.16:3689.16:3689.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4513.52:4513.52:4513.52) (4513.52:4513.52:4513.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2957:2957:2957) (2957:2957:2957))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3009.68:3009.68:3009.68) (3009.68:3009.68:3009.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2950.03:2950.03:2950.03) (2950.03:2950.03:2950.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4083.72:4083.72:4083.72) (4083.72:4083.72:4083.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4050.83:4050.83:4050.83) (4050.83:4050.83:4050.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4541.59:4541.59:4541.59) (4541.59:4541.59:4541.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3459.77:3459.77:3459.77) (3459.77:3459.77:3459.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.55:3351.55:3351.55) (3351.55:3351.55:3351.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5816.26:5816.26:5816.26) (5816.26:5816.26:5816.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4379.97:4379.97:4379.97) (4379.97:4379.97:4379.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4356.98:4356.98:4356.98) (4356.98:4356.98:4356.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3990.19:3990.19:3990.19) (3990.19:3990.19:3990.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4059.69:4059.69:4059.69) (4059.69:4059.69:4059.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3259.65:3259.65:3259.65) (3259.65:3259.65:3259.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3259.51:3259.51:3259.51) (3259.51:3259.51:3259.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4017.6:4017.6:4017.6) (4017.6:4017.6:4017.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3982.79:3982.79:3982.79) (3982.79:3982.79:3982.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4137.95:4137.95:4137.95) (4137.95:4137.95:4137.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2456.85:2456.85:2456.85) (2456.85:2456.85:2456.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2470.89:2470.89:2470.89) (2470.89:2470.89:2470.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2473.66:2473.66:2473.66) (2473.66:2473.66:2473.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3900.45:3900.45:3900.45) (3900.45:3900.45:3900.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2994.75:2994.75:2994.75) (2994.75:2994.75:2994.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6942.86:6942.86:6942.86) (6942.86:6942.86:6942.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3573.64:3573.64:3573.64) (3573.64:3573.64:3573.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5415.49:5415.49:5415.49) (5415.49:5415.49:5415.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4106.42:4106.42:4106.42) (4106.42:4106.42:4106.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4853.1:4853.1:4853.1) (4853.1:4853.1:4853.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4687.07:4687.07:4687.07) (4687.07:4687.07:4687.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5080.93:5080.93:5080.93) (5080.93:5080.93:5080.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3179.17:3179.17:3179.17) (3179.17:3179.17:3179.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3157.54:3157.54:3157.54) (3157.54:3157.54:3157.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3900.74:3900.74:3900.74) (3900.74:3900.74:3900.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3864.27:3864.27:3864.27) (3864.27:3864.27:3864.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4103.67:4103.67:4103.67) (4103.67:4103.67:4103.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4070.71:4070.71:4070.71) (4070.71:4070.71:4070.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3800.26:3800.26:3800.26) (3800.26:3800.26:3800.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3875.46:3875.46:3875.46) (3875.46:3875.46:3875.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3659.35:3659.35:3659.35) (3659.35:3659.35:3659.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3665.47:3665.47:3665.47) (3665.47:3665.47:3665.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3667.76:3667.76:3667.76) (3667.76:3667.76:3667.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3652.83:3652.83:3652.83) (3652.83:3652.83:3652.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3336.82:3336.82:3336.82) (3336.82:3336.82:3336.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3419.59:3419.59:3419.59) (3419.59:3419.59:3419.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3633.96:3633.96:3633.96) (3633.96:3633.96:3633.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3601.08:3601.08:3601.08) (3601.08:3601.08:3601.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3670.48:3670.48:3670.48) (3670.48:3670.48:3670.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3572.4:3572.4:3572.4) (3572.4:3572.4:3572.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3702.88:3702.88:3702.88) (3702.88:3702.88:3702.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4176.45:4176.45:4176.45) (4176.45:4176.45:4176.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3432.43:3432.43:3432.43) (3432.43:3432.43:3432.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.89:3405.89:3405.89) (3405.89:3405.89:3405.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3308.05:3308.05:3308.05) (3308.05:3308.05:3308.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4966.49:4966.49:4966.49) (4966.49:4966.49:4966.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4933.61:4933.61:4933.61) (4933.61:4933.61:4933.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5143.23:5143.23:5143.23) (5143.23:5143.23:5143.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4800:4800:4800) (4800:4800:4800))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3275.96:3275.96:3275.96) (3275.96:3275.96:3275.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6622.97:6622.97:6622.97) (6622.97:6622.97:6622.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4469.54:4469.54:4469.54) (4469.54:4469.54:4469.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3987:3987:3987) (3987:3987:3987))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3954.12:3954.12:3954.12) (3954.12:3954.12:3954.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3991.82:3991.82:3991.82) (3991.82:3991.82:3991.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3959.82:3959.82:3959.82) (3959.82:3959.82:3959.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2778.2:2778.2:2778.2) (2778.2:2778.2:2778.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3341.43:3341.43:3341.43) (3341.43:3341.43:3341.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4979.68:4979.68:4979.68) (4979.68:4979.68:4979.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5426.98:5426.98:5426.98) (5426.98:5426.98:5426.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5427.92:5427.92:5427.92) (5427.92:5427.92:5427.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5465.62:5465.62:5465.62) (5465.62:5465.62:5465.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3237.1:3237.1:3237.1) (3237.1:3237.1:3237.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3643.11:3643.11:3643.11) (3643.11:3643.11:3643.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5159.21:5159.21:5159.21) (5159.21:5159.21:5159.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4640.69:4640.69:4640.69) (4640.69:4640.69:4640.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4669.27:4669.27:4669.27) (4669.27:4669.27:4669.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3681.33:3681.33:3681.33) (3681.33:3681.33:3681.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5864.47:5864.47:5864.47) (5864.47:5864.47:5864.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6978.17:6978.17:6978.17) (6978.17:6978.17:6978.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5776.48:5776.48:5776.48) (5776.48:5776.48:5776.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6636.82:6636.82:6636.82) (6636.82:6636.82:6636.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6604.95:6604.95:6604.95) (6604.95:6604.95:6604.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6572.07:6572.07:6572.07) (6572.07:6572.07:6572.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6609.77:6609.77:6609.77) (6609.77:6609.77:6609.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8583.69:8583.69:8583.69) (8583.69:8583.69:8583.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6773.56:6773.56:6773.56) (6773.56:6773.56:6773.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3707.65:3707.65:3707.65) (3707.65:3707.65:3707.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3100.81:3100.81:3100.81) (3100.81:3100.81:3100.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5437.46:5437.46:5437.46) (5437.46:5437.46:5437.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5749.1:5749.1:5749.1) (5749.1:5749.1:5749.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5775.69:5775.69:5775.69) (5775.69:5775.69:5775.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4762.13:4762.13:4762.13) (4762.13:4762.13:4762.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4426.92:4426.92:4426.92) (4426.92:4426.92:4426.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3988.53:3988.53:3988.53) (3988.53:3988.53:3988.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4825.25:4825.25:4825.25) (4825.25:4825.25:4825.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4836.73:4836.73:4836.73) (4836.73:4836.73:4836.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4921.87:4921.87:4921.87) (4921.87:4921.87:4921.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4861.21:4861.21:4861.21) (4861.21:4861.21:4861.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3672.87:3672.87:3672.87) (3672.87:3672.87:3672.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4573.95:4573.95:4573.95) (4573.95:4573.95:4573.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3277.06:3277.06:3277.06) (3277.06:3277.06:3277.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4318.68:4318.68:4318.68) (4318.68:4318.68:4318.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3216.72:3216.72:3216.72) (3216.72:3216.72:3216.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3571.93:3571.93:3571.93) (3571.93:3571.93:3571.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5486.03:5486.03:5486.03) (5486.03:5486.03:5486.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6480.64:6480.64:6480.64) (6480.64:6480.64:6480.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2874.37:2874.37:2874.37) (2874.37:2874.37:2874.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4043.66:4043.66:4043.66) (4043.66:4043.66:4043.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3386.29:3386.29:3386.29) (3386.29:3386.29:3386.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4630.48:4630.48:4630.48) (4630.48:4630.48:4630.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3041.15:3041.15:3041.15) (3041.15:3041.15:3041.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4548.51:4548.51:4548.51) (4548.51:4548.51:4548.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6380.2:6380.2:6380.2) (6380.2:6380.2:6380.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3681.33:3681.33:3681.33) (3681.33:3681.33:3681.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9266.53:9266.53:9266.53) (9266.53:9266.53:9266.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4422.15:4422.15:4422.15) (4422.15:4422.15:4422.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5016.43:5016.43:5016.43) (5016.43:5016.43:5016.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5328.82:5328.82:5328.82) (5328.82:5328.82:5328.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5676.76:5676.76:5676.76) (5676.76:5676.76:5676.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4819.15:4819.15:4819.15) (4819.15:4819.15:4819.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3637.28:3637.28:3637.28) (3637.28:3637.28:3637.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2674.98:2674.98:2674.98) (2674.98:2674.98:2674.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5101.68:5101.68:5101.68) (5101.68:5101.68:5101.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3566.45:3566.45:3566.45) (3566.45:3566.45:3566.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3246.32:3246.32:3246.32) (3246.32:3246.32:3246.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3556.91:3556.91:3556.91) (3556.91:3556.91:3556.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3485.92:3485.92:3485.92) (3485.92:3485.92:3485.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3487.34:3487.34:3487.34) (3487.34:3487.34:3487.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4721.44:4721.44:4721.44) (4721.44:4721.44:4721.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4696.29:4696.29:4696.29) (4696.29:4696.29:4696.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3825.09:3825.09:3825.09) (3825.09:3825.09:3825.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3820.53:3820.53:3820.53) (3820.53:3820.53:3820.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3258.87:3258.87:3258.87) (3258.87:3258.87:3258.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5454.72:5454.72:5454.72) (5454.72:5454.72:5454.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2680.61:2680.61:2680.61) (2680.61:2680.61:2680.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4099.22:4099.22:4099.22) (4099.22:4099.22:4099.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4217.59:4217.59:4217.59) (4217.59:4217.59:4217.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4222.17:4222.17:4222.17) (4222.17:4222.17:4222.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4334.58:4334.58:4334.58) (4334.58:4334.58:4334.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3662.94:3662.94:3662.94) (3662.94:3662.94:3662.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3972.85:3972.85:3972.85) (3972.85:3972.85:3972.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3713.26:3713.26:3713.26) (3713.26:3713.26:3713.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4018.48:4018.48:4018.48) (4018.48:4018.48:4018.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5417.43:5417.43:5417.43) (5417.43:5417.43:5417.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5212.79:5212.79:5212.79) (5212.79:5212.79:5212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8270.14:8270.14:8270.14) (8270.14:8270.14:8270.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3750.12:3750.12:3750.12) (3750.12:3750.12:3750.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5824.58:5824.58:5824.58) (5824.58:5824.58:5824.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3083.09:3083.09:3083.09) (3083.09:3083.09:3083.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3041.15:3041.15:3041.15) (3041.15:3041.15:3041.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5059.69:5059.69:5059.69) (5059.69:5059.69:5059.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4181.04:4181.04:4181.04) (4181.04:4181.04:4181.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4827.55:4827.55:4827.55) (4827.55:4827.55:4827.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4113.87:4113.87:4113.87) (4113.87:4113.87:4113.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3044.86:3044.86:3044.86) (3044.86:3044.86:3044.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4082.21:4082.21:4082.21) (4082.21:4082.21:4082.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4147.6:4147.6:4147.6) (4147.6:4147.6:4147.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3652.11:3652.11:3652.11) (3652.11:3652.11:3652.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4541.23:4541.23:4541.23) (4541.23:4541.23:4541.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3181.67:3181.67:3181.67) (3181.67:3181.67:3181.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3488.35:3488.35:3488.35) (3488.35:3488.35:3488.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4800.95:4800.95:4800.95) (4800.95:4800.95:4800.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3118.55:3118.55:3118.55) (3118.55:3118.55:3118.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2795.89:2795.89:2795.89) (2795.89:2795.89:2795.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2760.31:2760.31:2760.31) (2760.31:2760.31:2760.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4072.93:4072.93:4072.93) (4072.93:4072.93:4072.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3942:3942:3942) (3942:3942:3942))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.55:3351.55:3351.55) (3351.55:3351.55:3351.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.51:3139.51:3139.51) (3139.51:3139.51:3139.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6428.77:6428.77:6428.77) (6428.77:6428.77:6428.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6431.98:6431.98:6431.98) (6431.98:6431.98:6431.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5065.52:5065.52:5065.52) (5065.52:5065.52:5065.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4437.59:4437.59:4437.59) (4437.59:4437.59:4437.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4399.72:4399.72:4399.72) (4399.72:4399.72:4399.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5041.44:5041.44:5041.44) (5041.44:5041.44:5041.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4999.6:4999.6:4999.6) (4999.6:4999.6:4999.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4994.95:4994.95:4994.95) (4994.95:4994.95:4994.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5048.37:5048.37:5048.37) (5048.37:5048.37:5048.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6345.34:6345.34:6345.34) (6345.34:6345.34:6345.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6470.32:6470.32:6470.32) (6470.32:6470.32:6470.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4064.09:4064.09:4064.09) (4064.09:4064.09:4064.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4133.59:4133.59:4133.59) (4133.59:4133.59:4133.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5947.2:5947.2:5947.2) (5947.2:5947.2:5947.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5920.15:5920.15:5920.15) (5920.15:5920.15:5920.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5614.92:5614.92:5614.92) (5614.92:5614.92:5614.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5693.37:5693.37:5693.37) (5693.37:5693.37:5693.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4692.17:4692.17:4692.17) (4692.17:4692.17:4692.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4770.62:4770.62:4770.62) (4770.62:4770.62:4770.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4144.27:4144.27:4144.27) (4144.27:4144.27:4144.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4174.15:4174.15:4174.15) (4174.15:4174.15:4174.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5072.1:5072.1:5072.1) (5072.1:5072.1:5072.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5055.89:5055.89:5055.89) (5055.89:5055.89:5055.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6083.99:6083.99:6083.99) (6083.99:6083.99:6083.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6148.66:6148.66:6148.66) (6148.66:6148.66:6148.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5324.76:5324.76:5324.76) (5324.76:5324.76:5324.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5281.25:5281.25:5281.25) (5281.25:5281.25:5281.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2824.35:2824.35:2824.35) (2824.35:2824.35:2824.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2902.79:2902.79:2902.79) (2902.79:2902.79:2902.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3170.83:3170.83:3170.83) (3170.83:3170.83:3170.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3154.62:3154.62:3154.62) (3154.62:3154.62:3154.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6177.32:6177.32:6177.32) (6177.32:6177.32:6177.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6112.08:6112.08:6112.08) (6112.08:6112.08:6112.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4199.38:4199.38:4199.38) (4199.38:4199.38:4199.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4229.27:4229.27:4229.27) (4229.27:4229.27:4229.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4064.12:4064.12:4064.12) (4064.12:4064.12:4064.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4107.22:4107.22:4107.22) (4107.22:4107.22:4107.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5683.79:5683.79:5683.79) (5683.79:5683.79:5683.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4638.92:4638.92:4638.92) (4638.92:4638.92:4638.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4691.14:4691.14:4691.14) (4691.14:4691.14:4691.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6877.98:6877.98:6877.98) (6877.98:6877.98:6877.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4895.96:4895.96:4895.96) (4895.96:4895.96:4895.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4978.67:4978.67:4978.67) (4978.67:4978.67:4978.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4783.95:4783.95:4783.95) (4783.95:4783.95:4783.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4777.95:4777.95:4777.95) (4777.95:4777.95:4777.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3530.13:3530.13:3530.13) (3530.13:3530.13:3530.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3566.45:3566.45:3566.45) (3566.45:3566.45:3566.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5937.05:5937.05:5937.05) (5937.05:5937.05:5937.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6752.82:6752.82:6752.82) (6752.82:6752.82:6752.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6685.91:6685.91:6685.91) (6685.91:6685.91:6685.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6653.02:6653.02:6653.02) (6653.02:6653.02:6653.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7831.85:7831.85:7831.85) (7831.85:7831.85:7831.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3857.74:3857.74:3857.74) (3857.74:3857.74:3857.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3686.21:3686.21:3686.21) (3686.21:3686.21:3686.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5827.72:5827.72:5827.72) (5827.72:5827.72:5827.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3600.92:3600.92:3600.92) (3600.92:3600.92:3600.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.64:3655.64:3655.64) (3655.64:3655.64:3655.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4006.26:4006.26:4006.26) (4006.26:4006.26:4006.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4433.45:4433.45:4433.45) (4433.45:4433.45:4433.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3743.19:3743.19:3743.19) (3743.19:3743.19:3743.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3162.36:3162.36:3162.36) (3162.36:3162.36:3162.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2934.43:2934.43:2934.43) (2934.43:2934.43:2934.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3598.34:3598.34:3598.34) (3598.34:3598.34:3598.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3120.4:3120.4:3120.4) (3120.4:3120.4:3120.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4051.29:4051.29:4051.29) (4051.29:4051.29:4051.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4823.61:4823.61:4823.61) (4823.61:4823.61:4823.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3074.42:3074.42:3074.42) (3074.42:3074.42:3074.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3533.31:3533.31:3533.31) (3533.31:3533.31:3533.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4927.76:4927.76:4927.76) (4927.76:4927.76:4927.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4479.24:4479.24:4479.24) (4479.24:4479.24:4479.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.84:3001.84:3001.84) (3001.84:3001.84:3001.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.84:3067.84:3067.84) (3067.84:3067.84:3067.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.7:3067.7:3067.7) (3067.7:3067.7:3067.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2643.97:2643.97:2643.97) (2643.97:2643.97:2643.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2712.03:2712.03:2712.03) (2712.03:2712.03:2712.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2745.5:2745.5:2745.5) (2745.5:2745.5:2745.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2713.81:2713.81:2713.81) (2713.81:2713.81:2713.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2691.45:2691.45:2691.45) (2691.45:2691.45:2691.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4364.28:4364.28:4364.28) (4364.28:4364.28:4364.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2766.13:2766.13:2766.13) (2766.13:2766.13:2766.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4244.52:4244.52:4244.52) (4244.52:4244.52:4244.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3669.89:3669.89:3669.89) (3669.89:3669.89:3669.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3721.24:3721.24:3721.24) (3721.24:3721.24:3721.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.11:3320.11:3320.11) (3320.11:3320.11:3320.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5530.9:5530.9:5530.9) (5530.9:5530.9:5530.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4956.33:4956.33:4956.33) (4956.33:4956.33:4956.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4906.57:4906.57:4906.57) (4906.57:4906.57:4906.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4761.72:4761.72:4761.72) (4761.72:4761.72:4761.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2793.47:2793.47:2793.47) (2793.47:2793.47:2793.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2612.92:2612.92:2612.92) (2612.92:2612.92:2612.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3977.84:3977.84:3977.84) (3977.84:3977.84:3977.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3531.55:3531.55:3531.55) (3531.55:3531.55:3531.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2240.78:2240.78:2240.78) (2240.78:2240.78:2240.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2207.9:2207.9:2207.9) (2207.9:2207.9:2207.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2245.6:2245.6:2245.6) (2245.6:2245.6:2245.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3379.38:3379.38:3379.38) (3379.38:3379.38:3379.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3146.71:3146.71:3146.71) (3146.71:3146.71:3146.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4412.97:4412.97:4412.97) (4412.97:4412.97:4412.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3221.89:3221.89:3221.89) (3221.89:3221.89:3221.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2605.27:2605.27:2605.27) (2605.27:2605.27:2605.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3058.26:3058.26:3058.26) (3058.26:3058.26:3058.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3159.04:3159.04:3159.04) (3159.04:3159.04:3159.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3158.9:3158.9:3158.9) (3158.9:3158.9:3158.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3156.51:3156.51:3156.51) (3156.51:3156.51:3156.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7050.54:7050.54:7050.54) (7050.54:7050.54:7050.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5583.26:5583.26:5583.26) (5583.26:5583.26:5583.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4283.3:4283.3:4283.3) (4283.3:4283.3:4283.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4308.49:4308.49:4308.49) (4308.49:4308.49:4308.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3429.9:3429.9:3429.9) (3429.9:3429.9:3429.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.02:2383.02:2383.02) (2383.02:2383.02:2383.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8053.93:8053.93:8053.93) (8053.93:8053.93:8053.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6559.27:6559.27:6559.27) (6559.27:6559.27:6559.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5039.95:5039.95:5039.95) (5039.95:5039.95:5039.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7516.49:7516.49:7516.49) (7516.49:7516.49:7516.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8002.22:8002.22:8002.22) (8002.22:8002.22:8002.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7674.82:7674.82:7674.82) (7674.82:7674.82:7674.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4616.79:4616.79:4616.79) (4616.79:4616.79:4616.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7314.86:7314.86:7314.86) (7314.86:7314.86:7314.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7195.1:7195.1:7195.1) (7195.1:7195.1:7195.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8352.2:8352.2:8352.2) (8352.2:8352.2:8352.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7821.66:7821.66:7821.66) (7821.66:7821.66:7821.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3133.62:3133.62:3133.62) (3133.62:3133.62:3133.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7968.36:7968.36:7968.36) (7968.36:7968.36:7968.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9744:9744:9744) (9744:9744:9744))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7894.81:7894.81:7894.81) (7894.81:7894.81:7894.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7704.45:7704.45:7704.45) (7704.45:7704.45:7704.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7648.66:7648.66:7648.66) (7648.66:7648.66:7648.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10234.1:10234.1:10234.1) (10234.1:10234.1:10234.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11145.9:11145.9:11145.9) (11145.9:11145.9:11145.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11151.9:11151.9:11151.9) (11151.9:11151.9:11151.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5833.28:5833.28:5833.28) (5833.28:5833.28:5833.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6362.44:6362.44:6362.44) (6362.44:6362.44:6362.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5546.29:5546.29:5546.29) (5546.29:5546.29:5546.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3764.32:3764.32:3764.32) (3764.32:3764.32:3764.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3788.91:3788.91:3788.91) (3788.91:3788.91:3788.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.55:2550.55:2550.55) (2550.55:2550.55:2550.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4298.55:4298.55:4298.55) (4298.55:4298.55:4298.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16148.2:16148.2:16148.2) (16148.2:16148.2:16148.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20153.8:20153.8:20153.8) (20153.8:20153.8:20153.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (23487.5:23487.5:23487.5) (23487.5:23487.5:23487.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (23419.9:23419.9:23419.9) (23419.9:23419.9:23419.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6461.68:6461.68:6461.68) (6461.68:6461.68:6461.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6344.19:6344.19:6344.19) (6344.19:6344.19:6344.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13616.9:13616.9:13616.9) (13616.9:13616.9:13616.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14928.6:14928.6:14928.6) (14928.6:14928.6:14928.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14939.3:14939.3:14939.3) (14939.3:14939.3:14939.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6430.85:6430.85:6430.85) (6430.85:6430.85:6430.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2653.99:2653.99:2653.99) (2653.99:2653.99:2653.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4444.01:4444.01:4444.01) (4444.01:4444.01:4444.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4044.13:4044.13:4044.13) (4044.13:4044.13:4044.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7252.09:7252.09:7252.09) (7252.09:7252.09:7252.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7285.56:7285.56:7285.56) (7285.56:7285.56:7285.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7285.64:7285.64:7285.64) (7285.64:7285.64:7285.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7265.76:7265.76:7265.76) (7265.76:7265.76:7265.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5804.03:5804.03:5804.03) (5804.03:5804.03:5804.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3441.56:3441.56:3441.56) (3441.56:3441.56:3441.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4932.37:4932.37:4932.37) (4932.37:4932.37:4932.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4809.03:4809.03:4809.03) (4809.03:4809.03:4809.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.18:3001.18:3001.18) (3001.18:3001.18:3001.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.65:3034.65:3034.65) (3034.65:3034.65:3034.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2981.55:2981.55:2981.55) (2981.55:2981.55:2981.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_25_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6751.55:6751.55:6751.55) (6751.55:6751.55:6751.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4509.12:4509.12:4509.12) (4509.12:4509.12:4509.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4570.22:4570.22:4570.22) (4570.22:4570.22:4570.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3696.66:3696.66:3696.66) (3696.66:3696.66:3696.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3721.24:3721.24:3721.24) (3721.24:3721.24:3721.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5871.63:5871.63:5871.63) (5871.63:5871.63:5871.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5876.45:5876.45:5876.45) (5876.45:5876.45:5876.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5257.75:5257.75:5257.75) (5257.75:5257.75:5257.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3436.49:3436.49:3436.49) (3436.49:3436.49:3436.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3443.19:3443.19:3443.19) (3443.19:3443.19:3443.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3410.31:3410.31:3410.31) (3410.31:3410.31:3410.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3448.01:3448.01:3448.01) (3448.01:3448.01:3448.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.47:3473.47:3473.47) (3473.47:3473.47:3473.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3484.95:3484.95:3484.95) (3484.95:3484.95:3484.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3480.47:3480.47:3480.47) (3480.47:3480.47:3480.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3574.7:3574.7:3574.7) (3574.7:3574.7:3574.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4097.82:4097.82:4097.82) (4097.82:4097.82:4097.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4424.47:4424.47:4424.47) (4424.47:4424.47:4424.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4435.95:4435.95:4435.95) (4435.95:4435.95:4435.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4465.32:4465.32:4465.32) (4465.32:4465.32:4465.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5313.96:5313.96:5313.96) (5313.96:5313.96:5313.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4542.52:4542.52:4542.52) (4542.52:4542.52:4542.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4154.02:4154.02:4154.02) (4154.02:4154.02:4154.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3074.42:3074.42:3074.42) (3074.42:3074.42:3074.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3190.67:3190.67:3190.67) (3190.67:3190.67:3190.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3039.84:3039.84:3039.84) (3039.84:3039.84:3039.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4333.76:4333.76:4333.76) (4333.76:4333.76:4333.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4335.54:4335.54:4335.54) (4335.54:4335.54:4335.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4313.18:4313.18:4313.18) (4313.18:4313.18:4313.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4880.05:4880.05:4880.05) (4880.05:4880.05:4880.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_24_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6628.4:6628.4:6628.4) (6628.4:6628.4:6628.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2754.06:2754.06:2754.06) (2754.06:2754.06:2754.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5078.27:5078.27:5078.27) (5078.27:5078.27:5078.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3093.83:3093.83:3093.83) (3093.83:3093.83:3093.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5919.61:5919.61:5919.61) (5919.61:5919.61:5919.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3287:3287:3287) (3287:3287:3287))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3053.95:3053.95:3053.95) (3053.95:3053.95:3053.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6141.36:6141.36:6141.36) (6141.36:6141.36:6141.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4169.87:4169.87:4169.87) (4169.87:4169.87:4169.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.56:2671.56:2671.56) (2671.56:2671.56:2671.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4233.16:4233.16:4233.16) (4233.16:4233.16:4233.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.56:2671.56:2671.56) (2671.56:2671.56:2671.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3210.99:3210.99:3210.99) (3210.99:3210.99:3210.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3085.2:3085.2:3085.2) (3085.2:3085.2:3085.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5612.31:5612.31:5612.31) (5612.31:5612.31:5612.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5617.13:5617.13:5617.13) (5617.13:5617.13:5617.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5775.67:5775.67:5775.67) (5775.67:5775.67:5775.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3863.32:3863.32:3863.32) (3863.32:3863.32:3863.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4801.97:4801.97:4801.97) (4801.97:4801.97:4801.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3304.56:3304.56:3304.56) (3304.56:3304.56:3304.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3176.17:3176.17:3176.17) (3176.17:3176.17:3176.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3026.66:3026.66:3026.66) (3026.66:3026.66:3026.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3463.44:3463.44:3463.44) (3463.44:3463.44:3463.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3196.76:3196.76:3196.76) (3196.76:3196.76:3196.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3983.08:3983.08:3983.08) (3983.08:3983.08:3983.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3953.48:3953.48:3953.48) (3953.48:3953.48:3953.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3755.33:3755.33:3755.33) (3755.33:3755.33:3755.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2754.06:2754.06:2754.06) (2754.06:2754.06:2754.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5003.87:5003.87:5003.87) (5003.87:5003.87:5003.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3095.95:3095.95:3095.95) (3095.95:3095.95:3095.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3408.08:3408.08:3408.08) (3408.08:3408.08:3408.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3441.56:3441.56:3441.56) (3441.56:3441.56:3441.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3390.15:3390.15:3390.15) (3390.15:3390.15:3390.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5273.92:5273.92:5273.92) (5273.92:5273.92:5273.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2829.41:2829.41:2829.41) (2829.41:2829.41:2829.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.42:4508.42:4508.42) (4508.42:4508.42:4508.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3107.69:3107.69:3107.69) (3107.69:3107.69:3107.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3408.08:3408.08:3408.08) (3408.08:3408.08:3408.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3441.56:3441.56:3441.56) (3441.56:3441.56:3441.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3390.15:3390.15:3390.15) (3390.15:3390.15:3390.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6628.83:6628.83:6628.83) (6628.83:6628.83:6628.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3642.63:3642.63:3642.63) (3642.63:3642.63:3642.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.42:4508.42:4508.42) (4508.42:4508.42:4508.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3140.83:3140.83:3140.83) (3140.83:3140.83:3140.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3109.88:3109.88:3109.88) (3109.88:3109.88:3109.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3077:3077:3077) (3077:3077:3077))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3114.7:3114.7:3114.7) (3114.7:3114.7:3114.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2553.31:2553.31:2553.31) (2553.31:2553.31:2553.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2586.78:2586.78:2586.78) (2586.78:2586.78:2586.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2532.73:2532.73:2532.73) (2532.73:2532.73:2532.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_11_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4732.74:4732.74:4732.74) (4732.74:4732.74:4732.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4103.37:4103.37:4103.37) (4103.37:4103.37:4103.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3789.66:3789.66:3789.66) (3789.66:3789.66:3789.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3897.93:3897.93:3897.93) (3897.93:3897.93:3897.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3958.48:3958.48:3958.48) (3958.48:3958.48:3958.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3738.64:3738.64:3738.64) (3738.64:3738.64:3738.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3297.35:3297.35:3297.35) (3297.35:3297.35:3297.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3255.42:3255.42:3255.42) (3255.42:3255.42:3255.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3861.47:3861.47:3861.47) (3861.47:3861.47:3861.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4596.59:4596.59:4596.59) (4596.59:4596.59:4596.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3629.78:3629.78:3629.78) (3629.78:3629.78:3629.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5507.32:5507.32:5507.32) (5507.32:5507.32:5507.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2563.84:2563.84:2563.84) (2563.84:2563.84:2563.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2575.32:2575.32:2575.32) (2575.32:2575.32:2575.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2532.73:2532.73:2532.73) (2532.73:2532.73:2532.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10125.4:10125.4:10125.4) (10125.4:10125.4:10125.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4401.37:4401.37:4401.37) (4401.37:4401.37:4401.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4540.69:4540.69:4540.69) (4540.69:4540.69:4540.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5294.27:5294.27:5294.27) (5294.27:5294.27:5294.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3312.05:3312.05:3312.05) (3312.05:3312.05:3312.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6738:6738:6738) (6738:6738:6738))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6025.62:6025.62:6025.62) (6025.62:6025.62:6025.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5284.39:5284.39:5284.39) (5284.39:5284.39:5284.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2998.33:2998.33:2998.33) (2998.33:2998.33:2998.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3936.99:3936.99:3936.99) (3936.99:3936.99:3936.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3562.12:3562.12:3562.12) (3562.12:3562.12:3562.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10680.3:10680.3:10680.3) (10680.3:10680.3:10680.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9722.53:9722.53:9722.53) (9722.53:9722.53:9722.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9672.78:9672.78:9672.78) (9672.78:9672.78:9672.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9678.4:9678.4:9678.4) (9678.4:9678.4:9678.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6258.9:6258.9:6258.9) (6258.9:6258.9:6258.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8814.97:8814.97:8814.97) (8814.97:8814.97:8814.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8768.21:8768.21:8768.21) (8768.21:8768.21:8768.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8788.41:8788.41:8788.41) (8788.41:8788.41:8788.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8824.67:8824.67:8824.67) (8824.67:8824.67:8824.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3230.78:3230.78:3230.78) (3230.78:3230.78:3230.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3056.82:3056.82:3056.82) (3056.82:3056.82:3056.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3020.34:3020.34:3020.34) (3020.34:3020.34:3020.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4230.08:4230.08:4230.08) (4230.08:4230.08:4230.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4440.77:4440.77:4440.77) (4440.77:4440.77:4440.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4167.84:4167.84:4167.84) (4167.84:4167.84:4167.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4173.83:4173.83:4173.83) (4173.83:4173.83:4173.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4060.79:4060.79:4060.79) (4060.79:4060.79:4060.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3894.71:3894.71:3894.71) (3894.71:3894.71:3894.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4324.81:4324.81:4324.81) (4324.81:4324.81:4324.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6655.21:6655.21:6655.21) (6655.21:6655.21:6655.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9123.93:9123.93:9123.93) (9123.93:9123.93:9123.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10356.9:10356.9:10356.9) (10356.9:10356.9:10356.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7938.93:7938.93:7938.93) (7938.93:7938.93:7938.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7808.27:7808.27:7808.27) (7808.27:7808.27:7808.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5644.43:5644.43:5644.43) (5644.43:5644.43:5644.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7863.35:7863.35:7863.35) (7863.35:7863.35:7863.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5518.02:5518.02:5518.02) (5518.02:5518.02:5518.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4115.27:4115.27:4115.27) (4115.27:4115.27:4115.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3888.85:3888.85:3888.85) (3888.85:3888.85:3888.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6405.79:6405.79:6405.79) (6405.79:6405.79:6405.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6191.15:6191.15:6191.15) (6191.15:6191.15:6191.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5861.3:5861.3:5861.3) (5861.3:5861.3:5861.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5823.42:5823.42:5823.42) (5823.42:5823.42:5823.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_10_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5329.31:5329.31:5329.31) (5329.31:5329.31:5329.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5432.14:5432.14:5432.14) (5432.14:5432.14:5432.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5392.72:5392.72:5392.72) (5392.72:5392.72:5392.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5398.84:5398.84:5398.84) (5398.84:5398.84:5398.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4155:4155:4155) (4155:4155:4155))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4202.65:4202.65:4202.65) (4202.65:4202.65:4202.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3279.83:3279.83:3279.83) (3279.83:3279.83:3279.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3349.33:3349.33:3349.33) (3349.33:3349.33:3349.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4246.34:4246.34:4246.34) (4246.34:4246.34:4246.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4213.46:4213.46:4213.46) (4213.46:4213.46:4213.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4066.38:4066.38:4066.38) (4066.38:4066.38:4066.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3825.92:3825.92:3825.92) (3825.92:3825.92:3825.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5430.48:5430.48:5430.48) (5430.48:5430.48:5430.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5555.46:5555.46:5555.46) (5555.46:5555.46:5555.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4707.38:4707.38:4707.38) (4707.38:4707.38:4707.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4681.2:4681.2:4681.2) (4681.2:4681.2:4681.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4251.84:4251.84:4251.84) (4251.84:4251.84:4251.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4316.5:4316.5:4316.5) (4316.5:4316.5:4316.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3276.68:3276.68:3276.68) (3276.68:3276.68:3276.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3346.18:3346.18:3346.18) (3346.18:3346.18:3346.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4257.75:4257.75:4257.75) (4257.75:4257.75:4257.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4322.42:4322.42:4322.42) (4322.42:4322.42:4322.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7002.81:7002.81:7002.81) (7002.81:7002.81:7002.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3993.34:3993.34:3993.34) (3993.34:3993.34:3993.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2794.65:2794.65:2794.65) (2794.65:2794.65:2794.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2762.95:2762.95:2762.95) (2762.95:2762.95:2762.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4552.81:4552.81:4552.81) (4552.81:4552.81:4552.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4521.11:4521.11:4521.11) (4521.11:4521.11:4521.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5024.81:5024.81:5024.81) (5024.81:5024.81:5024.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4961.7:4961.7:4961.7) (4961.7:4961.7:4961.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6892.46:6892.46:6892.46) (6892.46:6892.46:6892.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6846.98:6846.98:6846.98) (6846.98:6846.98:6846.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7765.48:7765.48:7765.48) (7765.48:7765.48:7765.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7205.91:7205.91:7205.91) (7205.91:7205.91:7205.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5534.36:5534.36:5534.36) (5534.36:5534.36:5534.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5482.75:5482.75:5482.75) (5482.75:5482.75:5482.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4518.63:4518.63:4518.63) (4518.63:4518.63:4518.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4599.04:4599.04:4599.04) (4599.04:4599.04:4599.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4916.22:4916.22:4916.22) (4916.22:4916.22:4916.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5077.2:5077.2:5077.2) (5077.2:5077.2:5077.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3385.5:3385.5:3385.5) (3385.5:3385.5:3385.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.02:3034.02:3034.02) (3034.02:3034.02:3034.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3015.4:3015.4:3015.4) (3015.4:3015.4:3015.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3587.77:3587.77:3587.77) (3587.77:3587.77:3587.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7022.79:7022.79:7022.79) (7022.79:7022.79:7022.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4657.21:4657.21:4657.21) (4657.21:4657.21:4657.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5065.1:5065.1:5065.1) (5065.1:5065.1:5065.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5560.74:5560.74:5560.74) (5560.74:5560.74:5560.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8913.24:8913.24:8913.24) (8913.24:8913.24:8913.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7164.95:7164.95:7164.95) (7164.95:7164.95:7164.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7744.56:7744.56:7744.56) (7744.56:7744.56:7744.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6365.2:6365.2:6365.2) (6365.2:6365.2:6365.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7956.25:7956.25:7956.25) (7956.25:7956.25:7956.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7958.12:7958.12:7958.12) (7958.12:7958.12:7958.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.79:3121.79:3121.79) (3121.79:3121.79:3121.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9712.07:9712.07:9712.07) (9712.07:9712.07:9712.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3835.34:3835.34:3835.34) (3835.34:3835.34:3835.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3056.37:3056.37:3056.37) (3056.37:3056.37:3056.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3029.14:3029.14:3029.14) (3029.14:3029.14:3029.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3040.16:3040.16:3040.16) (3040.16:3040.16:3040.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3454.23:3454.23:3454.23) (3454.23:3454.23:3454.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3448.75:3448.75:3448.75) (3448.75:3448.75:3448.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3346.09:3346.09:3346.09) (3346.09:3346.09:3346.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3296.34:3296.34:3296.34) (3296.34:3296.34:3296.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3266.73:3266.73:3266.73) (3266.73:3266.73:3266.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4121.42:4121.42:4121.42) (4121.42:4121.42:4121.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3251.12:3251.12:3251.12) (3251.12:3251.12:3251.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4153.97:4153.97:4153.97) (4153.97:4153.97:4153.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4211.98:4211.98:4211.98) (4211.98:4211.98:4211.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5984.56:5984.56:5984.56) (5984.56:5984.56:5984.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3611.76:3611.76:3611.76) (3611.76:3611.76:3611.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3246.32:3246.32:3246.32) (3246.32:3246.32:3246.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3718.76:3718.76:3718.76) (3718.76:3718.76:3718.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3531.95:3531.95:3531.95) (3531.95:3531.95:3531.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3253.42:3253.42:3253.42) (3253.42:3253.42:3253.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3056.37:3056.37:3056.37) (3056.37:3056.37:3056.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2973.81:2973.81:2973.81) (2973.81:2973.81:2973.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3011.52:3011.52:3011.52) (3011.52:3011.52:3011.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5829.33:5829.33:5829.33) (5829.33:5829.33:5829.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4331.89:4331.89:4331.89) (4331.89:4331.89:4331.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7576.27:7576.27:7576.27) (7576.27:7576.27:7576.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3508.44:3508.44:3508.44) (3508.44:3508.44:3508.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3446.24:3446.24:3446.24) (3446.24:3446.24:3446.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3381.63:3381.63:3381.63) (3381.63:3381.63:3381.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3428.31:3428.31:3428.31) (3428.31:3428.31:3428.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6828.2:6828.2:6828.2) (6828.2:6828.2:6828.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7230.09:7230.09:7230.09) (7230.09:7230.09:7230.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7682.28:7682.28:7682.28) (7682.28:7682.28:7682.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7239.98:7239.98:7239.98) (7239.98:7239.98:7239.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5920.19:5920.19:5920.19) (5920.19:5920.19:5920.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5569.12:5569.12:5569.12) (5569.12:5569.12:5569.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6473.44:6473.44:6473.44) (6473.44:6473.44:6473.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4867.54:4867.54:4867.54) (4867.54:4867.54:4867.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5247.61:5247.61:5247.61) (5247.61:5247.61:5247.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6325.35:6325.35:6325.35) (6325.35:6325.35:6325.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5293.6:5293.6:5293.6) (5293.6:5293.6:5293.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6218.43:6218.43:6218.43) (6218.43:6218.43:6218.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6819.62:6819.62:6819.62) (6819.62:6819.62:6819.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5850.23:5850.23:5850.23) (5850.23:5850.23:5850.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8565.39:8565.39:8565.39) (8565.39:8565.39:8565.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6965.01:6965.01:6965.01) (6965.01:6965.01:6965.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7387.06:7387.06:7387.06) (7387.06:7387.06:7387.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7310.8:7310.8:7310.8) (7310.8:7310.8:7310.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7321.82:7321.82:7321.82) (7321.82:7321.82:7321.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4927.35:4927.35:4927.35) (4927.35:4927.35:4927.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4861.61:4861.61:4861.61) (4861.61:4861.61:4861.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.72:3139.72:3139.72) (3139.72:3139.72:3139.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3298.49:3298.49:3298.49) (3298.49:3298.49:3298.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8426.06:8426.06:8426.06) (8426.06:8426.06:8426.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5695.82:5695.82:5695.82) (5695.82:5695.82:5695.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4879.11:4879.11:4879.11) (4879.11:4879.11:4879.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7429.79:7429.79:7429.79) (7429.79:7429.79:7429.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7630.43:7630.43:7630.43) (7630.43:7630.43:7630.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7377.2:7377.2:7377.2) (7377.2:7377.2:7377.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3147.85:3147.85:3147.85) (3147.85:3147.85:3147.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3113.05:3113.05:3113.05) (3113.05:3113.05:3113.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7035.9:7035.9:7035.9) (7035.9:7035.9:7035.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3467.96:3467.96:3467.96) (3467.96:3467.96:3467.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5721.88:5721.88:5721.88) (5721.88:5721.88:5721.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5638.55:5638.55:5638.55) (5638.55:5638.55:5638.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5617.28:5617.28:5617.28) (5617.28:5617.28:5617.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4720.2:4720.2:4720.2) (4720.2:4720.2:4720.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4403:4403:4403) (4403:4403:4403))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5317.36:5317.36:5317.36) (5317.36:5317.36:5317.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3571.93:3571.93:3571.93) (3571.93:3571.93:3571.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4057.29:4057.29:4057.29) (4057.29:4057.29:4057.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5447.07:5447.07:5447.07) (5447.07:5447.07:5447.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5299.24:5299.24:5299.24) (5299.24:5299.24:5299.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3751.42:3751.42:3751.42) (3751.42:3751.42:3751.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3631.4:3631.4:3631.4) (3631.4:3631.4:3631.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3594.92:3594.92:3594.92) (3594.92:3594.92:3594.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3634.25:3634.25:3634.25) (3634.25:3634.25:3634.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5340.97:5340.97:5340.97) (5340.97:5340.97:5340.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4987.54:4987.54:4987.54) (4987.54:4987.54:4987.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3162.36:3162.36:3162.36) (3162.36:3162.36:3162.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3091.74:3091.74:3091.74) (3091.74:3091.74:3091.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3105.96:3105.96:3105.96) (3105.96:3105.96:3105.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5966.17:5966.17:5966.17) (5966.17:5966.17:5966.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4616.1:4616.1:4616.1) (4616.1:4616.1:4616.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4208.4:4208.4:4208.4) (4208.4:4208.4:4208.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3445:3445:3445) (3445:3445:3445))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3451.9:3451.9:3451.9) (3451.9:3451.9:3451.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3484.76:3484.76:3484.76) (3484.76:3484.76:3484.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2397.74:2397.74:2397.74) (2397.74:2397.74:2397.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4599.8:4599.8:4599.8) (4599.8:4599.8:4599.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4054.29:4054.29:4054.29) (4054.29:4054.29:4054.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3706.51:3706.51:3706.51) (3706.51:3706.51:3706.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3670.03:3670.03:3670.03) (3670.03:3670.03:3670.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3709.36:3709.36:3709.36) (3709.36:3709.36:3709.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3178.98:3178.98:3178.98) (3178.98:3178.98:3178.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3148.04:3148.04:3148.04) (3148.04:3148.04:3148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.15:3115.15:3115.15) (3115.15:3115.15:3115.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3150.73:3150.73:3150.73) (3150.73:3150.73:3150.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3151.24:3151.24:3151.24) (3151.24:3151.24:3151.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3206.31:3206.31:3206.31) (3206.31:3206.31:3206.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3661.53:3661.53:3661.53) (3661.53:3661.53:3661.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3522.24:3522.24:3522.24) (3522.24:3522.24:3522.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6670.59:6670.59:6670.59) (6670.59:6670.59:6670.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5648.68:5648.68:5648.68) (5648.68:5648.68:5648.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3161.5:3161.5:3161.5) (3161.5:3161.5:3161.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3368.37:3368.37:3368.37) (3368.37:3368.37:3368.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4865.29:4865.29:4865.29) (4865.29:4865.29:4865.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7844.68:7844.68:7844.68) (7844.68:7844.68:7844.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4941.43:4941.43:4941.43) (4941.43:4941.43:4941.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4959.55:4959.55:4959.55) (4959.55:4959.55:4959.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3287.75:3287.75:3287.75) (3287.75:3287.75:3287.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4062.08:4062.08:4062.08) (4062.08:4062.08:4062.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4273.8:4273.8:4273.8) (4273.8:4273.8:4273.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4131.36:4131.36:4131.36) (4131.36:4131.36:4131.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5922.15:5922.15:5922.15) (5922.15:5922.15:5922.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3655.55:3655.55:3655.55) (3655.55:3655.55:3655.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5556.68:5556.68:5556.68) (5556.68:5556.68:5556.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2700.06:2700.06:2700.06) (2700.06:2700.06:2700.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2654.7:2654.7:2654.7) (2654.7:2654.7:2654.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2621.81:2621.81:2621.81) (2621.81:2621.81:2621.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6364.94:6364.94:6364.94) (6364.94:6364.94:6364.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_2_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3916.35:3916.35:3916.35) (3916.35:3916.35:3916.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_3_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4716.67:4716.67:4716.67) (4716.67:4716.67:4716.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_4_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2641.62:2641.62:2641.62) (2641.62:2641.62:2641.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_5_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4318.96:4318.96:4318.96) (4318.96:4318.96:4318.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4564:4564:4564) (4564:4564:4564))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7450.34:7450.34:7450.34) (7450.34:7450.34:7450.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2795.89:2795.89:2795.89) (2795.89:2795.89:2795.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3260.61:3260.61:3260.61) (3260.61:3260.61:3260.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3074.15:3074.15:3074.15) (3074.15:3074.15:3074.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5043.28:5043.28:5043.28) (5043.28:5043.28:5043.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3311.79:3311.79:3311.79) (3311.79:3311.79:3311.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4059.89:4059.89:4059.89) (4059.89:4059.89:4059.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4622.08:4622.08:4622.08) (4622.08:4622.08:4622.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4398.82:4398.82:4398.82) (4398.82:4398.82:4398.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.75:3435.75:3435.75) (3435.75:3435.75:3435.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5589.84:5589.84:5589.84) (5589.84:5589.84:5589.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3907.07:3907.07:3907.07) (3907.07:3907.07:3907.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4899.79:4899.79:4899.79) (4899.79:4899.79:4899.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3304.53:3304.53:3304.53) (3304.53:3304.53:3304.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4066.86:4066.86:4066.86) (4066.86:4066.86:4066.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4034.2:4034.2:4034.2) (4034.2:4034.2:4034.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4311.26:4311.26:4311.26) (4311.26:4311.26:4311.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5475.63:5475.63:5475.63) (5475.63:5475.63:5475.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5789.05:5789.05:5789.05) (5789.05:5789.05:5789.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5708.41:5708.41:5708.41) (5708.41:5708.41:5708.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5746.11:5746.11:5746.11) (5746.11:5746.11:5746.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7216.82:7216.82:7216.82) (7216.82:7216.82:7216.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3899.87:3899.87:3899.87) (3899.87:3899.87:3899.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5039.16:5039.16:5039.16) (5039.16:5039.16:5039.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4510.5:4510.5:4510.5) (4510.5:4510.5:4510.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5365.01:5365.01:5365.01) (5365.01:5365.01:5365.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5879.44:5879.44:5879.44) (5879.44:5879.44:5879.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2708.76:2708.76:2708.76) (2708.76:2708.76:2708.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2637.97:2637.97:2637.97) (2637.97:2637.97:2637.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4142.87:4142.87:4142.87) (4142.87:4142.87:4142.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4093.11:4093.11:4093.11) (4093.11:4093.11:4093.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4196.77:4196.77:4196.77) (4196.77:4196.77:4196.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5484.05:5484.05:5484.05) (5484.05:5484.05:5484.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3895.86:3895.86:3895.86) (3895.86:3895.86:3895.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2707.14:2707.14:2707.14) (2707.14:2707.14:2707.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3759.16:3759.16:3759.16) (3759.16:3759.16:3759.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5326.99:5326.99:5326.99) (5326.99:5326.99:5326.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4397.1:4397.1:4397.1) (4397.1:4397.1:4397.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3392.57:3392.57:3392.57) (3392.57:3392.57:3392.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3359.68:3359.68:3359.68) (3359.68:3359.68:3359.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4781.04:4781.04:4781.04) (4781.04:4781.04:4781.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5098.34:5098.34:5098.34) (5098.34:5098.34:5098.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3267.77:3267.77:3267.77) (3267.77:3267.77:3267.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3098.81:3098.81:3098.81) (3098.81:3098.81:3098.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3911.65:3911.65:3911.65) (3911.65:3911.65:3911.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3246.98:3246.98:3246.98) (3246.98:3246.98:3246.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4887.95:4887.95:4887.95) (4887.95:4887.95:4887.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4677.24:4677.24:4677.24) (4677.24:4677.24:4677.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4581.75:4581.75:4581.75) (4581.75:4581.75:4581.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3333.4:3333.4:3333.4) (3333.4:3333.4:3333.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2794.72:2794.72:2794.72) (2794.72:2794.72:2794.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2806.2:2806.2:2806.2) (2806.2:2806.2:2806.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2895.22:2895.22:2895.22) (2895.22:2895.22:2895.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3852.49:3852.49:3852.49) (3852.49:3852.49:3852.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4527.47:4527.47:4527.47) (4527.47:4527.47:4527.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3228.25:3228.25:3228.25) (3228.25:3228.25:3228.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4040.71:4040.71:4040.71) (4040.71:4040.71:4040.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3897.93:3897.93:3897.93) (3897.93:3897.93:3897.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3383.68:3383.68:3383.68) (3383.68:3383.68:3383.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6367.98:6367.98:6367.98) (6367.98:6367.98:6367.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4897.06:4897.06:4897.06) (4897.06:4897.06:4897.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3902.93:3902.93:3902.93) (3902.93:3902.93:3902.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3654.04:3654.04:3654.04) (3654.04:3654.04:3654.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3556.03:3556.03:3556.03) (3556.03:3556.03:3556.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3524.34:3524.34:3524.34) (3524.34:3524.34:3524.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6217.81:6217.81:6217.81) (6217.81:6217.81:6217.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8657.03:8657.03:8657.03) (8657.03:8657.03:8657.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3931.76:3931.76:3931.76) (3931.76:3931.76:3931.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3304.53:3304.53:3304.53) (3304.53:3304.53:3304.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3329.73:3329.73:3329.73) (3329.73:3329.73:3329.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4189.08:4189.08:4189.08) (4189.08:4189.08:4189.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5769.94:5769.94:5769.94) (5769.94:5769.94:5769.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3066.02:3066.02:3066.02) (3066.02:3066.02:3066.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5015.59:5015.59:5015.59) (5015.59:5015.59:5015.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_34_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13027.8:13027.8:13027.8) (13027.8:13027.8:13027.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2789.68:2789.68:2789.68) (2789.68:2789.68:2789.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3383.68:3383.68:3383.68) (3383.68:3383.68:3383.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10706.2:10706.2:10706.2) (10706.2:10706.2:10706.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6108.56:6108.56:6108.56) (6108.56:6108.56:6108.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3779.02:3779.02:3779.02) (3779.02:3779.02:3779.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4216.83:4216.83:4216.83) (4216.83:4216.83:4216.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5393.46:5393.46:5393.46) (5393.46:5393.46:5393.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5407.41:5407.41:5407.41) (5407.41:5407.41:5407.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_35_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13802.9:13802.9:13802.9) (13802.9:13802.9:13802.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4793.38:4793.38:4793.38) (4793.38:4793.38:4793.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4747.06:4747.06:4747.06) (4747.06:4747.06:4747.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14048.6:14048.6:14048.6) (14048.6:14048.6:14048.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3195.95:3195.95:3195.95) (3195.95:3195.95:3195.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5461.85:5461.85:5461.85) (5461.85:5461.85:5461.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5586.47:5586.47:5586.47) (5586.47:5586.47:5586.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3255.61:3255.61:3255.61) (3255.61:3255.61:3255.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4316.4:4316.4:4316.4) (4316.4:4316.4:4316.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2706.8:2706.8:2706.8) (2706.8:2706.8:2706.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4457.98:4457.98:4457.98) (4457.98:4457.98:4457.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4233.6:4233.6:4233.6) (4233.6:4233.6:4233.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4078.23:4078.23:4078.23) (4078.23:4078.23:4078.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5931.76:5931.76:5931.76) (5931.76:5931.76:5931.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4036.78:4036.78:4036.78) (4036.78:4036.78:4036.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5751.67:5751.67:5751.67) (5751.67:5751.67:5751.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2922.67:2922.67:2922.67) (2922.67:2922.67:2922.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2890.68:2890.68:2890.68) (2890.68:2890.68:2890.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4971.33:4971.33:4971.33) (4971.33:4971.33:4971.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4929.5:4929.5:4929.5) (4929.5:4929.5:4929.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.16:3121.16:3121.16) (3121.16:3121.16:3121.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3088.28:3088.28:3088.28) (3088.28:3088.28:3088.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4221.1:4221.1:4221.1) (4221.1:4221.1:4221.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5899.39:5899.39:5899.39) (5899.39:5899.39:5899.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5964.06:5964.06:5964.06) (5964.06:5964.06:5964.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6412.65:6412.65:6412.65) (6412.65:6412.65:6412.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6380.67:6380.67:6380.67) (6380.67:6380.67:6380.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4131.88:4131.88:4131.88) (4131.88:4131.88:4131.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4098.99:4098.99:4098.99) (4098.99:4098.99:4098.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4136.7:4136.7:4136.7) (4136.7:4136.7:4136.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5436.94:5436.94:5436.94) (5436.94:5436.94:5436.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5308.63:5308.63:5308.63) (5308.63:5308.63:5308.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5347.27:5347.27:5347.27) (5347.27:5347.27:5347.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5562.51:5562.51:5562.51) (5562.51:5562.51:5562.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5530.53:5530.53:5530.53) (5530.53:5530.53:5530.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5524.56:5524.56:5524.56) (5524.56:5524.56:5524.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5491.68:5491.68:5491.68) (5491.68:5491.68:5491.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4039.16:4039.16:4039.16) (4039.16:4039.16:4039.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4157.62:4157.62:4157.62) (4157.62:4157.62:4157.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4168.64:4168.64:4168.64) (4168.64:4168.64:4168.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3118.55:3118.55:3118.55) (3118.55:3118.55:3118.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3752.03:3752.03:3752.03) (3752.03:3752.03:3752.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4085.62:4085.62:4085.62) (4085.62:4085.62:4085.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2726.77:2726.77:2726.77) (2726.77:2726.77:2726.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5635.9:5635.9:5635.9) (5635.9:5635.9:5635.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8002.67:8002.67:8002.67) (8002.67:8002.67:8002.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3203.21:3203.21:3203.21) (3203.21:3203.21:3203.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.85:3123.85:3123.85) (3123.85:3123.85:3123.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3155.39:3155.39:3155.39) (3155.39:3155.39:3155.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.02:3034.02:3034.02) (3034.02:3034.02:3034.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.5:3067.5:3067.5) (3067.5:3067.5:3067.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.31:3063.31:3063.31) (3063.31:3063.31:3063.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3970.91:3970.91:3970.91) (3970.91:3970.91:3970.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3970.91:3970.91:3970.91) (3970.91:3970.91:3970.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3471.11:3471.11:3471.11) (3471.11:3471.11:3471.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3259.59:3259.59:3259.59) (3259.59:3259.59:3259.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3333.4:3333.4:3333.4) (3333.4:3333.4:3333.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5094.38:5094.38:5094.38) (5094.38:5094.38:5094.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3044.86:3044.86:3044.86) (3044.86:3044.86:3044.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2921.42:2921.42:2921.42) (2921.42:2921.42:2921.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6770.38:6770.38:6770.38) (6770.38:6770.38:6770.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6794.01:6794.01:6794.01) (6794.01:6794.01:6794.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3203.21:3203.21:3203.21) (3203.21:3203.21:3203.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3153.46:3153.46:3153.46) (3153.46:3153.46:3153.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.85:3123.85:3123.85) (3123.85:3123.85:3123.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3683.47:3683.47:3683.47) (3683.47:3683.47:3683.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3155.23:3155.23:3155.23) (3155.23:3155.23:3155.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2792.76:2792.76:2792.76) (2792.76:2792.76:2792.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3996.18:3996.18:3996.18) (3996.18:3996.18:3996.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4190.21:4190.21:4190.21) (4190.21:4190.21:4190.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5914.98:5914.98:5914.98) (5914.98:5914.98:5914.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4849.91:4849.91:4849.91) (4849.91:4849.91:4849.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2869.52:2869.52:2869.52) (2869.52:2869.52:2869.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3650.46:3650.46:3650.46) (3650.46:3650.46:3650.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4760.55:4760.55:4760.55) (4760.55:4760.55:4760.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5183.53:5183.53:5183.53) (5183.53:5183.53:5183.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7784.46:7784.46:7784.46) (7784.46:7784.46:7784.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2983.32:2983.32:2983.32) (2983.32:2983.32:2983.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4251.43:4251.43:4251.43) (4251.43:4251.43:4251.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4055.29:4055.29:4055.29) (4055.29:4055.29:4055.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3673.69:3673.69:3673.69) (3673.69:3673.69:3673.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3254.39:3254.39:3254.39) (3254.39:3254.39:3254.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4623:4623:4623) (4623:4623:4623))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6319.68:6319.68:6319.68) (6319.68:6319.68:6319.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3700.34:3700.34:3700.34) (3700.34:3700.34:3700.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4943.05:4943.05:4943.05) (4943.05:4943.05:4943.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5972.89:5972.89:5972.89) (5972.89:5972.89:5972.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5889.75:5889.75:5889.75) (5889.75:5889.75:5889.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2323.82:2323.82:2323.82) (2323.82:2323.82:2323.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6597.82:6597.82:6597.82) (6597.82:6597.82:6597.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4351.58:4351.58:4351.58) (4351.58:4351.58:4351.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5766.54:5766.54:5766.54) (5766.54:5766.54:5766.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3242.5:3242.5:3242.5) (3242.5:3242.5:3242.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3027.87:3027.87:3027.87) (3027.87:3027.87:3027.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4790.9:4790.9:4790.9) (4790.9:4790.9:4790.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4754.79:4754.79:4754.79) (4754.79:4754.79:4754.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4756.8:4756.8:4756.8) (4756.8:4756.8:4756.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5378.49:5378.49:5378.49) (5378.49:5378.49:5378.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5545.51:5545.51:5545.51) (5545.51:5545.51:5545.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5512.62:5512.62:5512.62) (5512.62:5512.62:5512.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7905.9:7905.9:7905.9) (7905.9:7905.9:7905.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7733.21:7733.21:7733.21) (7733.21:7733.21:7733.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7700.33:7700.33:7700.33) (7700.33:7700.33:7700.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7261.29:7261.29:7261.29) (7261.29:7261.29:7261.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7299.94:7299.94:7299.94) (7299.94:7299.94:7299.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6478.3:6478.3:6478.3) (6478.3:6478.3:6478.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6556.75:6556.75:6556.75) (6556.75:6556.75:6556.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7958.38:7958.38:7958.38) (7958.38:7958.38:7958.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7346.13:7346.13:7346.13) (7346.13:7346.13:7346.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6938.47:6938.47:6938.47) (6938.47:6938.47:6938.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3823.14:3823.14:3823.14) (3823.14:3823.14:3823.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5838.54:5838.54:5838.54) (5838.54:5838.54:5838.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5805.65:5805.65:5805.65) (5805.65:5805.65:5805.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4444.65:4444.65:4444.65) (4444.65:4444.65:4444.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4035.36:4035.36:4035.36) (4035.36:4035.36:4035.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7937.92:7937.92:7937.92) (7937.92:7937.92:7937.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6225.98:6225.98:6225.98) (6225.98:6225.98:6225.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3917.65:3917.65:3917.65) (3917.65:3917.65:3917.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5016.52:5016.52:5016.52) (5016.52:5016.52:5016.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3961.96:3961.96:3961.96) (3961.96:3961.96:3961.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2563.84:2563.84:2563.84) (2563.84:2563.84:2563.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2575.32:2575.32:2575.32) (2575.32:2575.32:2575.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2664.34:2664.34:2664.34) (2664.34:2664.34:2664.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_34_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6342.23:6342.23:6342.23) (6342.23:6342.23:6342.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5945.57:5945.57:5945.57) (5945.57:5945.57:5945.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7395.12:7395.12:7395.12) (7395.12:7395.12:7395.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6929.04:6929.04:6929.04) (6929.04:6929.04:6929.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6838.78:6838.78:6838.78) (6838.78:6838.78:6838.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6850.26:6850.26:6850.26) (6850.26:6850.26:6850.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6945.77:6945.77:6945.77) (6945.77:6945.77:6945.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6991.92:6991.92:6991.92) (6991.92:6991.92:6991.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5934.55:5934.55:5934.55) (5934.55:5934.55:5934.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8410.64:8410.64:8410.64) (8410.64:8410.64:8410.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5737.41:5737.41:5737.41) (5737.41:5737.41:5737.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5692.25:5692.25:5692.25) (5692.25:5692.25:5692.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5671.67:5671.67:5671.67) (5671.67:5671.67:5671.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8012.56:8012.56:8012.56) (8012.56:8012.56:8012.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7958.68:7958.68:7958.68) (7958.68:7958.68:7958.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_35_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10350.5:10350.5:10350.5) (10350.5:10350.5:10350.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5549.88:5549.88:5549.88) (5549.88:5549.88:5549.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5534.96:5534.96:5534.96) (5534.96:5534.96:5534.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5548.04:5548.04:5548.04) (5548.04:5548.04:5548.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9110.69:9110.69:9110.69) (9110.69:9110.69:9110.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9077.81:9077.81:9077.81) (9077.81:9077.81:9077.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9824.92:9824.92:9824.92) (9824.92:9824.92:9824.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9824.77:9824.77:9824.77) (9824.77:9824.77:9824.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9107.59:9107.59:9107.59) (9107.59:9107.59:9107.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9074.7:9074.7:9074.7) (9074.7:9074.7:9074.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8685.92:8685.92:8685.92) (8685.92:8685.92:8685.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8653.03:8653.03:8653.03) (8653.03:8653.03:8653.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6567.11:6567.11:6567.11) (6567.11:6567.11:6567.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6566.96:6566.96:6566.96) (6566.96:6566.96:6566.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6172.57:6172.57:6172.57) (6172.57:6172.57:6172.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6172.43:6172.43:6172.43) (6172.43:6172.43:6172.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7064.23:7064.23:7064.23) (7064.23:7064.23:7064.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7064.09:7064.09:7064.09) (7064.09:7064.09:7064.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6377.39:6377.39:6377.39) (6377.39:6377.39:6377.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6377.25:6377.25:6377.25) (6377.25:6377.25:6377.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6370.51:6370.51:6370.51) (6370.51:6370.51:6370.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6901.5:6901.5:6901.5) (6901.5:6901.5:6901.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6853.06:6853.06:6853.06) (6853.06:6853.06:6853.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5053.09:5053.09:5053.09) (5053.09:5053.09:5053.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5698.2:5698.2:5698.2) (5698.2:5698.2:5698.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6415:6415:6415) (6415:6415:6415))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6354.82:6354.82:6354.82) (6354.82:6354.82:6354.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7155.65:7155.65:7155.65) (7155.65:7155.65:7155.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6965.29:6965.29:6965.29) (6965.29:6965.29:6965.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3280.83:3280.83:3280.83) (3280.83:3280.83:3280.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3030.35:3030.35:3030.35) (3030.35:3030.35:3030.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.3:2724.3:2724.3) (2724.3:2724.3:2724.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4576.23:4576.23:4576.23) (4576.23:4576.23:4576.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4573.39:4573.39:4573.39) (4573.39:4573.39:4573.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3385.58:3385.58:3385.58) (3385.58:3385.58:3385.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3015.37:3015.37:3015.37) (3015.37:3015.37:3015.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3021.36:3021.36:3021.36) (3021.36:3021.36:3021.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6847.81:6847.81:6847.81) (6847.81:6847.81:6847.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4888.81:4888.81:4888.81) (4888.81:4888.81:4888.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3258.65:3258.65:3258.65) (3258.65:3258.65:3258.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4268.8:4268.8:4268.8) (4268.8:4268.8:4268.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5781.47:5781.47:5781.47) (5781.47:5781.47:5781.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4922.1:4922.1:4922.1) (4922.1:4922.1:4922.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4056.63:4056.63:4056.63) (4056.63:4056.63:4056.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3098.81:3098.81:3098.81) (3098.81:3098.81:3098.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3283.68:3283.68:3283.68) (3283.68:3283.68:3283.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2154.68:2154.68:2154.68) (2154.68:2154.68:2154.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2036.58:2036.58:2036.58) (2036.58:2036.58:2036.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2136.46:2136.46:2136.46) (2136.46:2136.46:2136.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2136.46:2136.46:2136.46) (2136.46:2136.46:2136.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2053.69:2053.69:2053.69) (2053.69:2053.69:2053.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2053.69:2053.69:2053.69) (2053.69:2053.69:2053.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2136.46:2136.46:2136.46) (2136.46:2136.46:2136.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2153.39:2153.39:2153.39) (2153.39:2153.39:2153.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2036.58:2036.58:2036.58) (2036.58:2036.58:2036.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2172.25:2172.25:2172.25) (2172.25:2172.25:2172.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2018.94:2018.94:2018.94) (2018.94:2018.94:2018.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2109.65:2109.65:2109.65) (2109.65:2109.65:2109.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2134.3:2134.3:2134.3) (2134.3:2134.3:2134.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2035.07:2035.07:2035.07) (2035.07:2035.07:2035.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2156.59:2156.59:2156.59) (2156.59:2156.59:2156.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_23_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_24_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_28_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (895.327:895.327:895.327) (895.327:895.327:895.327))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_31_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (864.498:864.498:864.498) (864.498:864.498:864.498))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_49_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_23_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_24_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (769.406:769.406:769.406) (769.406:769.406:769.406))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_28_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (769.406:769.406:769.406) (769.406:769.406:769.406))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_31_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_49_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_72_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (864.498:864.498:864.498) (864.498:864.498:864.498))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_73_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (864.498:864.498:864.498) (864.498:864.498:864.498))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_WBs_RD_DAT_mux4x0_Q_3_B_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (740.599:740.599:740.599) (740.599:740.599:740.599))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (740.599:740.599:740.599) (740.599:740.599:740.599))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (889.085:889.085:889.085) (889.085:889.085:889.085))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.788:734.788:734.788) (734.788:734.788:734.788))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (740.599:740.599:740.599) (740.599:740.599:740.599))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (709.882:709.882:709.882) (709.882:709.882:709.882))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.788:734.788:734.788) (734.788:734.788:734.788))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.788:734.788:734.788) (734.788:734.788:734.788))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_GMUX_IC_u_gclkbuff_clock_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (805.968:805.968:805.968) (805.968:805.968:805.968))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_GMUX_IC_u_gclkbuff_reset_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (671.115:671.115:671.115) (671.115:671.115:671.115))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1320.95:1320.95:1320.95) (1320.95:1320.95:1320.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_17_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_18_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_19_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_20_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_21_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_25_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_26_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_27_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_29_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_30_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_32_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_33_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_36_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_37_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_38_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_39_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_40_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_41_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_42_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_43_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_44_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_45_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_46_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_47_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_48_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_50_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_51_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_54_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_55_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_56_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_57_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_58_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_59_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_60_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_61_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_68_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_69_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_70_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_71_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_72_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_72_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_73_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_73_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_17_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_18_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_19_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_20_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_21_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_25_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_26_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_27_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_29_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_30_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_32_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_33_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_36_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_37_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_38_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_39_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_40_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_41_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_42_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_43_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_44_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_45_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_46_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_47_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_48_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_50_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_51_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_56_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1320.95:1320.95:1320.95) (1320.95:1320.95:1320.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_57_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_58_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_59_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_60_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_61_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_68_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_70_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_71_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_72_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_73_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1186.38:1186.38:1186.38) (1186.38:1186.38:1186.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_WBs_RD_DAT_mux4x0_Q_3_B_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1319.71:1319.71:1319.71) (1319.71:1319.71:1319.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1166.75:1166.75:1166.75) (1166.75:1166.75:1166.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1166.75:1166.75:1166.75) (1166.75:1166.75:1166.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1319.71:1319.71:1319.71) (1319.71:1319.71:1319.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.34:1239.34:1239.34) (1239.34:1239.34:1239.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1219.85:1219.85:1219.85) (1219.85:1219.85:1219.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1233.12:1233.12:1233.12) (1233.12:1233.12:1233.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1233.12:1233.12:1233.12) (1233.12:1233.12:1233.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1219.85:1219.85:1219.85) (1219.85:1219.85:1219.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1186.38:1186.38:1186.38) (1186.38:1186.38:1186.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR")
        (INSTANCE RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge CLK1) Almost_Empty (3696.07:3696.07:3696.07) (3696.07:3696.07:3696.07))
                (IOPATH (posedge CLK2) Almost_Full (3975.76:3975.76:3975.76) (3975.76:3975.76:3975.76))
                (IOPATH (posedge CLK1) POP_FLAG_b0 (5063.02:5063.02:5063.02) (5063.02:5063.02:5063.02))
                (IOPATH (posedge CLK1) POP_FLAG_b1 (4791.75:4791.75:4791.75) (4791.75:4791.75:4791.75))
                (IOPATH (posedge CLK1) POP_FLAG_b2 (4577.41:4577.41:4577.41) (4577.41:4577.41:4577.41))
                (IOPATH (posedge CLK1) POP_FLAG_b3 (4412.83:4412.83:4412.83) (4412.83:4412.83:4412.83))
                (IOPATH (posedge CLK2) PUSH_FLAG_b0 (5242.97:5242.97:5242.97) (5242.97:5242.97:5242.97))
                (IOPATH (posedge CLK2) PUSH_FLAG_b1 (4911.07:4911.07:4911.07) (4911.07:4911.07:4911.07))
                (IOPATH (posedge CLK2) PUSH_FLAG_b2 (4752.95:4752.95:4752.95) (4752.95:4752.95:4752.95))
                (IOPATH (posedge CLK2) PUSH_FLAG_b3 (4358.46:4358.46:4358.46) (4358.46:4358.46:4358.46))
                (IOPATH (posedge CLK1) RD_b0 (5295.54:5295.54:5295.54) (5295.54:5295.54:5295.54))
                (IOPATH (posedge CLK1) RD_b1 (5373.73:5373.73:5373.73) (5373.73:5373.73:5373.73))
                (IOPATH (posedge CLK1) RD_b10 (5076.91:5076.91:5076.91) (5076.91:5076.91:5076.91))
                (IOPATH (posedge CLK1) RD_b11 (5239.29:5239.29:5239.29) (5239.29:5239.29:5239.29))
                (IOPATH (posedge CLK1) RD_b12 (5166.63:5166.63:5166.63) (5166.63:5166.63:5166.63))
                (IOPATH (posedge CLK1) RD_b13 (4865.86:4865.86:4865.86) (4865.86:4865.86:4865.86))
                (IOPATH (posedge CLK1) RD_b14 (4737.18:4737.18:4737.18) (4737.18:4737.18:4737.18))
                (IOPATH (posedge CLK1) RD_b15 (4746.06:4746.06:4746.06) (4746.06:4746.06:4746.06))
                (IOPATH (posedge CLK1) RD_b16 (4924.5:4924.5:4924.5) (4924.5:4924.5:4924.5))
                (IOPATH (posedge CLK1) RD_b17 (4918.65:4918.65:4918.65) (4918.65:4918.65:4918.65))
                (IOPATH (posedge CLK1) RD_b2 (5964.65:5964.65:5964.65) (5964.65:5964.65:5964.65))
                (IOPATH (posedge CLK1) RD_b3 (5804.54:5804.54:5804.54) (5804.54:5804.54:5804.54))
                (IOPATH (posedge CLK1) RD_b4 (5230.75:5230.75:5230.75) (5230.75:5230.75:5230.75))
                (IOPATH (posedge CLK1) RD_b5 (5322.66:5322.66:5322.66) (5322.66:5322.66:5322.66))
                (IOPATH (posedge CLK1) RD_b6 (5085.07:5085.07:5085.07) (5085.07:5085.07:5085.07))
                (IOPATH (posedge CLK1) RD_b7 (4992.69:4992.69:4992.69) (4992.69:4992.69:4992.69))
                (IOPATH (posedge CLK1) RD_b8 (5054.06:5054.06:5054.06) (5054.06:5054.06:5054.06))
                (IOPATH (posedge CLK1) RD_b9 (4706.35:4706.35:4706.35) (4706.35:4706.35:4706.35))
            )
        )
        (TIMINGCHECK
            (SETUP P1 (posedge  CLK1) (4199.01:4199.01:4199.01))
            (SETUP P2 (posedge  CLK2) (3521.91:3521.91:3521.91))
            (SETUP WD_b0 (posedge  CLK2) (-22.332:-22.332:-22.332))
            (SETUP WD_b1 (posedge  CLK2) (-46.364:-46.364:-46.364))
            (SETUP WD_b10 (posedge  CLK2) (418.351:418.351:418.351))
            (SETUP WD_b11 (posedge  CLK2) (371.106:371.106:371.106))
            (SETUP WD_b12 (posedge  CLK2) (480.649:480.649:480.649))
            (SETUP WD_b13 (posedge  CLK2) (318.449:318.449:318.449))
            (SETUP WD_b14 (posedge  CLK2) (437.777:437.777:437.777))
            (SETUP WD_b15 (posedge  CLK2) (284.845:284.845:284.845))
            (SETUP WD_b16 (posedge  CLK2) (311.248:311.248:311.248))
            (SETUP WD_b17 (posedge  CLK2) (342.244:342.244:342.244))
            (SETUP WD_b2 (posedge  CLK2) (-62.424:-62.424:-62.424))
            (SETUP WD_b3 (posedge  CLK2) (-27.198:-27.198:-27.198))
            (SETUP WD_b4 (posedge  CLK2) (14.917:14.917:14.917))
            (SETUP WD_b5 (posedge  CLK2) (-106.146:-106.146:-106.146))
            (SETUP WD_b6 (posedge  CLK2) (-41.678:-41.678:-41.678))
            (SETUP WD_b7 (posedge  CLK2) (19.614:19.614:19.614))
            (SETUP WD_b8 (posedge  CLK2) (-20.769:-20.769:-20.769))
            (SETUP WD_b9 (posedge  CLK2) (543.542:543.542:543.542))
            (HOLD P1 (posedge CLK1) (-489.998:-489.998:-489.998))
            (HOLD P2 (posedge CLK2) (-333.086:-333.086:-333.086))
            (HOLD WD_b0 (posedge CLK2) (419.692:419.692:419.692))
            (HOLD WD_b1 (posedge CLK2) (446.256:446.256:446.256))
            (HOLD WD_b10 (posedge CLK2) (-14.178:-14.178:-14.178))
            (HOLD WD_b11 (posedge CLK2) (32.533:32.533:32.533))
            (HOLD WD_b12 (posedge CLK2) (-77.379:-77.379:-77.379))
            (HOLD WD_b13 (posedge CLK2) (86.83:86.83:86.83))
            (HOLD WD_b14 (posedge CLK2) (-34.798:-34.798:-34.798))
            (HOLD WD_b15 (posedge CLK2) (120.989:120.989:120.989))
            (HOLD WD_b16 (posedge CLK2) (93.894:93.894:93.894))
            (HOLD WD_b17 (posedge CLK2) (62.607:62.607:62.607))
            (HOLD WD_b2 (posedge CLK2) (458.868:458.868:458.868))
            (HOLD WD_b3 (posedge CLK2) (423.94:423.94:423.94))
            (HOLD WD_b4 (posedge CLK2) (382.063:382.063:382.063))
            (HOLD WD_b5 (posedge CLK2) (503.132:503.132:503.132))
            (HOLD WD_b6 (posedge CLK2) (438.815:438.815:438.815))
            (HOLD WD_b7 (posedge CLK2) (376.542:376.542:376.542))
            (HOLD WD_b8 (posedge CLK2) (416.14:416.14:416.14))
            (HOLD WD_b9 (posedge CLK2) (-140.329:-140.329:-140.329))
        )
    )
    (CELL
        (CELLTYPE "RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR")
        (INSTANCE RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge CLK1) Almost_Empty (3622.51:3622.51:3622.51) (3622.51:3622.51:3622.51))
                (IOPATH (posedge CLK2) Almost_Full (3675.02:3675.02:3675.02) (3675.02:3675.02:3675.02))
                (IOPATH (posedge CLK1) POP_FLAG_b0 (6810.87:6810.87:6810.87) (6810.87:6810.87:6810.87))
                (IOPATH (posedge CLK1) POP_FLAG_b1 (5585.22:5585.22:5585.22) (5585.22:5585.22:5585.22))
                (IOPATH (posedge CLK1) POP_FLAG_b2 (5599.72:5599.72:5599.72) (5599.72:5599.72:5599.72))
                (IOPATH (posedge CLK1) POP_FLAG_b3 (5468.11:5468.11:5468.11) (5468.11:5468.11:5468.11))
                (IOPATH (posedge CLK2) PUSH_FLAG_b0 (4704.14:4704.14:4704.14) (4704.14:4704.14:4704.14))
                (IOPATH (posedge CLK2) PUSH_FLAG_b1 (4642.25:4642.25:4642.25) (4642.25:4642.25:4642.25))
                (IOPATH (posedge CLK2) PUSH_FLAG_b2 (4343.86:4343.86:4343.86) (4343.86:4343.86:4343.86))
                (IOPATH (posedge CLK2) PUSH_FLAG_b3 (4186.82:4186.82:4186.82) (4186.82:4186.82:4186.82))
                (IOPATH (posedge CLK1) RD_b0 (5012.46:5012.46:5012.46) (5012.46:5012.46:5012.46))
                (IOPATH (posedge CLK1) RD_b1 (4937.41:4937.41:4937.41) (4937.41:4937.41:4937.41))
                (IOPATH (posedge CLK1) RD_b10 (4003.67:4003.67:4003.67) (4003.67:4003.67:4003.67))
                (IOPATH (posedge CLK1) RD_b11 (4213.4:4213.4:4213.4) (4213.4:4213.4:4213.4))
                (IOPATH (posedge CLK1) RD_b12 (4066.48:4066.48:4066.48) (4066.48:4066.48:4066.48))
                (IOPATH (posedge CLK1) RD_b13 (4385.72:4385.72:4385.72) (4385.72:4385.72:4385.72))
                (IOPATH (posedge CLK1) RD_b14 (4020.02:4020.02:4020.02) (4020.02:4020.02:4020.02))
                (IOPATH (posedge CLK1) RD_b15 (4311.1:4311.1:4311.1) (4311.1:4311.1:4311.1))
                (IOPATH (posedge CLK1) RD_b16 (3920.32:3920.32:3920.32) (3920.32:3920.32:3920.32))
                (IOPATH (posedge CLK1) RD_b17 (4165.17:4165.17:4165.17) (4165.17:4165.17:4165.17))
                (IOPATH (posedge CLK1) RD_b2 (4975.22:4975.22:4975.22) (4975.22:4975.22:4975.22))
                (IOPATH (posedge CLK1) RD_b3 (5069.89:5069.89:5069.89) (5069.89:5069.89:5069.89))
                (IOPATH (posedge CLK1) RD_b4 (5206.01:5206.01:5206.01) (5206.01:5206.01:5206.01))
                (IOPATH (posedge CLK1) RD_b5 (5025.16:5025.16:5025.16) (5025.16:5025.16:5025.16))
                (IOPATH (posedge CLK1) RD_b6 (4899.31:4899.31:4899.31) (4899.31:4899.31:4899.31))
                (IOPATH (posedge CLK1) RD_b7 (4833.75:4833.75:4833.75) (4833.75:4833.75:4833.75))
                (IOPATH (posedge CLK1) RD_b8 (5574.38:5574.38:5574.38) (5574.38:5574.38:5574.38))
                (IOPATH (posedge CLK1) RD_b9 (4243.79:4243.79:4243.79) (4243.79:4243.79:4243.79))
            )
        )
        (TIMINGCHECK
            (SETUP P1 (posedge  CLK1) (4382.68:4382.68:4382.68))
            (SETUP P2 (posedge  CLK2) (3885.3:3885.3:3885.3))
            (SETUP WD_b0 (posedge  CLK2) (227.311:227.311:227.311))
            (SETUP WD_b1 (posedge  CLK2) (719.742:719.742:719.742))
            (SETUP WD_b10 (posedge  CLK2) (895.36:895.36:895.36))
            (SETUP WD_b11 (posedge  CLK2) (893.843:893.843:893.843))
            (SETUP WD_b12 (posedge  CLK2) (675.422:675.422:675.422))
            (SETUP WD_b13 (posedge  CLK2) (870.863:870.863:870.863))
            (SETUP WD_b14 (posedge  CLK2) (795.727:795.727:795.727))
            (SETUP WD_b15 (posedge  CLK2) (831.01:831.01:831.01))
            (SETUP WD_b16 (posedge  CLK2) (814.266:814.266:814.266))
            (SETUP WD_b17 (posedge  CLK2) (1058.39:1058.39:1058.39))
            (SETUP WD_b2 (posedge  CLK2) (437.115:437.115:437.115))
            (SETUP WD_b3 (posedge  CLK2) (636.866:636.866:636.866))
            (SETUP WD_b4 (posedge  CLK2) (492.095:492.095:492.095))
            (SETUP WD_b5 (posedge  CLK2) (337.984:337.984:337.984))
            (SETUP WD_b6 (posedge  CLK2) (506.835:506.835:506.835))
            (SETUP WD_b7 (posedge  CLK2) (610.274:610.274:610.274))
            (SETUP WD_b8 (posedge  CLK2) (547.329:547.329:547.329))
            (SETUP WD_b9 (posedge  CLK2) (1055.77:1055.77:1055.77))
            (HOLD P1 (posedge CLK1) (-861.641:-861.641:-861.641))
            (HOLD P2 (posedge CLK2) (-862.961:-862.961:-862.961))
            (HOLD WD_b0 (posedge CLK2) (177.459:177.459:177.459))
            (HOLD WD_b1 (posedge CLK2) (-315.589:-315.589:-315.589))
            (HOLD WD_b10 (posedge CLK2) (-472.865:-472.865:-472.865))
            (HOLD WD_b11 (posedge CLK2) (-471.966:-471.966:-471.966))
            (HOLD WD_b12 (posedge CLK2) (-253.156:-253.156:-253.156))
            (HOLD WD_b13 (posedge CLK2) (-449.401:-449.401:-449.401))
            (HOLD WD_b14 (posedge CLK2) (-371.941:-371.941:-371.941))
            (HOLD WD_b15 (posedge CLK2) (-407.421:-407.421:-407.421))
            (HOLD WD_b16 (posedge CLK2) (-391.806:-391.806:-391.806))
            (HOLD WD_b17 (posedge CLK2) (-637.004:-637.004:-637.004))
            (HOLD WD_b2 (posedge CLK2) (-32.544:-32.544:-32.544))
            (HOLD WD_b3 (posedge CLK2) (-233.23:-233.23:-233.23))
            (HOLD WD_b4 (posedge CLK2) (-88.103:-88.103:-88.103))
            (HOLD WD_b5 (posedge CLK2) (64.824:64.824:64.824))
            (HOLD WD_b6 (posedge CLK2) (-102.787:-102.787:-102.787))
            (HOLD WD_b7 (posedge CLK2) (-205.356:-205.356:-205.356))
            (HOLD WD_b8 (posedge CLK2) (-141.646:-141.646:-141.646))
            (HOLD WD_b9 (posedge CLK2) (-631.848:-631.848:-631.848))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[1\])
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[2\])
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.GPIO_io\[3\])
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_10)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_11\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_11)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_12\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_12)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_13\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_13)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_14\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_14)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_15\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_15)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_O_LUT2_I1_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_16)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_17\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_17)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_18\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_18)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_19\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_19)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_20\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_20)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_21\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_21)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_22\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_22)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_23\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_23)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_24)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_25\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_25)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_26\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_26)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_27\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_27)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_28\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_28)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_29\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_29)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_30\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_30)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_31\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_31)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_OE_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_10)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_11)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_9_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_12)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_10_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_13)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_14)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_15)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1_O_LUT2_I1_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_16)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_12\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_17)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_13_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_18)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_19)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_14_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_20)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_15\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_21)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_16_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_22)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_WBs_RD_DAT_mux4x0_Q_3_B_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_23)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_BYTE_STB_LUT2_I0_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_24)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_25)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_26)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_27)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_28)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_29)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_10\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_30)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_11\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_31)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_5_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.GPIO_out_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o)
        (DELAY
            (ABSOLUTE
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_14\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i)
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_I0\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0_O_LUT3_I0_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I0_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_I1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I1_O_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_10\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_11\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_11_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_13\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_14\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_16\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_STB_i_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WB_RST_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_10\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_I0_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_S1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I0_O_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_mux4x0_Q_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_24\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_LUT3_I1_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_I1_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q_16\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.GPIO_controller_0\.WBs_ACK_o_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_GPIO_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_QL_Reserved_LUT2_O_I0_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_I0_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3_I0_LUT3_I1_O_LUT2_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I1_LUT3_O_I1_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "GMUX_IC")
        (INSTANCE GMUX_IC_u_gclkbuff_clock)
        (DELAY
            (ABSOLUTE
                (IOPATH IS0 IZ (100:100:100))
            )
        )
    )
    (CELL
        (CELLTYPE "GMUX_IC")
        (INSTANCE GMUX_IC_u_gclkbuff_reset)
        (DELAY
            (ABSOLUTE
                (IOPATH IS0 IZ (100:100:100))
            )
        )
    )
)
