// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2018 NXP
 */

#include <dt-bindings/clock/s32v234-clock.h>
#include <dt-bindings/pinctrl/s32v234-pinctrl.h>

/memreserve/ 0x80000000 0x00010000;

/ {
	compatible = "fsl,s32v234";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		can0 = &can0;
		can1 = &can1;
		serial0 = &uart0;
		serial1 = &uart1;
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x80000000>;
			next-level-cache = <&cluster0_l2_cache>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x80000000>;
			next-level-cache = <&cluster0_l2_cache>;
		};

		cpu2: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x80000000>;
			next-level-cache = <&cluster1_l2_cache>;
		};

		cpu3: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x80000000>;
			next-level-cache = <&cluster1_l2_cache>;
		};

		cluster0_l2_cache: l2-cache0 {
			compatible = "cache";
		};

		cluster1_l2_cache: l2-cache1 {
			compatible = "cache";
		};
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <0>;

		fxosc {
			compatible = "fixed-clock";
			clock-frequency = <40000000>;
		};
		firc {
			compatible = "fixed-clock";
			clock-frequency = <48000000>;
		};
	};

	memory_DDR0@80000000 {
		device_type = "memory";
		reg = <0 0x80000000 0 0x40000000>;
	};
/*
	memory_DDR1@c0000000 {
		device_type = "memory";
		reg = <0 0xc0000000 0 0x40000000>;
	};
*/

	gic: interrupt-controller@7d001000 {
		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0 0x7d001000 0 0x1000>,
		      <0 0x7d002000 0 0x2000>,
		      <0 0x7d004000 0 0x2000>,
		      <0 0x7d006000 0 0x2000>;
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
					 IRQ_TYPE_LEVEL_HIGH)>;
	};

	cci@7d090000 {
		compatible = "arm,cci";
		reg = <0 0x7d090000 0 0x10000>;
		interrupts = <0 101 4>,
			     <0 102 4>,
			     <0 103 4>,
			     <0 104 4>,
			     <0 105 4>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>,
			     <1 11 0xf08>,
			     <1 10 0xf08>;
		/* clock-frequency might be modified by u-boot, depending on the
		 * chip version.
		 */
		clock-frequency = <10000000>;
	};
	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0 163 0x4>,
			     <0 164 0x4>,
			     <0 165 0x4>,
			     <0 166 0x4>;
	};

	pu_dummy: pudummy_reg {
		/* only used in ldo-bypass */
		/* used by the gpu driver */
		compatible = "fsl,s32v234-dummy-pureg";
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		ranges;

		aips0: bus@40000000 {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			interrupt-parent = <&gic>;
			reg = <0x0 0x40000000 0x0 0x7d000>;
			ranges;

			/*
			 * TODO: Update the clocks when the clock framework is
			 * defined.
			 */
			cse3:crypto@40001000 {
				compatible = "fsl,s32v234-cse3";
				reg = <0x0 0x40001000 0x0 0x1000>;
				interrupts = <0 18 4>;
				status = "disabled";
			};

			swt0: swt@4000A000 {
				compatible = "fsl,s32v234-wdt", "fsl,sac58r-wdt";
				reg = <0x0 0x4000A000 0x0 0x1000>;
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "swt";
				status = "disabled";
			};

			gpu: gpu@40020000 {
				compatible = "fsl,s32v234-gpu";
				reg = <0x0 0x40020000 0x0 0x1000>,
				      <0x0 0xC0000000 0x0 0x0>;
				reg-names = "iobase_3d", "phys_baseaddr";
				interrupts = <0 101 0x04>;
				interrupt-names = "irq_3d";
				clocks = <&clks S32V234_CLK_GPU>,
						<&clks S32V234_CLK_GPU_SHD>;
				clock-names = "gpu3d_clk", "gpu3d_shader_clk";
				resets = <&src 0>;
				reset-names = "gpu3d";

				/* ldo-bypass: use pu_dummy
				if VDDSOC share with VDDPU */
				pu-supply = <&pu_dummy>;
			};

			mipicsi0: mipicsi2_0@40030000{
				compatible = "fsl,s32v234-mipicsi2-0";
				reg = <0x0 0x40030000 0x0 0x1000>;
				interrupts = <0 91 1>,
					     <0 93 1>;
				sensor = <0x0>; // nothing connected
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "mipicsi2";

				status = "disabled";
			};

			fec: ethernet@40032000 {
				compatible = "fsl,s32v234-fec";
				reg = <0x0 0x40032000 0x0 0x1000>;
				interrupts = <0 35 4>,
							 <0 36 4>,
							 <0 37 4>,
							 <0 38 4>;
				clocks = <&clks S32V234_CLK_SYS6>,
						 <&clks S32V234_CLK_SYS3>,
						 <&clks S32V234_CLK_ENET_TIME>,
						 <&clks S32V234_CLK_ENET>,
						 <&clks S32V234_CLK_ENET_TIME>;
				clock-names = "ipg", "ahb", "ptp",
							  "enet_clk_ref",
							  "enet_out";
				fsl,num-tx-queues=<3>;
				fsl,num-rx-queues=<3>;
				status = "disabled";
			};

			clks: mc_cgm0@4003C000 {
				compatible = "fsl,s32v234-mc_cgm0";
				reg = <0x0 0x4003C000 0x0 0x1000>;
				#clock-cells = <1>;
			};

			mc_cgm1: mc_cgm1@4003F000 {
				compatible = "fsl,s32v234-mc_cgm1";
				reg = <0x0 0x4003F000 0x0 0x1000>;
			};

			mc_cgm2: mc_cgm2@40042000 {
				compatible = "fsl,s32v234-mc_cgm2";
				reg = <0x0 0x40042000 0x0 0x1000>;
			};

			mc_cgm3: mc_cgm3@40045000 {
				compatible = "fsl,s32v234-mc_cgm3";
				reg = <0x0 0x40045000 0x0 0x1000>;
			};

			mc_me: mc_me@4004A000 {
				compatible = "fsl,s32v234-mc_me",
					     "fsl,s32v-reset";
				reg = <0x0 0x4004A000 0x0 0x1000>;
			};

			i2c0: i2c@40051000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,s32v234-i2c";
				reg = <0x0 0x40051000 0x0 0x1000>;
				interrupts =<0 67 4>;
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "ipg";
				/* TODO: Update the dma when edma ip is activated
				dmas = <&edma0 0 50>,
				<&edma0 0 51>;
				dma-names = "rx","tx";
				*/
				status = "disabled";
			};

			uart0:serial@40053000 {
				compatible = "fsl,s32v234-linflexuart";
				reg = <0x0 0x40053000 0x0 0x1000>;
				interrupts = <GIC_SPI 59 IRQ_TYPE_EDGE_RISING>;
				clocks = <&clks S32V234_CLK_LIN>;
				clock-names = "lin";
				status = "disabled";
			};

			can0: flexcan@40055000 {
				compatible = "fsl,s32v234-flexcan";
				reg = <0x0 0x40055000 0x0 0x4000>;
				interrupts = <0 42 4>;
				clocks = <&clks S32V234_CLK_CAN>,
						<&clks S32V234_CLK_CAN>;
						clock-names = "ipg", "per";
			};

			usdhc0: usdhc@4005D000 {
				compatible = "fsl,s32v234-usdhc", "fsl,sac85r-usdhc";
				reg = <0x0 0x4005D000 0x0 0x1000>;
				interrupts = <0 28 4>;
				clocks = <&clks S32V234_CLK_SDHC>,
					 <&clks S32V234_CLK_SDHC>,
					 <&clks S32V234_CLK_SDHC>;
				clock-names = "ipg", "ahb", "per";
				status = "disabled";
			};

			viulite0: viulite0@40064000 {
				compatible = "fsl,s32v234-viulite0";
				reg = <0x0 0x40064000 0x0 0x1000>;
				interrupts = <0 96 4>;
				status = "disabled";
			};

			siul2: siul@4006C000 {
				compatible = "fsl,s32v234-siul2";
				reg = <0x0 0x4006C000 0x0 0x1794>;
				status = "disabled";
			};

			src: src@4007C000 {
				compatible = "fsl,s32v234-src", "syscon";
				reg = <0x0 0x4007C000 0x0 0x1000>;
				#reset-cells = <1>;
			};

			dcu0: dcu@40028000 {
				compatible = "fsl,s32v234-dcu";
				reg = <0x0 0x40028000 0x0 0x0200>;
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "dcu";
				status = "disabled";
			};
		};

		aips1: bus@40080000 {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			interrupt-parent = <&gic>;
			reg = <0x0 0x40080000 0x0 0x70000>;
			ranges;

			mipicsi1: mipicsi2_1@400A0000{
				compatible = "fsl,s32v234-mipicsi2-1";
				reg = <0x0 0x400A0000 0x0 0x1000>;
				interrupts = <0 92 1>,
					     <0 94 1>;
				sensor = <0x0>;   // nothing connected
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "mipicsi2";

				status = "disabled";
			};

			i2c1: i2c@400b8000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,s32v234-i2c";
				reg = <0x0 0x400b8000 0x0 0x1000>;
				interrupts =<0 68 4>;
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "ipg";
				/* TODO: Update the dma when edma ip is activated
				dmas = <&edma0 0 50>,
				<&edma0 0 51>;
				dma-names = "rx","tx";
				*/
				status = "disabled";
			};

			i2c2: i2c@400ba000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,s32v234-i2c";
				reg = <0x0 0x400ba000 0x0 0x1000>;
				interrupts =<0 69 4>;
				clocks = <&clks S32V234_CLK_SYS6>;
				clock-names = "ipg";
				/* TODO: Update the dma when edma ip is activated
				dmas = <&edma0 0 50>,
				<&edma0 0 51>;
				dma-names = "rx","tx";
				*/
				status = "disabled";
			};

			uart1: serial@400bc000 {
				compatible = "fsl,s32v234-linflexuart";
				reg = <0x0 0x400bc000 0x0 0x1000>;
				interrupts = <0 60 4>;
				clocks = <&clks S32V234_CLK_LIN>;
				clock-names = "lin";
				status = "disabled";
			};

			can1: flexcan@400be000 {
				compatible = "fsl,s32v234-flexcan";
				reg = <0x0 0x400be000 0x0 0x4000>;
				interrupts = <0 44 4>;
				clocks = <&clks S32V234_CLK_CAN>,
					 <&clks S32V234_CLK_CAN>;
				clock-names = "ipg", "per";
			};

			viulite1: viulite1@400D0000 {
				compatible = "fsl,s32v234-viulite1";
				reg = <0x0 0x400D0000 0x0 0x1000>;
				interrupts = <0 100 4>;
				status = "disabled";
			};
		};
	};

	pcie: pcie@0x72000000 {
		compatible = "fsl,s32v234-pcie";
		reg = <0 0x72ffc000 0 0x4000>, <0 0x72f00000 0 0x80000>;
		reg-names = "dbi", "config";
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x81000000 0 0          0 0x72f80000 0 0x00010000 /* downstream I/O */
			  0x82000000 0 0x72000000 0 0x72000000 0 0x00f00000>; /* non-prefetchable memory */
		num-lanes = <1>;
		bus-range = <0x0 0xff>;
		interrupts = <0 105 4>;
		interrupt-names = "msi";
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0x7>;
		interrupt-map = <0 0 0 1 &gic 0 105 4>,
						<0 0 0 2 &gic 0 106 4>,
						<0 0 0 3 &gic 0 107 4>,
						<0 0 0 4 &gic 0 108 4>;
		status = "disabled";
	};

	vseq: vision_sequencer@7C021000 {
		compatible = "fsl,s32v234-vseq";
		reg = <0x0 0x7C021000 0x0 0x1000>,
		<0x0 0x7C022000 0x0 0x1000>;
		interrupts = <0 113 1>,
			     <0 114 1>;
		status = "disabled";
	};

	fdma: fast_dma@7C040000 {
		compatible = "fsl,s32v234-fdma";
		reg = <0x0 0x7C040000 0x0 0x1000>;
		interrupts = <0 83 1>,
			     <0 84 1>;
		status = "disabled";
	};
};
