/* For bitfield_overrides.h -- hand-written AMD registers and register tables */

{class: "branch",
global_defaults: {
	branch_default: {
		c_prefix: "union",
		atomtree: "atui_nullstruct",
		table_start: "bios",
		table_size: "sizeof(*bios)",
		expanded: true,
	},
	leaf_defaults: {
		generic: {
			display: "ATUI_BIN",
			fancy: "ATUI_BITFIELD",
		},
		bitchild: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
		dynpattern: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
	},
}, branches: [

{
	c_type: "DRAMTiming1",
	leaves: [{
		access: "bios->DRAMTiming1",
		name: "DRAMTiming1",
		fancy_data: { fields: [
			{
				access: "tCL",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRAS",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tRCDRD",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tRCDWR",
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming2",
	leaves: [{
		access: "bios->DRAMTiming2",
		name: "DRAMTiming2",
		fancy_data: { fields: [
			{
				access: "tRC_S",
				description: [
					{language: "english", text: "per-bank",},
				],
			}, {
				access: "tRC_L",
				description: [
					{language: "english", text: "all-bank?",},
				],
			}, {
				access: "tRP_S",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRP_L",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming3",
	leaves: [{
		access: "bios->DRAMTiming3",
		name: "DRAMTiming3",
		fancy_data: { fields: [
			{
				access: "tRRD_S",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRRD_L",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
				description: [
					{language: "english", text: "3+5+3, middle 5 has tRRDDLR for 3D stacked memory.",},
				],
			}, {
				access: "tRTP",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming4",
	leaves: [{
		access: "bios->DRAMTiming4",
		name: "DRAMTiming4",
		fancy_data: { fields: [
			{
				access: "tFAW",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "t32AW",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
				description: [
					{language: "english", text: "1, tFAWSLR:6, 1, tFAWDLR:6, 1",},
				],
			},
		],},
	},],
}, {
	c_type: "DRAMTiming5",
	leaves: [{
		access: "bios->DRAMTiming5",
		name: "DRAMTiming5",
		fancy_data: { fields: [
			{
				access: "tWL",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tWTRS",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tWTRL",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming6",
	leaves: [{
		access: "bios->DRAMTiming6",
		name: "DRAMTiming6",
		fancy_data: { fields: [
			{
				access: "tWR",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming7",
	leaves: [{
		access: "bios->DRAMTiming7",
		name: "DRAMTiming7",
		fancy_data: { fields: [
			{
				access: "PPD",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tCRCRL",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tRREFD",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tCRCWL",
			}, {
				access: "tRCPAGE",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming8",
	leaves: [{
		access: "bios->DRAMTiming8",
		name: "DRAMTiming8",
		description: [
			{language: "english", text: "Specifies the minimum number of cycles from the last clock of virtual CAS of the first burst operation to the clock in which CAS is asserted for a following bust operation. A value of 1 means 0 idle clock cycles between two bursts; 2 = 1 idle cycle.",},
		],
		fancy_data: { fields: [
			{
				access: "tRDRD_DD",
				description: [
					{language: "english", text: "Different DIMM",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRDRD_SD",
				description: [
					{language: "english", text: "Same DIMM",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tRDRD_SC",
				description: [
					{language: "english", text: "JEDEC tCCD_S",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tRDRD_SCL",
				description: [
					{language: "english", text: "tCCD_L",},
				],
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			}, {
				access: "tRDRD_BAN",
				description: [
					{language: "english", text: "Preamble2t ?1:0. Ban traffic:1=tCCD=5;2=tCCD=5,6",},
				],
			},
		],},
	},],
}, {
	c_type: "DRAMTiming9_HBM2",
	leaves: [{
		access: "bios->DRAMTiming9",
		name: "DRAMTiming9",
		fancy_data: { fields: [
			{
				access: "tWRWR_DD",
				description: [
					{language: "english", text: "Different DIMM",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_SD",
				description: [
					{language: "english", text: "Same DIMM",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_SC",
				description: [
					{language: "english", text: "JEDEC tCCD_S",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_SCL",
				description: [
					{language: "english", text: "tCCD_L",},
				],
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_BAN",
				description: [
					{language: "english", text: "Preamble2t ?1:0. Ban traffic:1=tCCD=5;2=tCCD=5,6",},
				],
			},
		],},
	},],
}, {
	c_type: "DRAMTiming9",
	leaves: [{
		access: "bios->DRAMTiming9",
		name: "DRAMTiming9",
		fancy_data: { fields: [
			{
				access: "tWRWR_MW",
				description: [
					{language: "english", text: "masked write; GDDR",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_SC",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tWRWR_SCL",
			}, {
				access: "tWRWR_BAN",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming10",
	leaves: [{
		access: "bios->DRAMTiming10",
		name: "DRAMTiming10",
		fancy: "ATUI_BITFIELD",
		description: [
			{language: "english", text: "tWRRD and tRDWR also follows the 'last clock of virtual CAS'. LD = tCL - tCWL ; tWRRD has x-LD and tRDWR has y+LD. LD is about making sure one burst happens after the other. And x and y follow the 'last clock of virtual CAS' and are about making sure the data bus is stable.",},
		],
		fancy_data: { fields: [
			{
				access: "tWRRD",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRDWR",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "RDRspDelay",
			}, {
				access: "tREFTTAdj",
				description: [
					{language: "english", text: "was tREFTT; a typo? tREFTR is a GDDR6 timing",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming12",
	leaves: [{
		access: "bios->DRAMTiming12",
		name: "DRAMTiming12",
		fancy_data: { fields: [
			{
				access: "tREFI",
				description: [
					{language: "english", text: "tREFI is milliseconds; tREF is microseconds",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming13",
	leaves: [{
		access: "bios->DRAMTiming13",
		name: "DRAMTiming13",
		fancy_data: { fields: [
			{
				access: "tMRD",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tMOD",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming14_HBM2",
	leaves: [{
		access: "bios->DRAMTiming14",
		name: "DRAMTiming14",
		fancy_data: { fields: [
			{
				access: "tXS",
				description: [
					{language: "english", text: "exit self refreh to not requiring a locked DLL",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming14",
	leaves: [{
		access: "bios->DRAMTiming14",
		name: "DRAMTiming14",
		fancy_data: { fields: [
			{
				access: "tXS",
				description: [
					{language: "english", text: "exit self refreh to not requiring a locked DLL",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tDLLK",
				description: [
					{language: "english", text: "exit self refresh to requiring a locked DLL",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming15",
	leaves: [{
		access: "bios->DRAMTiming15",
		name: "DRAMTiming15",
		fancy: "ATUI_BITFIELD",
		description: [
			{language: "english", text: "DDR reliability RAS",},
		],
		fancy_data: { fields: [
			{
				access: "AlertCrcDly",
				description: [
					{language: "english", text: "expected alert crc error dely, in memclocks",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "AlertParDly",
				description: [
					{language: "english", text: "Parity error",},
				],
			}, {
				access: "PL",
				description: [
					{language: "english", text: "Cmd/Addr Parity Latency. See DDR4 MR5",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "RankBusyDly",
				description: [
					{language: "english", text: "max of CRC/ECC alert delays",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming16",
	leaves: [{
		access: "bios->DRAMTiming16",
		name: "DRAMTiming16",
		fancy_data: { fields: [
			{
				access: "tXSMRS",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming17_HBM2",
	leaves: [{
		access: "bios->DRAMTiming17",
		name: "DRAMTiming17",
		fancy_data: { fields: [
			{
				access: "tPD",
			}, {
				access: "tCKSRE",
			}, {
				access: "tCKSRX",
			}, {
				access: "PwrDownDly",
				description: [
					{language: "english", text: "last command to PowerDown",},
				],
			}, {
				access: "AggPwrDownDly",
				description: [
					{language: "english", text: "last DRAM activity to precharge, for PD",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming17",
	leaves: [{
		access: "bios->DRAMTiming17",
		name: "DRAMTiming17",
		fancy_data: { fields: [
			{
				access: "tPD",
			}, {
				access: "tCKSRE",
			}, {
				access: "tCKSRX",
			}, {
				access: "PwrDownDly",
				description: [
					{language: "english", text: "last command to PowerDown",},
				],
			}, {
				access: "AggPwrDownDly",
				description: [
					{language: "english", text: "last DRAM activity to precharge, for PD",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming18_HBM2",
	leaves: [{
		access: "bios->DRAMTiming18",
		name: "DRAMTiming18",
		fancy_data: { fields: [
			{
				access: "tRFCSB",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tSTAG",
				description: [
					{language: "english", text: "ref-to-ref different rank",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming20",
	leaves: [{
		access: "bios->DRAMTiming20",
		name: "DRAMTiming20",
		fancy_data: { fields: [
			{
				access: "tRFCSB",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tSTAG",
				description: [
					{language: "english", text: "ref-to-ref different rank",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming21",
	leaves: [{
		access: "bios->DRAMTiming21",
		name: "DRAMTiming21",
		fancy_data: { fields: [
			{
				access: "tXP",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tCPDED",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tCKE",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming22_HBM2",
	leaves: [{
		access: "bios->DRAMTiming22",
		name: "DRAMTiming22",
		fancy_data: { fields: [
			{
				access: "rsvd0_0",
				display: "ATUI_HEX",
				description: [
					{language: "english", text: "makes n=3,3",},
				],
			}, {
				access: "tRDDATA_EN",
				description: [
					{language: "english", text: "tCL-n; GD6 n=1, D4 n=5. READ to dfi_rddata_en",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_WRLAT",
				description: [
					{language: "english", text: "tCWL-n; GD6 n=2, D4 n=5. WRITE to dfi_wrdata_en",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_RDLAT",
				description: [
					{language: "english", text: "dfi_rddata_en to dfi_rddata_vld dely",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_WRDATA",
				description: [
					{language: "english", text: "dfi_wrdata_en to dfi_wrdata delay",},
				],
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			}, {
				access: "tPARIN_LAT",
				description: [
					{language: "english", text: "ctrl signals to parity delay",},
				],
			}, {
				access: "rsvd4",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming22",
	leaves: [{
		access: "bios->DRAMTiming22",
		name: "DRAMTiming22",
		fancy_data: { fields: [
			{
				access: "tRDDATA_EN",
				description: [
					{language: "english", text: "tCL-n; GD6 n=1, D4 n=5. READ to dfi_rddata_en",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_WRLAT",
				description: [
					{language: "english", text: "tCWL-n; GD6 n=2, D4 n=5. WRITE to dfi_wrdata_en",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_RDLAT",
				description: [
					{language: "english", text: "dfi_rddata_en to dfi_rddata_vld dely",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			}, {
				access: "tPHY_WRDATA",
				description: [
					{language: "english", text: "dfi_wrdata_en to dfi_wrdata delay",},
				],
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			}, {
				access: "tPARIN_LAT",
				description: [
					{language: "english", text: "ctrl signals to parity delay",},
				],
			}, {
				access: "rsvd4",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming23",
	leaves: [{
		access: "bios->DRAMTiming23",
		name: "DRAMTiming23",
		fancy_data: { fields: [
			{
				access: "LpDly",
				description: [
					{language: "english", text: "hysteresis before placing PHY into low power",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "LpExitDly",
				description: [
					{language: "english", text: "min memclk before taking a rank out of powerdown",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "CKESTAGDLY",
			}, {
				access: "rsvd3",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming34",
	leaves: [{
		access: "bios->DRAMTiming34",
		name: "DRAMTiming34",
		fancy_data: { fields: [
			{
				access: "tPhyupd_resp",
			}, {
				access: "tRDEDC_EN",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tWREDC_EN",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming35",
	leaves: [{
		access: "bios->DRAMTiming35",
		name: "DRAMTiming35",
		fancy: "ATUI_BITFIELD",
		description: [
			{language: "english", text: "reliability RAS",},
		],
		fancy_data: { fields: [
			{
				access: "ReceiverWait",
				description: [
					{language: "english", text: "Wait time to start recovery sequence",},
				],
			}, {
				access: "CmdStageCnt",
				description: [
					{language: "english", text: "Recov. seq. cmd stagger counter. See CmdStgFrc. CmdStgFrc:1; 1=enable recovery command stagger in recovery phase",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tWRMPR",
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "DRAMTiming36",
	leaves: [{
		access: "bios->DRAMTiming36",
		name: "DRAMTiming36",
		fancy: "ATUI_BITFIELD",
		description: [
			{language: "english", text: "GDDR training",},
		],
		fancy_data: { fields: [
			{
				access: "tWTRTR",
				description: [
					{language: "english", text: "WRITE to WRTR",},
				],
			}, {
				access: "tREFTR",
				description: [
					{language: "english", text: "was named tREFTT. REFab to RDTR/WRTR",},
				],
			}, {
				access: "tTTROW",
				description: [
					{language: "english", text: "??",},
				],
			}, {
				access: "tLDTLD",
				description: [
					{language: "english", text: "JEDEC tLTLTR?",},
				],
			}, {
				access: "tUPDN",
				description: [
					{language: "english", text: "??",},
				],
			}, {
				access: "tREFTR_MSB",
				description: [
					{language: "english", text: "was named tREFTT",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "TRFCTimingCS01",
	leaves: [{
		access: "bios->TRFCTimingCS01",
		name: "TRFCTimingCS01",
		fancy_data: { fields: [
			{
				access: "tRFC",
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "TRFCTimingCS01_DDR4",
	leaves: [{
		access: "bios->TRFCTimingCS01_DDR4",
		name: "TRFCTimingCS01_DDR4",
		fancy_data: { fields: [
			{
				access: "tRFC",
			}, {
				access: "tRFC2",
			}, {
				access: "tRFC4",
			},
		],},
	},],
}, {
	c_type: "ChanPipeDly",
	leaves: [{
		access: "bios->ChanPipeDly",
		name: "ChanPipeDly",
		fancy_data: { fields: [
			{
				access: "TXCtrlChanDly",
				description: [
					{language: "english", text: "# of delay stages on DFI control from UMC to PHY",},
				],
			}, {
				access: "rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "TXDataChanDly",
				description: [
					{language: "english", text: "... on DFI write data from UMC to PHY",},
				],
			}, {
				access: "rsvd1",
				display: "ATUI_HEX",
			}, {
				access: "RXDataChanDly",
				description: [
					{language: "english", text: "... on DFI read data from PHY to UMC",},
				],
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "mc_seq_misc_timing_6_0_o",
	leaves: [{
		access: "bios->mc_seq_misc_timing",
		name: "mc_seq_misc_timing",
		fancy_data: { fields: [
			{
				access: "trp_wra",
				description: [
					{language: "english", text: "autoprecharge?",},
				],
			}, {
				access: "trp_rda",
				description: [
					{language: "english", text: "autoprecharge?",},
				],
			}, {
				access: "trp",
			}, {
				access: "trfc",
			}, {
				access: "rsvd2",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "mc_seq_misc_timing2_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_seq_misc_timing2",
		fancy_data: { fields: [
			{
				access: "pa2rdata",
			}, {
				access: "pa2wdata",
			}, {
				access: "faw",
			}, {
				access: "tredc",
			}, {
				access: "twedc",
			}, {
				access: "t32aw",
			}, {
				access: "_rsvd02",
				display: "ATUI_HEX",
			}, {
				access: "twdatatr",
			},
		],},
	},],
}, {
	c_type: "mc_seq_cmd_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_seq_cmd",
		fancy_data: { fields: [
			{
				access: "adr",
			}, {
				access: "mop",
			}, {
				access: "end",
			}, {
				access: "csb",
			}, {
				access: "_rsvd00",
				display: "ATUI_HEX",
			}, {
				access: "chan0",
			}, {
				access: "chan1",
			}, {
				access: "chan2",
			}, {
				access: "chan3",
			}, {
				access: "adr_msb1",
			}, {
				access: "adr_msb0",
			}, {
				access: "_rsvd02",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "mc_seq_cas_timing_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_seq_cas_timing",
		fancy_data: { fields: [
			{
				access: "tnopw",
			}, {
				access: "tnopr",
			}, {
				access: "tr2w",
			}, {
				access: "tr2r",
			}, {
				access: "tw2r",
			}, {
				access: "tcl",
			}, {
				access: "_rsvd01",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "mc_seq_byte_remap_d0_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_seq_byte_remap_d0",
		fancy_data: { fields: [
			{
				access: "byte0",
			}, {
				access: "byte1",
			}, {
				access: "byte2",
			}, {
				access: "byte3",
			},
		],},
	},],
}, {
	c_type: "mc_arb_ramcfg_7_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_arb_ramcfg",
		fancy_data: { fields: [
			{
				access: "noofbank",
			}, {
				access: "noofranks",
			}, {
				access: "noofrows",
			}, {
				access: "noofcols",
			}, {
				access: "chansize",
			}, {
				access: "burstlength",
			}, {
				access: "rsv_2",
			}, {
				access: "chansize_override",
			}, {
				access: "noofgroups",
			}, {
				access: "rsv_4",
			},
		],},
	},],
}, {
	c_type: "mc_io_aphy_str_cntl_d0_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_io_aphy_str_cntl_d0",
		fancy_data: { fields: [
			{
				access: "pstr_off_a",
			}, {
				access: "nstr_off_a",
			}, {
				access: "pstr_off_d_rd",
			}, {
				access: "nstr_off_d_rd",
			}, {
				access: "use_a_cal",
			}, {
				access: "use_d_rd_cal",
			}, {
				access: "cal_sel",
			}, {
				access: "load_a_str",
			}, {
				access: "load_d_rd_str",
			}, {
				access: "_rsvd01",
				display: "ATUI_HEX",
			},
		],},
	},],
}, {
	c_type: "mc_seq_rxframing_dbi_d1_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_seq_rxframing_dbi_d1",
		fancy_data: { fields: [
			{
				access: "dbi0",
			}, {
				access: "dbi1",
			}, {
				access: "dbi2",
			}, {
				access: "dbi3",
			}, {
				access: "dbi4",
			}, {
				access: "dbi5",
			}, {
				access: "dbi6",
			}, {
				access: "dbi7",
			},
		],},
	},],
}, {
	c_type: "mc_arb_rfsh_rate_6_0_o",
	leaves: [{
		access: "bios->raw_data",
		name: "mc_arb_rfsh_rate",
		fancy_data: { fields: [
			{
				access: "_rsvd0",
				display: "ATUI_HEX",
			}, {
				access: "tRFC",
				description: [
					{language: "english", text: "unsure which is tRFC and tRFCSB",},
				],
			}, {
				access: "tRFCSB",
				description: [
					{language: "english", text: "unsure which is tRFC and tRFCSB",},
				],
			}, {
				access: "_rsvd1",
				display: "ATUI_HEX",
			},
		],},
	},],
},

], }
