Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Mar 27 23:12:25 2025
| Host         : GoodKook-Skull running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file fxp_sqrt_top_wrapper_drc_routed.rpt -pb fxp_sqrt_top_wrapper_drc_routed.pb -rpx fxp_sqrt_top_wrapper_drc_routed.rpx
| Design       : fxp_sqrt_top_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: fxp_sqrt_top_wrapper
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 5
+----------+----------+-----------------------------------------------------+--------+
| Rule     | Severity | Description                                         | Checks |
+----------+----------+-----------------------------------------------------+--------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1      |
| PDRC-136 | Warning  | SLICE_PairEqSame_C6C5_WARN                          | 2      |
| PDRC-138 | Warning  | SLICE_PairEqSame_D6D5_WARN                          | 2      |
+----------+----------+-----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X0Y83 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X3Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X0Y83 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X3Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>


