// Seed: 318517521
module module_0 ();
  tri0 id_1;
  wire id_2;
  assign id_1#(
      .id_2(-1),
      .id_2(1),
      .id_1(1),
      .id_2(1),
      .id_2(-1),
      .id_2(1)
  ) = (-1);
  logic id_3;
  ;
  bit  id_4;
  wire id_5;
  ;
  always @(negedge 1) if (-1 + 1) id_4 = #1 1;
  wire id_6;
  localparam id_7 = 1 - 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri1 id_4
    , id_7,
    output wire id_5
);
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
