// Seed: 1283475749
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri  id_3,
    output wor  id_4,
    input  tri1 id_5,
    output tri0 id_6,
    input  tri  id_7
);
  module_0();
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_11 > id_12;
  wire id_14;
endmodule
