{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 16:18:09 2018 " "Info: Processing started: Thu Dec 20 16:18:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit4_subtracters -c bit4_subtracters " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bit4_subtracters -c bit4_subtracters" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../half_sub/half_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../half_sub/half_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sub-arch " "Info: Found design unit 1: half_sub-arch" {  } { { "../half_sub/half_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/half_sub/half_sub.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Info: Found entity 1: half_sub" {  } { { "../half_sub/half_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/half_sub/half_sub.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../full_sub/full_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../full_sub/full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arc " "Info: Found design unit 1: full_sub-arc" {  } { { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Info: Found entity 1: full_sub" {  } { { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_subtracters.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit4_subtracters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit5_subtracters-arch1 " "Info: Found design unit 1: bit5_subtracters-arch1" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit5_subtracters " "Info: Found entity 1: bit5_subtracters" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit5_subtracters " "Info: Elaborating entity \"bit5_subtracters\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub full_sub:u1 " "Info: Elaborating entity \"full_sub\" for hierarchy \"full_sub:u1\"" {  } { { "bit4_subtracters.vhd" "u1" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_sub full_sub:u1\|half_sub:u1 " "Info: Elaborating entity \"half_sub\" for hierarchy \"full_sub:u1\|half_sub:u1\"" {  } { { "../full_sub/full_sub.vhd" "u1" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bo_in " "Warning (15610): No output dependent on input pin \"bo_in\"" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 16:18:10 2018 " "Info: Processing ended: Thu Dec 20 16:18:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
