{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664526533665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664526533665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:28:53 2022 " "Processing started: Fri Sep 30 16:28:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664526533665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664526533665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_tube -c digital_tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_tube -c digital_tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664526533665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1664526533915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_tube " "Found entity 1: digital_tube" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526533945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526533945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "px.v 1 1 " "Found 1 design units, including 1 entities, in source file px.v" { { "Info" "ISGN_ENTITY_NAME" "1 px " "Found entity 1: px" {  } { { "px.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/px.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526533947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526533947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ym.v 1 1 " "Found 1 design units, including 1 entities, in source file ym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ym " "Found entity 1: ym" {  } { { "ym.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/ym.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526533948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526533948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsq.v 1 1 " "Found 1 design units, including 1 entities, in source file jsq.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSQ " "Found entity 1: JSQ" {  } { { "JSQ.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/JSQ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526533950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526533950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_div/f_div.v 1 1 " "Found 1 design units, including 1 entities, in source file f_div/f_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_div " "Found entity 1: f_div" {  } { { "f_div/f_div.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/f_div/f_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526533951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526533951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_tube " "Elaborating entity \"digital_tube\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664526533969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_div f_div:b2v_inst3 " "Elaborating entity \"f_div\" for hierarchy \"f_div:b2v_inst3\"" {  } { { "digital_tube.v" "b2v_inst3" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664526533979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_div.v(22) " "Verilog HDL assignment warning at f_div.v(22): truncated value with size 32 to match size of target (4)" {  } { { "f_div/f_div.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/f_div/f_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664526533979 "|f_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSQ JSQ:b2v_inst " "Elaborating entity \"JSQ\" for hierarchy \"JSQ:b2v_inst\"" {  } { { "digital_tube.v" "b2v_inst" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664526533980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 JSQ.v(23) " "Verilog HDL assignment warning at JSQ.v(23): truncated value with size 32 to match size of target (4)" {  } { { "JSQ.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/JSQ.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664526533981 "|digital_tube|JSQ:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 JSQ.v(39) " "Verilog HDL assignment warning at JSQ.v(39): truncated value with size 32 to match size of target (4)" {  } { { "JSQ.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/JSQ.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664526533981 "|digital_tube|JSQ:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "px px:b2v_inst1 " "Elaborating entity \"px\" for hierarchy \"px:b2v_inst1\"" {  } { { "digital_tube.v" "b2v_inst1" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664526533981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ym ym:b2v_inst2 " "Elaborating entity \"ym\" for hierarchy \"ym:b2v_inst2\"" {  } { { "digital_tube.v" "b2v_inst2" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664526533982 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1664526534195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] VCC " "Pin \"q\[6\]\" is stuck at VCC" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_out\[0\] GND " "Pin \"d_out\[0\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|d_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_out\[1\] GND " "Pin \"d_out\[1\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|d_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_out\[2\] GND " "Pin \"d_out\[2\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|d_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_out\[3\] GND " "Pin \"d_out\[3\]\" is stuck at GND" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664526534209 "|digital_tube|d_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1664526534209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664526534276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664526534276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664526534293 "|digital_tube|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_sel " "No output dependent on input pin \"clk_sel\"" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664526534293 "|digital_tube|clk_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664526534293 "|digital_tube|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1664526534293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664526534293 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664526534293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664526534293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664526534303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 16:28:54 2022 " "Processing ended: Fri Sep 30 16:28:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664526534303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664526534303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664526534303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664526534303 ""}
