diff --git a/bsp/at32/libraries/rt_drivers/config/f402_405/dma_config.h b/bsp/at32/libraries/rt_drivers/config/f402_405/dma_config.h
index c379be4185..d723b1472d 100644
--- a/bsp/at32/libraries/rt_drivers/config/f402_405/dma_config.h
+++ b/bsp/at32/libraries/rt_drivers/config/f402_405/dma_config.h
@@ -8,6 +8,8 @@
  * 2022-11-09     shelton      first version
  */
 
+/* for best results, use AT32 Work Bench to generate DMA config */
+
 #ifndef __DMA_CONFIG_H__
 #define __DMA_CONFIG_H__
 
@@ -32,6 +34,13 @@ extern "C" {
 #define UART1_RX_DMA_IRQ                DMA1_Channel1_IRQn
 #define UART1_RX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL1
 #define UART1_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART1_RX
+#elif defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_CHANNEL)
+#define UART2_RX_DMA_IRQHandler         DMA1_Channel1_IRQHandler
+#define UART2_RX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
+#define UART2_RX_DMA_CHANNEL            DMA1_CHANNEL1
+#define UART2_RX_DMA_IRQ                DMA1_Channel1_IRQn
+#define UART2_RX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL1
+#define UART2_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART2_RX
 #elif defined(BSP_I2C1_RX_USING_DMA) && !defined(I2C1_RX_DMA_CHANNEL)
 #define I2C1_RX_DMA_IRQHandler          DMA1_Channel1_IRQHandler
 #define I2C1_RX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
@@ -56,6 +65,13 @@ extern "C" {
 #define UART1_TX_DMA_IRQ                DMA1_Channel2_IRQn
 #define UART1_TX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL2
 #define UART1_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART1_TX
+#elif defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_CHANNEL)
+#define UART2_TX_DMA_IRQHandler         DMA1_Channel2_IRQHandler
+#define UART2_TX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
+#define UART2_TX_DMA_CHANNEL            DMA1_CHANNEL2
+#define UART2_TX_DMA_IRQ                DMA1_Channel2_IRQn
+#define UART2_TX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL2
+#define UART2_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART2_TX
 #elif defined(BSP_I2C1_TX_USING_DMA) && !defined(I2C1_TX_DMA_CHANNEL)
 #define I2C1_TX_DMA_IRQHandler          DMA1_Channel2_IRQHandler
 #define I2C1_TX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
@@ -121,13 +137,6 @@ extern "C" {
 #define SPI3_RX_DMA_IRQ                 DMA1_Channel5_IRQn
 #define SPI3_RX_DMA_MUX_CHANNEL         DMA1MUX_CHANNEL5
 #define SPI3_RX_DMA_REQ_ID              DMAMUX_DMAREQ_ID_SPI3_RX
-#elif defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_CHANNEL)
-#define UART3_RX_DMA_IRQHandler         DMA1_Channel5_IRQHandler
-#define UART3_RX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
-#define UART3_RX_DMA_CHANNEL            DMA1_CHANNEL5
-#define UART3_RX_DMA_IRQ                DMA1_Channel5_IRQn
-#define UART3_RX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL5
-#define UART3_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART3_RX
 #elif defined(BSP_I2C3_RX_USING_DMA) && !defined(I2C3_RX_DMA_CHANNEL)
 #define I2C3_RX_DMA_IRQHandler          DMA1_Channel5_IRQHandler
 #define I2C3_RX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
@@ -145,13 +154,6 @@ extern "C" {
 #define SPI3_TX_DMA_IRQ                 DMA1_Channel6_IRQn
 #define SPI3_TX_DMA_MUX_CHANNEL         DMA1MUX_CHANNEL6
 #define SPI3_TX_DMA_REQ_ID              DMAMUX_DMAREQ_ID_SPI3_TX
-#elif defined(BSP_UART3_TX_USING_DMA) && !defined(UART3_TX_DMA_CHANNEL)
-#define UART3_TX_DMA_IRQHandler         DMA1_Channel6_IRQHandler
-#define UART3_TX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
-#define UART3_TX_DMA_CHANNEL            DMA1_CHANNEL6
-#define UART3_TX_DMA_IRQ                DMA1_Channel6_IRQn
-#define UART3_TX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL6
-#define UART3_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART3_TX
 #elif defined(BSP_I2C3_TX_USING_DMA) && !defined(I2C3_TX_DMA_CHANNEL)
 #define I2C3_TX_DMA_IRQHandler          DMA1_Channel6_IRQHandler
 #define I2C3_TX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
@@ -169,6 +171,13 @@ extern "C" {
 #define UART4_RX_DMA_IRQ                DMA1_Channel7_IRQn
 #define UART4_RX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL7
 #define UART4_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART4_RX
+#elif defined(BSP_UART7_RX_USING_DMA) && !defined(UART7_RX_DMA_CHANNEL)
+#define UART7_RX_DMA_IRQHandler         DMA1_Channel7_IRQHandler
+#define UART7_RX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
+#define UART7_RX_DMA_CHANNEL            DMA1_CHANNEL7
+#define UART7_RX_DMA_IRQ                DMA1_Channel7_IRQn
+#define UART7_RX_DMA_MUX_CHANNEL        DMA1MUX_CHANNEL7
+#define UART7_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_UART7_RX
 #endif
 
 /* DMA2 channel1 */
@@ -179,6 +188,13 @@ extern "C" {
 #define UART4_TX_DMA_IRQ                DMA2_Channel1_IRQn
 #define UART4_TX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL1
 #define UART4_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART4_TX
+#elif defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_CHANNEL)
+#define UART3_RX_DMA_IRQHandler         DMA2_Channel1_IRQHandler
+#define UART3_RX_DMA_CLOCK              CRM_DMA2_PERIPH_CLOCK
+#define UART3_RX_DMA_CHANNEL            DMA2_CHANNEL1
+#define UART3_RX_DMA_IRQ                DMA2_Channel1_IRQn
+#define UART3_RX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL1
+#define UART3_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART3_RX
 #endif
 
 /* DMA2 channel2 */
@@ -189,6 +205,13 @@ extern "C" {
 #define UART5_RX_DMA_IRQ                DMA2_Channel2_IRQn
 #define UART5_RX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL2
 #define UART5_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART5_RX
+#elif defined(BSP_UART3_TX_USING_DMA) && !defined(UART3_TX_DMA_CHANNEL)
+#define UART3_TX_DMA_IRQHandler         DMA2_Channel2_IRQHandler
+#define UART3_TX_DMA_CLOCK              CRM_DMA2_PERIPH_CLOCK
+#define UART3_TX_DMA_CHANNEL            DMA2_CHANNEL2
+#define UART3_TX_DMA_IRQ                DMA2_Channel2_IRQn
+#define UART3_TX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL2
+#define UART3_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART3_TX
 #endif
 
 /* DMA2 channel3 */
@@ -221,26 +244,6 @@ extern "C" {
 #define UART6_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_USART6_TX
 #endif
 
-/* DMA2 channel6 */
-#if defined(BSP_UART7_RX_USING_DMA) && !defined(UART7_RX_DMA_CHANNEL)
-#define UART7_RX_DMA_IRQHandler         DMA2_Channel6_IRQHandler
-#define UART7_RX_DMA_CLOCK              CRM_DMA2_PERIPH_CLOCK
-#define UART7_RX_DMA_CHANNEL            DMA2_CHANNEL6
-#define UART7_RX_DMA_IRQ                DMA2_Channel6_IRQn
-#define UART7_RX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL6
-#define UART7_RX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_UART7_RX
-#endif
-
-/* DMA2 channel7 */
-#if defined(BSP_UART7_TX_USING_DMA) && !defined(UART7_TX_DMA_CHANNEL)
-#define UART7_TX_DMA_IRQHandler         DMA2_Channel7_IRQHandler
-#define UART7_TX_DMA_CLOCK              CRM_DMA2_PERIPH_CLOCK
-#define UART7_TX_DMA_CHANNEL            DMA2_CHANNEL7
-#define UART7_TX_DMA_IRQ                DMA2_Channel7_IRQn
-#define UART7_TX_DMA_MUX_CHANNEL        DMA2MUX_CHANNEL7
-#define UART7_TX_DMA_REQ_ID             DMAMUX_DMAREQ_ID_UART7_TX
-#endif
-
 #ifdef __cplusplus
 }
 #endif
