// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        input_V_address1,
        input_V_ce1,
        input_V_q1,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_we0,
        conv_out_V_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state13 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [13:0] input_V_q0;
output  [9:0] input_V_address1;
output   input_V_ce1;
input  [13:0] input_V_q1;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
output   conv_out_V_we0;
output  [13:0] conv_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_V_address0;
reg input_V_ce0;
reg[9:0] input_V_address1;
reg input_V_ce1;
reg[11:0] conv_out_V_address0;
reg conv_out_V_ce0;
reg conv_out_V_we0;
reg[13:0] conv_out_V_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] conv_1_weights_V_address0;
reg    conv_1_weights_V_ce0;
wire  signed [8:0] conv_1_weights_V_q0;
reg   [5:0] conv_1_weights_V_address1;
reg    conv_1_weights_V_ce1;
wire  signed [8:0] conv_1_weights_V_q1;
reg   [5:0] conv_1_weights_V_address2;
reg    conv_1_weights_V_ce2;
wire  signed [8:0] conv_1_weights_V_q2;
reg   [5:0] conv_1_weights_V_address3;
reg    conv_1_weights_V_ce3;
wire  signed [8:0] conv_1_weights_V_q3;
reg   [5:0] conv_1_weights_V_address4;
reg    conv_1_weights_V_ce4;
wire  signed [8:0] conv_1_weights_V_q4;
reg   [5:0] conv_1_weights_V_address5;
reg    conv_1_weights_V_ce5;
wire  signed [8:0] conv_1_weights_V_q5;
reg   [2:0] conv_1_bias_V_address0;
reg    conv_1_bias_V_ce0;
wire   [6:0] conv_1_bias_V_q0;
reg   [10:0] indvar_flatten30_reg_557;
reg   [4:0] r_0_reg_568;
reg   [6:0] indvar_flatten_reg_579;
reg   [4:0] c_0_reg_590;
reg   [2:0] f_0_0_reg_601;
reg  signed [8:0] reg_650;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_3618;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg  signed [8:0] reg_655;
reg  signed [8:0] reg_660;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg  signed [8:0] reg_666;
wire   [4:0] r_fu_671_p2;
reg   [4:0] r_reg_3613;
wire   [0:0] icmp_ln8_fu_689_p2;
reg   [0:0] icmp_ln8_reg_3618_pp0_iter1_reg;
wire   [10:0] add_ln8_fu_695_p2;
reg   [10:0] add_ln8_reg_3622;
wire   [0:0] icmp_ln11_fu_701_p2;
reg   [0:0] icmp_ln11_reg_3627;
wire   [4:0] select_ln32_1_fu_715_p3;
reg   [4:0] select_ln32_1_reg_3633;
wire   [10:0] sub_ln1117_fu_747_p2;
reg   [10:0] sub_ln1117_reg_3639;
wire   [4:0] add_ln23_fu_753_p2;
reg   [4:0] add_ln23_reg_3644;
wire   [4:0] add_ln32_fu_767_p2;
reg   [4:0] add_ln32_reg_3649;
wire   [2:0] select_ln32_6_fu_819_p3;
reg   [2:0] select_ln32_6_reg_3655;
reg   [2:0] select_ln32_6_reg_3655_pp0_iter1_reg;
wire   [4:0] select_ln32_7_fu_827_p3;
reg   [4:0] select_ln32_7_reg_3664;
wire   [10:0] zext_ln32_1_fu_835_p1;
reg   [10:0] zext_ln32_1_reg_3670;
wire   [10:0] zext_ln32_2_fu_864_p1;
reg   [10:0] zext_ln32_2_reg_3681;
wire   [4:0] select_ln32_9_fu_885_p3;
reg   [4:0] select_ln32_9_reg_3692;
wire   [5:0] zext_ln1116_8_fu_899_p1;
reg   [5:0] zext_ln1116_8_reg_3697;
wire   [6:0] add_ln11_fu_964_p2;
reg   [6:0] add_ln11_reg_3738;
wire   [10:0] sub_ln1117_1_fu_1002_p2;
reg   [10:0] sub_ln1117_1_reg_3743;
wire   [9:0] grp_fu_3428_p3;
reg   [9:0] add_ln203_reg_3754;
reg   [9:0] add_ln203_reg_3754_pp0_iter1_reg;
wire   [10:0] zext_ln32_3_fu_1021_p1;
reg   [10:0] zext_ln32_3_reg_3760;
wire  signed [23:0] sext_ln1118_fu_1066_p1;
reg  signed [23:0] sext_ln1118_reg_3786;
wire  signed [23:0] sext_ln1118_2_fu_1074_p1;
reg  signed [23:0] sext_ln1118_2_reg_3792;
reg   [13:0] tmp_14_reg_3798;
reg   [6:0] conv_1_bias_V_load_reg_3803;
wire   [2:0] add_ln14_fu_1122_p2;
reg   [2:0] add_ln14_reg_3808;
reg   [2:0] add_ln14_reg_3808_pp0_iter1_reg;
wire   [4:0] zext_ln1116_19_fu_1133_p1;
reg   [4:0] zext_ln1116_19_reg_3816;
wire   [10:0] add_ln1117_3_fu_1191_p2;
reg   [10:0] add_ln1117_3_reg_3841;
wire   [10:0] add_ln1117_6_fu_1205_p2;
reg   [10:0] add_ln1117_6_reg_3851;
wire   [10:0] add_ln1117_9_fu_1219_p2;
reg   [10:0] add_ln1117_9_reg_3861;
wire  signed [23:0] sext_ln1118_4_fu_1228_p1;
reg  signed [23:0] sext_ln1118_4_reg_3866;
wire  signed [23:0] sext_ln1118_6_fu_1260_p1;
reg  signed [23:0] sext_ln1118_6_reg_3871;
reg   [13:0] tmp_20_reg_3877;
reg  signed [8:0] conv_1_weights_V_loa_26_reg_3882;
reg   [13:0] tmp_33_reg_3917;
reg   [6:0] conv_1_bias_V_load_1_reg_3922;
wire   [2:0] add_ln14_1_fu_1462_p2;
reg   [2:0] add_ln14_1_reg_3927;
reg   [2:0] add_ln14_1_reg_3927_pp0_iter1_reg;
wire   [63:0] zext_ln23_2_fu_1467_p1;
reg   [63:0] zext_ln23_2_reg_3937;
wire  signed [23:0] sext_ln1118_8_fu_1484_p1;
reg  signed [23:0] sext_ln1118_8_reg_3957;
wire  signed [23:0] sext_ln1118_10_fu_1516_p1;
reg  signed [23:0] sext_ln1118_10_reg_3962;
reg   [13:0] tmp_22_reg_3967;
reg   [13:0] tmp_36_reg_3972;
reg  signed [8:0] conv_1_weights_V_loa_8_reg_3977;
wire   [5:0] zext_ln1116_28_fu_1681_p1;
reg   [5:0] zext_ln1116_28_reg_3982;
reg   [6:0] conv_1_bias_V_load_2_reg_4018;
wire  signed [23:0] sext_ln1118_12_fu_1750_p1;
reg  signed [23:0] sext_ln1118_12_reg_4028;
wire  signed [23:0] sext_ln1118_14_fu_1782_p1;
reg  signed [23:0] sext_ln1118_14_reg_4033;
reg   [13:0] tmp_24_reg_4038;
reg   [13:0] tmp_38_reg_4043;
reg   [13:0] tmp_46_reg_4063;
wire   [2:0] add_ln14_2_fu_1988_p2;
reg   [2:0] add_ln14_2_reg_4068;
wire   [6:0] select_ln11_fu_1993_p3;
reg   [6:0] select_ln11_reg_4073;
wire  signed [23:0] sext_ln1118_16_fu_2002_p1;
reg  signed [23:0] sext_ln1118_16_reg_4078;
wire   [13:0] add_ln703_fu_2043_p2;
reg   [13:0] add_ln703_reg_4083;
wire   [0:0] icmp_ln885_fu_2049_p2;
reg   [0:0] icmp_ln885_reg_4090;
wire   [13:0] sub_ln889_fu_2055_p2;
reg   [13:0] sub_ln889_reg_4094;
wire   [13:0] add_ln703_1_fu_2101_p2;
reg   [13:0] add_ln703_1_reg_4099;
reg   [13:0] tmp_50_reg_4108;
wire   [0:0] tmp_25_fu_2262_p3;
reg   [0:0] tmp_25_reg_4113;
reg   [62:0] lshr_ln_reg_4118;
reg   [0:0] tmp_28_reg_4123;
wire   [10:0] trunc_ln893_fu_2501_p1;
reg   [10:0] trunc_ln893_reg_4128;
reg   [51:0] trunc_ln7_reg_4133;
wire   [0:0] icmp_ln885_1_fu_2515_p2;
reg   [0:0] icmp_ln885_1_reg_4138;
wire   [13:0] sub_ln889_1_fu_2520_p2;
reg   [13:0] sub_ln889_1_reg_4142;
wire   [13:0] add_ln703_2_fu_2644_p2;
reg   [13:0] add_ln703_2_reg_4147;
wire   [63:0] bitcast_ln729_fu_2690_p1;
wire   [0:0] icmp_ln924_fu_2695_p2;
reg   [0:0] icmp_ln924_reg_4161;
wire   [0:0] icmp_ln924_2_fu_2701_p2;
reg   [0:0] icmp_ln924_2_reg_4166;
wire   [0:0] tmp_39_fu_2706_p3;
reg   [0:0] tmp_39_reg_4171;
reg   [62:0] lshr_ln912_1_reg_4176;
reg   [0:0] tmp_42_reg_4181;
wire   [10:0] trunc_ln893_1_fu_2945_p1;
reg   [10:0] trunc_ln893_1_reg_4186;
reg   [51:0] trunc_ln924_1_reg_4191;
wire   [0:0] icmp_ln885_2_fu_2959_p2;
reg   [0:0] icmp_ln885_2_reg_4196;
wire   [13:0] sub_ln889_2_fu_2964_p2;
reg   [13:0] sub_ln889_2_reg_4200;
wire   [12:0] sub_ln203_fu_2987_p2;
reg   [12:0] sub_ln203_reg_4205;
wire   [0:0] and_ln924_fu_3011_p2;
wire   [63:0] bitcast_ln729_1_fu_3057_p1;
wire   [0:0] icmp_ln924_3_fu_3062_p2;
reg   [0:0] icmp_ln924_3_reg_4220;
wire   [0:0] icmp_ln924_4_fu_3068_p2;
reg   [0:0] icmp_ln924_4_reg_4225;
wire   [0:0] tmp_53_fu_3073_p3;
reg   [0:0] tmp_53_reg_4230;
reg   [62:0] lshr_ln912_2_reg_4235;
reg   [0:0] tmp_56_reg_4240;
wire   [10:0] trunc_ln893_2_fu_3312_p1;
reg   [10:0] trunc_ln893_2_reg_4245;
reg   [51:0] trunc_ln924_2_reg_4250;
wire   [0:0] and_ln924_1_fu_3343_p2;
reg   [11:0] conv_out_V_addr_2_reg_4259;
wire   [63:0] bitcast_ln729_2_fu_3402_p1;
wire   [0:0] icmp_ln924_5_fu_3407_p2;
reg   [0:0] icmp_ln924_5_reg_4269;
wire   [0:0] icmp_ln924_6_fu_3413_p2;
reg   [0:0] icmp_ln924_6_reg_4274;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [10:0] ap_phi_mux_indvar_flatten30_phi_fu_561_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_572_p4;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_583_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_594_p4;
reg   [2:0] ap_phi_mux_f_0_0_phi_fu_605_p4;
reg   [13:0] ap_phi_mux_storemerge_phi_fu_615_p4;
wire   [13:0] ap_phi_reg_pp0_iter1_storemerge_reg_612;
wire    ap_block_pp0_stage3;
reg   [13:0] ap_phi_mux_storemerge1_phi_fu_626_p4;
wire   [13:0] ap_phi_reg_pp0_iter1_storemerge1_reg_623;
wire    ap_block_pp0_stage4;
reg   [13:0] ap_phi_mux_storemerge2_phi_fu_637_p4;
wire   [13:0] ap_phi_reg_pp0_iter2_storemerge2_reg_634;
wire   [0:0] and_ln924_2_fu_3422_p2;
wire   [63:0] zext_ln1117_10_fu_845_p1;
wire   [63:0] zext_ln1117_12_fu_874_p1;
wire   [63:0] zext_ln23_fu_893_p1;
wire   [63:0] zext_ln1116_11_fu_917_p1;
wire   [63:0] zext_ln1116_12_fu_928_p1;
wire   [63:0] zext_ln1116_13_fu_939_p1;
wire   [63:0] tmp_11_fu_944_p3;
wire   [63:0] zext_ln1116_14_fu_959_p1;
wire   [63:0] zext_ln1117_11_fu_1016_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1117_14_fu_1029_p1;
wire   [63:0] zext_ln1116_15_fu_1039_p1;
wire   [63:0] zext_ln1116_16_fu_1049_p1;
wire   [63:0] tmp_12_fu_1054_p3;
wire   [63:0] zext_ln23_1_fu_1127_p1;
wire   [63:0] zext_ln1116_21_fu_1147_p1;
wire   [63:0] zext_ln1116_22_fu_1158_p1;
wire   [63:0] zext_ln1117_13_fu_1200_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1117_15_fu_1214_p1;
wire   [63:0] zext_ln1116_23_fu_1317_p1;
wire   [63:0] tmp_29_fu_1322_p3;
wire   [63:0] zext_ln1116_24_fu_1336_p1;
wire   [63:0] zext_ln1116_25_fu_1347_p1;
wire   [63:0] zext_ln1116_26_fu_1358_p1;
wire   [63:0] tmp_30_fu_1363_p3;
wire  signed [63:0] sext_ln1117_fu_1472_p1;
wire  signed [63:0] sext_ln1117_1_fu_1476_p1;
wire   [63:0] zext_ln1116_31_fu_1696_p1;
wire   [63:0] zext_ln1116_32_fu_1707_p1;
wire   [63:0] zext_ln1116_33_fu_1718_p1;
wire   [63:0] tmp_43_fu_1723_p3;
wire   [63:0] zext_ln1116_34_fu_1737_p1;
wire   [63:0] zext_ln1117_16_fu_1742_p1;
wire   [63:0] zext_ln1116_35_fu_1913_p1;
wire   [63:0] zext_ln1116_36_fu_1923_p1;
wire   [63:0] tmp_44_fu_1928_p3;
wire   [63:0] zext_ln203_14_fu_3002_p1;
wire   [63:0] zext_ln203_15_fu_3334_p1;
wire   [63:0] zext_ln203_16_fu_3357_p1;
reg   [63:0] grp_fu_645_p0;
wire   [9:0] tmp_fu_723_p3;
wire   [6:0] tmp_16_fu_735_p3;
wire   [10:0] zext_ln1117_fu_731_p1;
wire   [10:0] zext_ln1117_5_fu_743_p1;
wire   [4:0] select_ln32_3_fu_759_p3;
wire   [4:0] c_fu_677_p2;
wire   [4:0] add_ln23_1_fu_683_p2;
wire   [0:0] icmp_ln14_fu_795_p2;
wire   [0:0] xor_ln32_fu_789_p2;
wire   [4:0] select_ln32_fu_707_p3;
wire   [0:0] and_ln32_fu_801_p2;
wire   [0:0] or_ln32_fu_813_p2;
wire   [4:0] add_ln23_3_fu_807_p2;
wire   [10:0] add_ln1117_fu_839_p2;
wire   [4:0] add_ln23_4_fu_850_p2;
wire   [4:0] select_ln32_4_fu_773_p3;
wire   [4:0] select_ln32_8_fu_856_p3;
wire   [10:0] add_ln1117_4_fu_868_p2;
wire   [4:0] add_ln23_5_fu_879_p2;
wire   [4:0] select_ln32_5_fu_781_p3;
wire   [3:0] zext_ln1116_10_fu_907_p1;
wire   [3:0] add_ln1116_fu_911_p2;
wire   [4:0] zext_ln1116_9_fu_903_p1;
wire   [4:0] add_ln1116_4_fu_922_p2;
wire   [4:0] add_ln1116_5_fu_933_p2;
wire   [5:0] add_ln1116_6_fu_953_p2;
wire   [4:0] select_ln32_2_fu_973_p3;
wire   [9:0] tmp_17_fu_978_p3;
wire   [6:0] tmp_18_fu_990_p3;
wire   [10:0] zext_ln1117_6_fu_986_p1;
wire   [10:0] zext_ln1117_7_fu_998_p1;
wire   [10:0] add_ln1117_2_fu_1011_p2;
wire   [10:0] add_ln1117_7_fu_1024_p2;
wire   [5:0] add_ln1116_7_fu_1034_p2;
wire   [5:0] add_ln1116_8_fu_1044_p2;
wire  signed [23:0] mul_ln1118_1_fu_3443_p2;
wire  signed [23:0] mul_ln1118_fu_3436_p2;
wire   [13:0] tmp_13_fu_1081_p4;
wire   [21:0] shl_ln_fu_1090_p3;
wire  signed [27:0] sext_ln1118_3_fu_1078_p1;
wire   [28:0] zext_ln728_fu_1098_p1;
wire   [28:0] zext_ln703_fu_1102_p1;
wire   [28:0] add_ln1192_fu_1106_p2;
wire   [3:0] zext_ln1116_20_fu_1137_p1;
wire   [3:0] add_ln1116_9_fu_1141_p2;
wire   [4:0] add_ln1116_10_fu_1152_p2;
wire   [9:0] tmp_s_fu_1163_p3;
wire   [6:0] tmp_10_fu_1174_p3;
wire   [10:0] zext_ln1117_8_fu_1170_p1;
wire   [10:0] zext_ln1117_9_fu_1181_p1;
wire   [10:0] sub_ln1117_2_fu_1185_p2;
wire   [10:0] add_ln1117_5_fu_1196_p2;
wire   [10:0] add_ln1117_8_fu_1210_p2;
wire  signed [23:0] mul_ln1118_2_fu_3450_p2;
wire   [21:0] shl_ln728_1_fu_1235_p3;
wire  signed [27:0] sext_ln1118_5_fu_1232_p1;
wire   [28:0] zext_ln728_1_fu_1242_p1;
wire   [28:0] zext_ln703_2_fu_1246_p1;
wire  signed [23:0] mul_ln1118_3_fu_3457_p2;
wire   [28:0] add_ln1192_1_fu_1250_p2;
wire   [13:0] tmp_15_fu_1267_p4;
wire   [21:0] shl_ln728_2_fu_1277_p3;
wire  signed [27:0] sext_ln1118_7_fu_1264_p1;
wire   [28:0] zext_ln728_2_fu_1285_p1;
wire   [28:0] zext_ln703_3_fu_1289_p1;
wire   [28:0] add_ln1192_2_fu_1293_p2;
wire   [4:0] add_ln1116_11_fu_1312_p2;
wire   [5:0] zext_ln1116_18_fu_1309_p1;
wire   [5:0] add_ln1116_12_fu_1330_p2;
wire   [5:0] add_ln1116_13_fu_1341_p2;
wire   [5:0] add_ln1116_14_fu_1352_p2;
wire  signed [23:0] mul_ln1118_10_fu_3470_p2;
wire  signed [23:0] mul_ln1118_9_fu_3464_p2;
wire   [13:0] tmp_31_fu_1382_p4;
wire   [21:0] shl_ln728_8_fu_1391_p3;
wire  signed [27:0] sext_ln1118_20_fu_1379_p1;
wire   [28:0] zext_ln728_8_fu_1399_p1;
wire   [28:0] zext_ln703_9_fu_1403_p1;
wire  signed [23:0] mul_ln1118_11_fu_3476_p2;
wire   [28:0] add_ln1192_8_fu_1407_p2;
wire   [13:0] tmp_32_fu_1420_p4;
wire   [21:0] shl_ln728_9_fu_1430_p3;
wire  signed [27:0] sext_ln1118_22_fu_1417_p1;
wire   [28:0] zext_ln728_9_fu_1438_p1;
wire   [28:0] zext_ln703_10_fu_1442_p1;
wire   [28:0] add_ln1192_9_fu_1446_p2;
wire  signed [23:0] mul_ln1118_4_fu_3483_p2;
wire   [21:0] shl_ln728_3_fu_1491_p3;
wire  signed [27:0] sext_ln1118_9_fu_1488_p1;
wire   [28:0] zext_ln728_3_fu_1498_p1;
wire   [28:0] zext_ln703_4_fu_1502_p1;
wire  signed [23:0] mul_ln1118_5_fu_3490_p2;
wire   [28:0] add_ln1192_3_fu_1506_p2;
wire   [13:0] tmp_21_fu_1523_p4;
wire   [21:0] shl_ln728_4_fu_1533_p3;
wire  signed [27:0] sext_ln1118_11_fu_1520_p1;
wire   [28:0] zext_ln728_4_fu_1541_p1;
wire   [28:0] zext_ln703_5_fu_1545_p1;
wire   [28:0] add_ln1192_4_fu_1549_p2;
wire  signed [23:0] mul_ln1118_12_fu_3497_p2;
wire   [21:0] shl_ln728_s_fu_1572_p3;
wire  signed [27:0] sext_ln1118_24_fu_1569_p1;
wire   [28:0] zext_ln728_10_fu_1579_p1;
wire   [28:0] zext_ln703_11_fu_1583_p1;
wire  signed [23:0] mul_ln1118_13_fu_3503_p2;
wire   [28:0] add_ln1192_10_fu_1587_p2;
wire   [13:0] tmp_34_fu_1600_p4;
wire   [21:0] shl_ln728_10_fu_1610_p3;
wire  signed [27:0] sext_ln1118_26_fu_1597_p1;
wire   [28:0] zext_ln728_11_fu_1618_p1;
wire   [28:0] zext_ln703_12_fu_1622_p1;
wire  signed [23:0] mul_ln1118_14_fu_3510_p2;
wire   [28:0] add_ln1192_11_fu_1626_p2;
wire   [13:0] tmp_35_fu_1639_p4;
wire   [21:0] shl_ln728_11_fu_1649_p3;
wire  signed [27:0] sext_ln1118_28_fu_1636_p1;
wire   [28:0] zext_ln728_12_fu_1657_p1;
wire   [28:0] zext_ln703_13_fu_1661_p1;
wire   [28:0] add_ln1192_12_fu_1665_p2;
wire   [3:0] zext_ln1116_30_fu_1687_p1;
wire   [3:0] add_ln1116_15_fu_1690_p2;
wire   [4:0] zext_ln1116_29_fu_1684_p1;
wire   [4:0] add_ln1116_16_fu_1701_p2;
wire   [4:0] add_ln1116_17_fu_1712_p2;
wire   [5:0] add_ln1116_18_fu_1731_p2;
wire  signed [23:0] mul_ln1118_6_fu_3517_p2;
wire   [21:0] shl_ln728_5_fu_1757_p3;
wire  signed [27:0] sext_ln1118_13_fu_1754_p1;
wire   [28:0] zext_ln728_5_fu_1764_p1;
wire   [28:0] zext_ln703_6_fu_1768_p1;
wire  signed [23:0] mul_ln1118_7_fu_3524_p2;
wire   [28:0] add_ln1192_5_fu_1772_p2;
wire   [13:0] tmp_23_fu_1789_p4;
wire   [21:0] shl_ln728_6_fu_1799_p3;
wire  signed [27:0] sext_ln1118_15_fu_1786_p1;
wire   [28:0] zext_ln728_6_fu_1807_p1;
wire   [28:0] zext_ln703_7_fu_1811_p1;
wire   [28:0] add_ln1192_6_fu_1815_p2;
wire  signed [23:0] mul_ln1118_15_fu_3531_p2;
wire   [21:0] shl_ln728_12_fu_1838_p3;
wire  signed [27:0] sext_ln1118_30_fu_1835_p1;
wire   [28:0] zext_ln728_13_fu_1845_p1;
wire   [28:0] zext_ln703_14_fu_1849_p1;
wire  signed [23:0] mul_ln1118_16_fu_3538_p2;
wire   [28:0] add_ln1192_13_fu_1853_p2;
wire   [13:0] tmp_37_fu_1866_p4;
wire   [21:0] shl_ln728_13_fu_1876_p3;
wire  signed [27:0] sext_ln1118_32_fu_1863_p1;
wire   [28:0] zext_ln728_14_fu_1884_p1;
wire   [28:0] zext_ln703_15_fu_1888_p1;
wire   [28:0] add_ln1192_14_fu_1892_p2;
wire   [5:0] add_ln1116_19_fu_1908_p2;
wire   [5:0] add_ln1116_20_fu_1918_p2;
wire  signed [23:0] mul_ln1118_19_fu_3551_p2;
wire  signed [23:0] mul_ln1118_18_fu_3545_p2;
wire   [13:0] tmp_45_fu_1947_p4;
wire   [21:0] shl_ln728_15_fu_1956_p3;
wire  signed [27:0] sext_ln1118_37_fu_1944_p1;
wire   [28:0] zext_ln728_16_fu_1964_p1;
wire   [28:0] zext_ln703_17_fu_1968_p1;
wire   [28:0] add_ln1192_16_fu_1972_p2;
wire  signed [23:0] mul_ln1118_8_fu_3557_p2;
wire   [21:0] shl_ln728_7_fu_2009_p3;
wire  signed [27:0] sext_ln1118_17_fu_2006_p1;
wire   [28:0] zext_ln728_7_fu_2016_p1;
wire   [28:0] zext_ln703_8_fu_2020_p1;
wire   [28:0] add_ln1192_7_fu_2024_p2;
wire  signed [13:0] sext_ln1265_fu_2040_p1;
wire   [13:0] trunc_ln708_8_fu_2030_p4;
wire  signed [23:0] mul_ln1118_17_fu_3564_p2;
wire   [21:0] shl_ln728_14_fu_2067_p3;
wire  signed [27:0] sext_ln1118_34_fu_2064_p1;
wire   [28:0] zext_ln728_15_fu_2074_p1;
wire   [28:0] zext_ln703_16_fu_2078_p1;
wire   [28:0] add_ln1192_15_fu_2082_p2;
wire  signed [13:0] sext_ln1265_1_fu_2098_p1;
wire   [13:0] trunc_ln708_s_fu_2088_p4;
wire  signed [23:0] mul_ln1118_20_fu_3571_p2;
wire   [21:0] shl_ln728_16_fu_2114_p3;
wire  signed [27:0] sext_ln1118_39_fu_2111_p1;
wire   [28:0] zext_ln728_17_fu_2121_p1;
wire   [28:0] zext_ln703_18_fu_2125_p1;
wire  signed [23:0] mul_ln1118_21_fu_3577_p2;
wire   [28:0] add_ln1192_17_fu_2129_p2;
wire   [13:0] tmp_47_fu_2142_p4;
wire   [21:0] shl_ln728_17_fu_2152_p3;
wire  signed [27:0] sext_ln1118_41_fu_2139_p1;
wire   [28:0] zext_ln728_18_fu_2160_p1;
wire   [28:0] zext_ln703_19_fu_2164_p1;
wire  signed [23:0] mul_ln1118_22_fu_3583_p2;
wire   [28:0] add_ln1192_18_fu_2168_p2;
wire   [13:0] tmp_48_fu_2181_p4;
wire   [21:0] shl_ln728_18_fu_2191_p3;
wire  signed [27:0] sext_ln1118_43_fu_2178_p1;
wire   [28:0] zext_ln728_19_fu_2199_p1;
wire   [28:0] zext_ln703_20_fu_2203_p1;
wire  signed [23:0] mul_ln1118_23_fu_3589_p2;
wire   [28:0] add_ln1192_19_fu_2207_p2;
wire   [13:0] tmp_49_fu_2220_p4;
wire   [21:0] shl_ln728_19_fu_2230_p3;
wire  signed [27:0] sext_ln1118_45_fu_2217_p1;
wire   [28:0] zext_ln728_20_fu_2238_p1;
wire   [28:0] zext_ln703_21_fu_2242_p1;
wire   [28:0] add_ln1192_20_fu_2246_p2;
wire   [13:0] select_ln888_fu_2269_p3;
reg   [13:0] p_Result_s_fu_2275_p4;
wire   [31:0] p_Result_s_71_fu_2285_p3;
reg   [31:0] l_fu_2293_p3;
wire   [31:0] sub_ln894_fu_2301_p2;
wire   [31:0] add_ln894_fu_2311_p2;
wire   [30:0] tmp_26_fu_2317_p4;
wire   [3:0] trunc_ln897_fu_2333_p1;
wire   [3:0] sub_ln897_fu_2337_p2;
wire   [13:0] zext_ln897_fu_2343_p1;
wire   [13:0] lshr_ln897_fu_2347_p2;
wire   [13:0] and_ln897_3_fu_2353_p2;
wire   [0:0] icmp_ln897_fu_2327_p2;
wire   [0:0] icmp_ln897_2_fu_2359_p2;
wire   [0:0] tmp_27_fu_2371_p3;
wire   [13:0] trunc_ln894_fu_2307_p1;
wire   [13:0] add_ln899_fu_2385_p2;
wire   [0:0] p_Result_12_fu_2391_p3;
wire   [0:0] xor_ln899_fu_2379_p2;
wire   [0:0] and_ln899_fu_2399_p2;
wire   [0:0] and_ln897_fu_2365_p2;
wire   [0:0] or_ln899_fu_2405_p2;
wire   [31:0] zext_ln908_fu_2423_p1;
wire   [31:0] add_ln908_fu_2433_p2;
wire   [31:0] lshr_ln908_fu_2439_p2;
wire   [31:0] sub_ln908_fu_2449_p2;
wire   [63:0] zext_ln907_fu_2419_p1;
wire   [63:0] zext_ln908_2_fu_2455_p1;
wire   [0:0] icmp_ln908_fu_2427_p2;
wire   [63:0] zext_ln908_4_fu_2445_p1;
wire   [63:0] shl_ln908_fu_2459_p2;
wire   [31:0] or_ln_fu_2411_p3;
wire   [63:0] zext_ln911_fu_2473_p1;
wire   [63:0] select_ln908_fu_2465_p3;
wire   [63:0] add_ln911_fu_2477_p2;
wire  signed [23:0] mul_ln1118_24_fu_3595_p2;
wire   [21:0] shl_ln728_20_fu_2532_p3;
wire  signed [27:0] sext_ln1118_47_fu_2529_p1;
wire   [28:0] zext_ln728_21_fu_2539_p1;
wire   [28:0] zext_ln703_22_fu_2543_p1;
wire  signed [23:0] mul_ln1118_25_fu_3601_p2;
wire   [28:0] add_ln1192_21_fu_2547_p2;
wire   [13:0] tmp_51_fu_2560_p4;
wire   [21:0] shl_ln728_21_fu_2570_p3;
wire  signed [27:0] sext_ln1118_49_fu_2557_p1;
wire   [28:0] zext_ln728_22_fu_2578_p1;
wire   [28:0] zext_ln703_23_fu_2582_p1;
wire  signed [23:0] mul_ln1118_26_fu_3607_p2;
wire   [28:0] add_ln1192_22_fu_2586_p2;
wire   [13:0] tmp_52_fu_2599_p4;
wire   [21:0] shl_ln728_22_fu_2609_p3;
wire  signed [27:0] sext_ln1118_51_fu_2596_p1;
wire   [28:0] zext_ln728_23_fu_2617_p1;
wire   [28:0] zext_ln703_24_fu_2621_p1;
wire   [28:0] add_ln1192_23_fu_2625_p2;
wire  signed [13:0] sext_ln1265_2_fu_2641_p1;
wire   [13:0] trunc_ln708_1_fu_2631_p4;
wire   [10:0] sub_ln915_fu_2660_p2;
wire   [10:0] select_ln915_fu_2653_p3;
wire   [10:0] add_ln915_fu_2665_p2;
wire   [63:0] zext_ln912_fu_2650_p1;
wire   [11:0] tmp_7_fu_2671_p3;
wire   [63:0] p_Result_13_fu_2678_p5;
wire   [13:0] select_ln888_1_fu_2713_p3;
reg   [13:0] p_Result_1_fu_2719_p4;
wire   [31:0] p_Result_62_1_fu_2729_p3;
reg   [31:0] l_1_fu_2737_p3;
wire   [31:0] sub_ln894_1_fu_2745_p2;
wire   [31:0] add_ln894_1_fu_2755_p2;
wire   [30:0] tmp_40_fu_2761_p4;
wire   [3:0] trunc_ln897_1_fu_2777_p1;
wire   [3:0] sub_ln897_1_fu_2781_p2;
wire   [13:0] zext_ln897_1_fu_2787_p1;
wire   [13:0] lshr_ln897_1_fu_2791_p2;
wire   [13:0] and_ln897_4_fu_2797_p2;
wire   [0:0] icmp_ln897_4_fu_2771_p2;
wire   [0:0] icmp_ln897_3_fu_2803_p2;
wire   [0:0] tmp_41_fu_2815_p3;
wire   [13:0] trunc_ln894_1_fu_2751_p1;
wire   [13:0] add_ln899_1_fu_2829_p2;
wire   [0:0] p_Result_57_1_fu_2835_p3;
wire   [0:0] xor_ln899_1_fu_2823_p2;
wire   [0:0] and_ln899_1_fu_2843_p2;
wire   [0:0] and_ln897_1_fu_2809_p2;
wire   [0:0] or_ln899_3_fu_2849_p2;
wire   [31:0] zext_ln908_6_fu_2867_p1;
wire   [31:0] add_ln908_1_fu_2877_p2;
wire   [31:0] lshr_ln908_1_fu_2883_p2;
wire   [31:0] sub_ln908_1_fu_2893_p2;
wire   [63:0] zext_ln907_1_fu_2863_p1;
wire   [63:0] zext_ln908_3_fu_2899_p1;
wire   [0:0] icmp_ln908_1_fu_2871_p2;
wire   [63:0] zext_ln908_7_fu_2889_p1;
wire   [63:0] shl_ln908_1_fu_2903_p2;
wire   [31:0] or_ln899_1_fu_2855_p3;
wire   [63:0] zext_ln911_1_fu_2917_p1;
wire   [63:0] select_ln908_1_fu_2909_p3;
wire   [63:0] add_ln911_1_fu_2921_p2;
wire   [10:0] tmp_19_fu_2976_p3;
wire   [12:0] p_shl_cast_fu_2969_p3;
wire   [12:0] zext_ln203_13_fu_2983_p1;
wire   [12:0] zext_ln1116_fu_2993_p1;
wire   [12:0] add_ln203_7_fu_2996_p2;
wire   [0:0] or_ln924_fu_3007_p2;
wire   [0:0] grp_fu_645_p2;
wire   [10:0] sub_ln915_1_fu_3027_p2;
wire   [10:0] select_ln915_1_fu_3020_p3;
wire   [10:0] add_ln915_1_fu_3032_p2;
wire   [63:0] zext_ln912_1_fu_3017_p1;
wire   [11:0] tmp_9_fu_3038_p3;
wire   [63:0] p_Result_64_1_fu_3045_p5;
wire   [13:0] select_ln888_2_fu_3080_p3;
reg   [13:0] p_Result_2_fu_3086_p4;
wire   [31:0] p_Result_62_2_fu_3096_p3;
reg   [31:0] l_2_fu_3104_p3;
wire   [31:0] sub_ln894_2_fu_3112_p2;
wire   [31:0] add_ln894_2_fu_3122_p2;
wire   [30:0] tmp_54_fu_3128_p4;
wire   [3:0] trunc_ln897_2_fu_3144_p1;
wire   [3:0] sub_ln897_2_fu_3148_p2;
wire   [13:0] zext_ln897_2_fu_3154_p1;
wire   [13:0] lshr_ln897_2_fu_3158_p2;
wire   [13:0] and_ln897_5_fu_3164_p2;
wire   [0:0] icmp_ln897_6_fu_3138_p2;
wire   [0:0] icmp_ln897_5_fu_3170_p2;
wire   [0:0] tmp_55_fu_3182_p3;
wire   [13:0] trunc_ln894_2_fu_3118_p1;
wire   [13:0] add_ln899_2_fu_3196_p2;
wire   [0:0] p_Result_57_2_fu_3202_p3;
wire   [0:0] xor_ln899_2_fu_3190_p2;
wire   [0:0] and_ln899_2_fu_3210_p2;
wire   [0:0] and_ln897_2_fu_3176_p2;
wire   [0:0] or_ln899_4_fu_3216_p2;
wire   [31:0] zext_ln908_8_fu_3234_p1;
wire   [31:0] add_ln908_2_fu_3244_p2;
wire   [31:0] lshr_ln908_2_fu_3250_p2;
wire   [31:0] sub_ln908_2_fu_3260_p2;
wire   [63:0] zext_ln907_2_fu_3230_p1;
wire   [63:0] zext_ln908_5_fu_3266_p1;
wire   [0:0] icmp_ln908_2_fu_3238_p2;
wire   [63:0] zext_ln908_9_fu_3256_p1;
wire   [63:0] shl_ln908_2_fu_3270_p2;
wire   [31:0] or_ln899_2_fu_3222_p3;
wire   [63:0] zext_ln911_2_fu_3284_p1;
wire   [63:0] select_ln908_2_fu_3276_p3;
wire   [63:0] add_ln911_2_fu_3288_p2;
wire   [12:0] zext_ln1116_17_fu_3326_p1;
wire   [12:0] add_ln203_8_fu_3329_p2;
wire   [0:0] or_ln924_1_fu_3339_p2;
wire   [12:0] zext_ln1116_27_fu_3349_p1;
wire   [12:0] add_ln203_9_fu_3352_p2;
wire   [10:0] sub_ln915_2_fu_3372_p2;
wire   [10:0] select_ln915_2_fu_3365_p3;
wire   [10:0] add_ln915_2_fu_3377_p2;
wire   [63:0] zext_ln912_2_fu_3362_p1;
wire   [11:0] tmp_1_fu_3383_p3;
wire   [63:0] p_Result_64_2_fu_3390_p5;
wire   [0:0] or_ln924_2_fu_3418_p2;
wire   [4:0] grp_fu_3428_p0;
wire   [5:0] grp_fu_3428_p1;
wire   [4:0] grp_fu_3428_p2;
wire  signed [13:0] mul_ln1118_2_fu_3450_p1;
wire  signed [13:0] mul_ln1118_9_fu_3464_p1;
wire  signed [13:0] mul_ln1118_10_fu_3470_p1;
wire  signed [13:0] mul_ln1118_11_fu_3476_p1;
wire  signed [13:0] mul_ln1118_4_fu_3483_p1;
wire  signed [13:0] mul_ln1118_5_fu_3490_p1;
wire  signed [13:0] mul_ln1118_12_fu_3497_p1;
wire  signed [13:0] mul_ln1118_13_fu_3503_p1;
wire  signed [13:0] mul_ln1118_14_fu_3510_p1;
wire  signed [13:0] mul_ln1118_6_fu_3517_p1;
wire  signed [13:0] mul_ln1118_7_fu_3524_p1;
wire  signed [13:0] mul_ln1118_15_fu_3531_p1;
wire  signed [13:0] mul_ln1118_16_fu_3538_p1;
wire  signed [13:0] mul_ln1118_18_fu_3545_p1;
wire  signed [13:0] mul_ln1118_19_fu_3551_p1;
wire  signed [13:0] mul_ln1118_8_fu_3557_p1;
wire  signed [13:0] mul_ln1118_17_fu_3564_p1;
wire  signed [13:0] mul_ln1118_20_fu_3571_p1;
wire  signed [13:0] mul_ln1118_21_fu_3577_p1;
wire  signed [13:0] mul_ln1118_22_fu_3583_p1;
wire  signed [13:0] mul_ln1118_23_fu_3589_p1;
wire  signed [13:0] mul_ln1118_24_fu_3595_p1;
wire  signed [13:0] mul_ln1118_25_fu_3601_p1;
wire  signed [13:0] mul_ln1118_26_fu_3607_p1;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_CS_fsm_state13;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_3428_p00;
wire   [9:0] grp_fu_3428_p20;
reg    ap_condition_534;
reg    ap_condition_542;
reg    ap_condition_539;
reg    ap_condition_555;
reg    ap_condition_560;
reg    ap_condition_557;
reg    ap_condition_515;
reg    ap_condition_523;
reg    ap_condition_520;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 9 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_address0),
    .ce0(conv_1_weights_V_ce0),
    .q0(conv_1_weights_V_q0),
    .address1(conv_1_weights_V_address1),
    .ce1(conv_1_weights_V_ce1),
    .q1(conv_1_weights_V_q1),
    .address2(conv_1_weights_V_address2),
    .ce2(conv_1_weights_V_ce2),
    .q2(conv_1_weights_V_q2),
    .address3(conv_1_weights_V_address3),
    .ce3(conv_1_weights_V_ce3),
    .q3(conv_1_weights_V_q3),
    .address4(conv_1_weights_V_address4),
    .ce4(conv_1_weights_V_ce4),
    .q4(conv_1_weights_V_q4),
    .address5(conv_1_weights_V_address5),
    .ce5(conv_1_weights_V_ce5),
    .q5(conv_1_weights_V_q5)
);

conv_1_conv_1_biacud #(
    .DataWidth( 7 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_V_address0),
    .ce0(conv_1_bias_V_ce0),
    .q0(conv_1_bias_V_q0)
);

cnn_dcmp_64ns_64ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cnn_dcmp_64ns_64ndEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_645_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_645_p2)
);

cnn_mac_muladd_5neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_5neOg_U2(
    .din0(grp_fu_3428_p0),
    .din1(grp_fu_3428_p1),
    .din2(grp_fu_3428_p2),
    .dout(grp_fu_3428_p3)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U3(
    .din0(conv_1_weights_V_q0),
    .din1(input_V_q0),
    .dout(mul_ln1118_fu_3436_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U4(
    .din0(conv_1_weights_V_q1),
    .din1(input_V_q1),
    .dout(mul_ln1118_1_fu_3443_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U5(
    .din0(reg_650),
    .din1(mul_ln1118_2_fu_3450_p1),
    .dout(mul_ln1118_2_fu_3450_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U6(
    .din0(reg_655),
    .din1(input_V_q1),
    .dout(mul_ln1118_3_fu_3457_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U7(
    .din0(conv_1_weights_V_q3),
    .din1(mul_ln1118_9_fu_3464_p1),
    .dout(mul_ln1118_9_fu_3464_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U8(
    .din0(conv_1_weights_V_q4),
    .din1(mul_ln1118_10_fu_3470_p1),
    .dout(mul_ln1118_10_fu_3470_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U9(
    .din0(conv_1_weights_V_q5),
    .din1(mul_ln1118_11_fu_3476_p1),
    .dout(mul_ln1118_11_fu_3476_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U10(
    .din0(reg_660),
    .din1(mul_ln1118_4_fu_3483_p1),
    .dout(mul_ln1118_4_fu_3483_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U11(
    .din0(reg_666),
    .din1(mul_ln1118_5_fu_3490_p1),
    .dout(mul_ln1118_5_fu_3490_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U12(
    .din0(conv_1_weights_V_q0),
    .din1(mul_ln1118_12_fu_3497_p1),
    .dout(mul_ln1118_12_fu_3497_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U13(
    .din0(conv_1_weights_V_q1),
    .din1(mul_ln1118_13_fu_3503_p1),
    .dout(mul_ln1118_13_fu_3503_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U14(
    .din0(conv_1_weights_V_q2),
    .din1(mul_ln1118_14_fu_3510_p1),
    .dout(mul_ln1118_14_fu_3510_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U15(
    .din0(reg_650),
    .din1(mul_ln1118_6_fu_3517_p1),
    .dout(mul_ln1118_6_fu_3517_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U16(
    .din0(reg_655),
    .din1(mul_ln1118_7_fu_3524_p1),
    .dout(mul_ln1118_7_fu_3524_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U17(
    .din0(reg_660),
    .din1(mul_ln1118_15_fu_3531_p1),
    .dout(mul_ln1118_15_fu_3531_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U18(
    .din0(reg_666),
    .din1(mul_ln1118_16_fu_3538_p1),
    .dout(mul_ln1118_16_fu_3538_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U19(
    .din0(conv_1_weights_V_q0),
    .din1(mul_ln1118_18_fu_3545_p1),
    .dout(mul_ln1118_18_fu_3545_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U20(
    .din0(conv_1_weights_V_q1),
    .din1(mul_ln1118_19_fu_3551_p1),
    .dout(mul_ln1118_19_fu_3551_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U21(
    .din0(conv_1_weights_V_loa_26_reg_3882),
    .din1(mul_ln1118_8_fu_3557_p1),
    .dout(mul_ln1118_8_fu_3557_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U22(
    .din0(conv_1_weights_V_loa_8_reg_3977),
    .din1(mul_ln1118_17_fu_3564_p1),
    .dout(mul_ln1118_17_fu_3564_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U23(
    .din0(reg_650),
    .din1(mul_ln1118_20_fu_3571_p1),
    .dout(mul_ln1118_20_fu_3571_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U24(
    .din0(reg_655),
    .din1(mul_ln1118_21_fu_3577_p1),
    .dout(mul_ln1118_21_fu_3577_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U25(
    .din0(reg_660),
    .din1(mul_ln1118_22_fu_3583_p1),
    .dout(mul_ln1118_22_fu_3583_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U26(
    .din0(reg_666),
    .din1(mul_ln1118_23_fu_3589_p1),
    .dout(mul_ln1118_23_fu_3589_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U27(
    .din0(reg_650),
    .din1(mul_ln1118_24_fu_3595_p1),
    .dout(mul_ln1118_24_fu_3595_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U28(
    .din0(reg_655),
    .din1(mul_ln1118_25_fu_3601_p1),
    .dout(mul_ln1118_25_fu_3601_p2)
);

cnn_mul_mul_9s_14fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_9s_14fYi_U29(
    .din0(reg_660),
    .din1(mul_ln1118_26_fu_3607_p1),
    .dout(mul_ln1118_26_fu_3607_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        c_0_reg_590 <= select_ln32_7_reg_3664;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_590 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        f_0_0_reg_601 <= add_ln14_2_reg_4068;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_0_reg_601 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        indvar_flatten30_reg_557 <= add_ln8_reg_3622;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten30_reg_557 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        indvar_flatten_reg_579 <= select_ln11_reg_4073;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_579 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        r_0_reg_568 <= select_ln32_1_reg_3633;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_568 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_650 <= conv_1_weights_V_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_650 <= conv_1_weights_V_q2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_655 <= conv_1_weights_V_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_655 <= conv_1_weights_V_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        reg_660 <= conv_1_weights_V_q2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        reg_660 <= conv_1_weights_V_q3;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_660 <= conv_1_weights_V_q4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        reg_666 <= conv_1_weights_V_q4;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0)))) begin
        reg_666 <= conv_1_weights_V_q5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        add_ln1117_3_reg_3841 <= add_ln1117_3_fu_1191_p2;
        add_ln1117_6_reg_3851 <= add_ln1117_6_fu_1205_p2;
        add_ln1117_9_reg_3861 <= add_ln1117_9_fu_1219_p2;
        add_ln14_1_reg_3927 <= add_ln14_1_fu_1462_p2;
        sext_ln1118_4_reg_3866 <= sext_ln1118_4_fu_1228_p1;
        sext_ln1118_6_reg_3871 <= sext_ln1118_6_fu_1260_p1;
        tmp_20_reg_3877 <= {{add_ln1192_2_fu_1293_p2[21:8]}};
        tmp_33_reg_3917 <= {{add_ln1192_9_fu_1446_p2[21:8]}};
        zext_ln23_2_reg_3937[2 : 0] <= zext_ln23_2_fu_1467_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_689_p2 == 1'd0))) begin
        add_ln11_reg_3738 <= add_ln11_fu_964_p2;
        add_ln23_reg_3644 <= add_ln23_fu_753_p2;
        add_ln32_reg_3649 <= add_ln32_fu_767_p2;
        icmp_ln11_reg_3627 <= icmp_ln11_fu_701_p2;
        select_ln32_6_reg_3655 <= select_ln32_6_fu_819_p3;
        select_ln32_9_reg_3692 <= select_ln32_9_fu_885_p3;
        sub_ln1117_reg_3639[10 : 2] <= sub_ln1117_fu_747_p2[10 : 2];
        zext_ln1116_8_reg_3697[2 : 0] <= zext_ln1116_8_fu_899_p1[2 : 0];
        zext_ln32_1_reg_3670[4 : 0] <= zext_ln32_1_fu_835_p1[4 : 0];
        zext_ln32_2_reg_3681[4 : 0] <= zext_ln32_2_fu_864_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln14_1_reg_3927_pp0_iter1_reg <= add_ln14_1_reg_3927;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        add_ln14_2_reg_4068 <= add_ln14_2_fu_1988_p2;
        select_ln11_reg_4073 <= select_ln11_fu_1993_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln14_reg_3808 <= add_ln14_fu_1122_p2;
        sext_ln1118_2_reg_3792 <= sext_ln1118_2_fu_1074_p1;
        sext_ln1118_reg_3786 <= sext_ln1118_fu_1066_p1;
        sub_ln1117_1_reg_3743[10 : 2] <= sub_ln1117_1_fu_1002_p2[10 : 2];
        tmp_14_reg_3798 <= {{add_ln1192_fu_1106_p2[21:8]}};
        zext_ln1116_19_reg_3816[2 : 0] <= zext_ln1116_19_fu_1133_p1[2 : 0];
        zext_ln32_3_reg_3760[4 : 0] <= zext_ln32_3_fu_1021_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln14_reg_3808_pp0_iter1_reg <= add_ln14_reg_3808;
        add_ln203_reg_3754_pp0_iter1_reg <= add_ln203_reg_3754;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln203_reg_3754 <= grp_fu_3428_p3;
        conv_1_bias_V_load_reg_3803 <= conv_1_bias_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        add_ln703_1_reg_4099 <= add_ln703_1_fu_2101_p2;
        add_ln703_reg_4083 <= add_ln703_fu_2043_p2;
        icmp_ln885_reg_4090 <= icmp_ln885_fu_2049_p2;
        sext_ln1118_16_reg_4078 <= sext_ln1118_16_fu_2002_p1;
        tmp_50_reg_4108 <= {{add_ln1192_20_fu_2246_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln703_2_reg_4147 <= add_ln703_2_fu_2644_p2;
        icmp_ln885_1_reg_4138 <= icmp_ln885_1_fu_2515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_3622 <= add_ln8_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        conv_1_bias_V_load_1_reg_3922 <= conv_1_bias_V_q0;
        conv_1_weights_V_loa_26_reg_3882 <= conv_1_weights_V_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        conv_1_bias_V_load_2_reg_4018 <= conv_1_bias_V_q0;
        conv_1_weights_V_loa_8_reg_3977 <= conv_1_weights_V_q5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        conv_out_V_addr_2_reg_4259 <= zext_ln203_16_fu_3357_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        icmp_ln885_2_reg_4196 <= icmp_ln885_2_fu_2959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_3618 <= icmp_ln8_fu_689_p2;
        icmp_ln8_reg_3618_pp0_iter1_reg <= icmp_ln8_reg_3618;
        r_reg_3613 <= r_fu_671_p2;
        select_ln32_6_reg_3655_pp0_iter1_reg <= select_ln32_6_reg_3655;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln885_reg_4090 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        icmp_ln924_2_reg_4166 <= icmp_ln924_2_fu_2701_p2;
        icmp_ln924_reg_4161 <= icmp_ln924_fu_2695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln885_1_reg_4138 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        icmp_ln924_3_reg_4220 <= icmp_ln924_3_fu_3062_p2;
        icmp_ln924_4_reg_4225 <= icmp_ln924_4_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln885_2_reg_4196 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        icmp_ln924_5_reg_4269 <= icmp_ln924_5_fu_3407_p2;
        icmp_ln924_6_reg_4274 <= icmp_ln924_6_fu_3413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln885_1_reg_4138 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        lshr_ln912_1_reg_4176 <= {{add_ln911_1_fu_2921_p2[63:1]}};
        tmp_39_reg_4171 <= add_ln703_1_reg_4099[32'd13];
        tmp_42_reg_4181 <= add_ln911_1_fu_2921_p2[32'd54];
        trunc_ln893_1_reg_4186 <= trunc_ln893_1_fu_2945_p1;
        trunc_ln924_1_reg_4191 <= {{add_ln911_1_fu_2921_p2[52:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln885_2_reg_4196 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        lshr_ln912_2_reg_4235 <= {{add_ln911_2_fu_3288_p2[63:1]}};
        tmp_53_reg_4230 <= add_ln703_2_reg_4147[32'd13];
        tmp_56_reg_4240 <= add_ln911_2_fu_3288_p2[32'd54];
        trunc_ln893_2_reg_4245 <= trunc_ln893_2_fu_3312_p1;
        trunc_ln924_2_reg_4250 <= {{add_ln911_2_fu_3288_p2[52:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln885_reg_4090 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        lshr_ln_reg_4118 <= {{add_ln911_fu_2477_p2[63:1]}};
        tmp_25_reg_4113 <= add_ln703_reg_4083[32'd13];
        tmp_28_reg_4123 <= add_ln911_fu_2477_p2[32'd54];
        trunc_ln7_reg_4133 <= {{add_ln911_fu_2477_p2[52:1]}};
        trunc_ln893_reg_4128 <= trunc_ln893_fu_2501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_689_p2 == 1'd0))) begin
        select_ln32_1_reg_3633 <= select_ln32_1_fu_715_p3;
        select_ln32_7_reg_3664 <= select_ln32_7_fu_827_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        sext_ln1118_10_reg_3962 <= sext_ln1118_10_fu_1516_p1;
        sext_ln1118_8_reg_3957 <= sext_ln1118_8_fu_1484_p1;
        tmp_22_reg_3967 <= {{add_ln1192_4_fu_1549_p2[21:8]}};
        tmp_36_reg_3972 <= {{add_ln1192_12_fu_1665_p2[21:8]}};
        zext_ln1116_28_reg_3982[2 : 0] <= zext_ln1116_28_fu_1681_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618 == 1'd0))) begin
        sext_ln1118_12_reg_4028 <= sext_ln1118_12_fu_1750_p1;
        sext_ln1118_14_reg_4033 <= sext_ln1118_14_fu_1782_p1;
        tmp_24_reg_4038 <= {{add_ln1192_6_fu_1815_p2[21:8]}};
        tmp_38_reg_4043 <= {{add_ln1192_14_fu_1892_p2[21:8]}};
        tmp_46_reg_4063 <= {{add_ln1192_16_fu_1972_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        sub_ln203_reg_4205[12 : 1] <= sub_ln203_fu_2987_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln885_1_fu_2515_p2 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sub_ln889_1_reg_4142 <= sub_ln889_1_fu_2520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln885_2_fu_2959_p2 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0))) begin
        sub_ln889_2_reg_4200 <= sub_ln889_2_fu_2964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln885_fu_2049_p2 == 1'd0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        sub_ln889_reg_4094 <= sub_ln889_fu_2055_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_689_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        ap_phi_mux_c_0_phi_fu_594_p4 = select_ln32_7_reg_3664;
    end else begin
        ap_phi_mux_c_0_phi_fu_594_p4 = c_0_reg_590;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        ap_phi_mux_f_0_0_phi_fu_605_p4 = add_ln14_2_reg_4068;
    end else begin
        ap_phi_mux_f_0_0_phi_fu_605_p4 = f_0_0_reg_601;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        ap_phi_mux_indvar_flatten30_phi_fu_561_p4 = add_ln8_reg_3622;
    end else begin
        ap_phi_mux_indvar_flatten30_phi_fu_561_p4 = indvar_flatten30_reg_557;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_583_p4 = select_ln11_reg_4073;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_583_p4 = indvar_flatten_reg_579;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_3618 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_572_p4 = select_ln32_1_reg_3633;
    end else begin
        ap_phi_mux_r_0_phi_fu_572_p4 = r_0_reg_568;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_539)) begin
        if ((1'b1 == ap_condition_542)) begin
            ap_phi_mux_storemerge1_phi_fu_626_p4 = add_ln703_1_reg_4099;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_mux_storemerge1_phi_fu_626_p4 = 14'd0;
        end else begin
            ap_phi_mux_storemerge1_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_storemerge1_reg_623;
        end
    end else begin
        ap_phi_mux_storemerge1_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_storemerge1_reg_623;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_557)) begin
        if ((1'b1 == ap_condition_560)) begin
            ap_phi_mux_storemerge2_phi_fu_637_p4 = add_ln703_2_reg_4147;
        end else if ((1'b1 == ap_condition_555)) begin
            ap_phi_mux_storemerge2_phi_fu_637_p4 = 14'd0;
        end else begin
            ap_phi_mux_storemerge2_phi_fu_637_p4 = ap_phi_reg_pp0_iter2_storemerge2_reg_634;
        end
    end else begin
        ap_phi_mux_storemerge2_phi_fu_637_p4 = ap_phi_reg_pp0_iter2_storemerge2_reg_634;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((1'b1 == ap_condition_523)) begin
            ap_phi_mux_storemerge_phi_fu_615_p4 = add_ln703_reg_4083;
        end else if ((1'b1 == ap_condition_515)) begin
            ap_phi_mux_storemerge_phi_fu_615_p4 = 14'd0;
        end else begin
            ap_phi_mux_storemerge_phi_fu_615_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_612;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_615_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_612;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_bias_V_address0 = zext_ln23_2_fu_1467_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_bias_V_address0 = zext_ln23_1_fu_1127_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_bias_V_address0 = zext_ln23_fu_893_p1;
        end else begin
            conv_1_bias_V_address0 = 'bx;
        end
    end else begin
        conv_1_bias_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_bias_V_ce0 = 1'b1;
    end else begin
        conv_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_V_address0 = zext_ln1116_35_fu_1913_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address0 = zext_ln23_2_reg_3937;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address0 = zext_ln1116_23_fu_1317_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address0 = zext_ln1116_15_fu_1039_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address0 = zext_ln23_fu_893_p1;
        end else begin
            conv_1_weights_V_address0 = 'bx;
        end
    end else begin
        conv_1_weights_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_V_address1 = zext_ln1116_36_fu_1923_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address1 = zext_ln1116_31_fu_1696_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address1 = tmp_29_fu_1322_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address1 = zext_ln1116_16_fu_1049_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address1 = zext_ln1116_11_fu_917_p1;
        end else begin
            conv_1_weights_V_address1 = 'bx;
        end
    end else begin
        conv_1_weights_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_V_address2 = tmp_44_fu_1928_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address2 = zext_ln1116_32_fu_1707_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address2 = zext_ln1116_24_fu_1336_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address2 = tmp_12_fu_1054_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address2 = zext_ln1116_12_fu_928_p1;
        end else begin
            conv_1_weights_V_address2 = 'bx;
        end
    end else begin
        conv_1_weights_V_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address3 = zext_ln1116_33_fu_1718_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address3 = zext_ln1116_25_fu_1347_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address3 = zext_ln23_1_fu_1127_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address3 = zext_ln1116_13_fu_939_p1;
        end else begin
            conv_1_weights_V_address3 = 'bx;
        end
    end else begin
        conv_1_weights_V_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address4 = tmp_43_fu_1723_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address4 = zext_ln1116_26_fu_1358_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address4 = zext_ln1116_21_fu_1147_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address4 = tmp_11_fu_944_p3;
        end else begin
            conv_1_weights_V_address4 = 'bx;
        end
    end else begin
        conv_1_weights_V_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_V_address5 = zext_ln1116_34_fu_1737_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_V_address5 = tmp_30_fu_1363_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_V_address5 = zext_ln1116_22_fu_1158_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_V_address5 = zext_ln1116_14_fu_959_p1;
        end else begin
            conv_1_weights_V_address5 = 'bx;
        end
    end else begin
        conv_1_weights_V_address5 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce1 = 1'b1;
    end else begin
        conv_1_weights_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce2 = 1'b1;
    end else begin
        conv_1_weights_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce3 = 1'b1;
    end else begin
        conv_1_weights_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce4 = 1'b1;
    end else begin
        conv_1_weights_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_V_ce5 = 1'b1;
    end else begin
        conv_1_weights_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_V_address0 = conv_out_V_addr_2_reg_4259;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_V_address0 = zext_ln203_15_fu_3334_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        conv_out_V_address0 = zext_ln203_14_fu_3002_p1;
    end else begin
        conv_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_V_d0 = ap_phi_mux_storemerge2_phi_fu_637_p4;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_V_d0 = ap_phi_mux_storemerge1_phi_fu_626_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        conv_out_V_d0 = ap_phi_mux_storemerge_phi_fu_615_p4;
    end else begin
        conv_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)))) begin
        conv_out_V_we0 = 1'b1;
    end else begin
        conv_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_645_p0 = bitcast_ln729_2_fu_3402_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_645_p0 = bitcast_ln729_1_fu_3057_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_645_p0 = bitcast_ln729_fu_2690_p1;
        end else begin
            grp_fu_645_p0 = 'bx;
        end
    end else begin
        grp_fu_645_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_V_address0 = zext_ln1117_16_fu_1742_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_V_address0 = sext_ln1117_fu_1472_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_V_address0 = zext_ln1117_13_fu_1200_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_V_address0 = zext_ln1117_14_fu_1029_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_address0 = zext_ln1117_10_fu_845_p1;
        end else begin
            input_V_address0 = 'bx;
        end
    end else begin
        input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_V_address1 = sext_ln1117_1_fu_1476_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_V_address1 = zext_ln1117_15_fu_1214_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_V_address1 = zext_ln1117_11_fu_1016_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_address1 = zext_ln1117_12_fu_874_p1;
        end else begin
            input_V_address1 = 'bx;
        end
    end else begin
        input_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_V_ce1 = 1'b1;
    end else begin
        input_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln8_fu_689_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln8_fu_689_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1116_10_fu_1152_p2 = (zext_ln1116_19_fu_1133_p1 + 5'd12);

assign add_ln1116_11_fu_1312_p2 = ($signed(zext_ln1116_19_reg_3816) + $signed(5'd18));

assign add_ln1116_12_fu_1330_p2 = (zext_ln1116_18_fu_1309_p1 + 6'd30);

assign add_ln1116_13_fu_1341_p2 = ($signed(zext_ln1116_18_fu_1309_p1) + $signed(6'd36));

assign add_ln1116_14_fu_1352_p2 = ($signed(zext_ln1116_18_fu_1309_p1) + $signed(6'd42));

assign add_ln1116_15_fu_1690_p2 = (zext_ln1116_30_fu_1687_p1 + 4'd6);

assign add_ln1116_16_fu_1701_p2 = (zext_ln1116_29_fu_1684_p1 + 5'd12);

assign add_ln1116_17_fu_1712_p2 = ($signed(zext_ln1116_29_fu_1684_p1) + $signed(5'd18));

assign add_ln1116_18_fu_1731_p2 = (zext_ln1116_28_fu_1681_p1 + 6'd30);

assign add_ln1116_19_fu_1908_p2 = ($signed(zext_ln1116_28_reg_3982) + $signed(6'd36));

assign add_ln1116_20_fu_1918_p2 = ($signed(zext_ln1116_28_reg_3982) + $signed(6'd42));

assign add_ln1116_4_fu_922_p2 = (zext_ln1116_9_fu_903_p1 + 5'd12);

assign add_ln1116_5_fu_933_p2 = ($signed(zext_ln1116_9_fu_903_p1) + $signed(5'd18));

assign add_ln1116_6_fu_953_p2 = (zext_ln1116_8_fu_899_p1 + 6'd30);

assign add_ln1116_7_fu_1034_p2 = ($signed(zext_ln1116_8_reg_3697) + $signed(6'd36));

assign add_ln1116_8_fu_1044_p2 = ($signed(zext_ln1116_8_reg_3697) + $signed(6'd42));

assign add_ln1116_9_fu_1141_p2 = (zext_ln1116_20_fu_1137_p1 + 4'd6);

assign add_ln1116_fu_911_p2 = (zext_ln1116_10_fu_907_p1 + 4'd6);

assign add_ln1117_2_fu_1011_p2 = (zext_ln32_1_reg_3670 + sub_ln1117_1_fu_1002_p2);

assign add_ln1117_3_fu_1191_p2 = (zext_ln32_1_reg_3670 + sub_ln1117_2_fu_1185_p2);

assign add_ln1117_4_fu_868_p2 = (zext_ln32_2_fu_864_p1 + sub_ln1117_fu_747_p2);

assign add_ln1117_5_fu_1196_p2 = (zext_ln32_2_reg_3681 + sub_ln1117_1_reg_3743);

assign add_ln1117_6_fu_1205_p2 = (zext_ln32_2_reg_3681 + sub_ln1117_2_fu_1185_p2);

assign add_ln1117_7_fu_1024_p2 = (zext_ln32_3_fu_1021_p1 + sub_ln1117_reg_3639);

assign add_ln1117_8_fu_1210_p2 = (zext_ln32_3_reg_3760 + sub_ln1117_1_reg_3743);

assign add_ln1117_9_fu_1219_p2 = (zext_ln32_3_reg_3760 + sub_ln1117_2_fu_1185_p2);

assign add_ln1117_fu_839_p2 = (zext_ln32_1_fu_835_p1 + sub_ln1117_fu_747_p2);

assign add_ln1192_10_fu_1587_p2 = (zext_ln728_10_fu_1579_p1 + zext_ln703_11_fu_1583_p1);

assign add_ln1192_11_fu_1626_p2 = (zext_ln728_11_fu_1618_p1 + zext_ln703_12_fu_1622_p1);

assign add_ln1192_12_fu_1665_p2 = (zext_ln728_12_fu_1657_p1 + zext_ln703_13_fu_1661_p1);

assign add_ln1192_13_fu_1853_p2 = (zext_ln728_13_fu_1845_p1 + zext_ln703_14_fu_1849_p1);

assign add_ln1192_14_fu_1892_p2 = (zext_ln728_14_fu_1884_p1 + zext_ln703_15_fu_1888_p1);

assign add_ln1192_15_fu_2082_p2 = (zext_ln728_15_fu_2074_p1 + zext_ln703_16_fu_2078_p1);

assign add_ln1192_16_fu_1972_p2 = (zext_ln728_16_fu_1964_p1 + zext_ln703_17_fu_1968_p1);

assign add_ln1192_17_fu_2129_p2 = (zext_ln728_17_fu_2121_p1 + zext_ln703_18_fu_2125_p1);

assign add_ln1192_18_fu_2168_p2 = (zext_ln728_18_fu_2160_p1 + zext_ln703_19_fu_2164_p1);

assign add_ln1192_19_fu_2207_p2 = (zext_ln728_19_fu_2199_p1 + zext_ln703_20_fu_2203_p1);

assign add_ln1192_1_fu_1250_p2 = (zext_ln728_1_fu_1242_p1 + zext_ln703_2_fu_1246_p1);

assign add_ln1192_20_fu_2246_p2 = (zext_ln728_20_fu_2238_p1 + zext_ln703_21_fu_2242_p1);

assign add_ln1192_21_fu_2547_p2 = (zext_ln728_21_fu_2539_p1 + zext_ln703_22_fu_2543_p1);

assign add_ln1192_22_fu_2586_p2 = (zext_ln728_22_fu_2578_p1 + zext_ln703_23_fu_2582_p1);

assign add_ln1192_23_fu_2625_p2 = (zext_ln728_23_fu_2617_p1 + zext_ln703_24_fu_2621_p1);

assign add_ln1192_2_fu_1293_p2 = (zext_ln728_2_fu_1285_p1 + zext_ln703_3_fu_1289_p1);

assign add_ln1192_3_fu_1506_p2 = (zext_ln728_3_fu_1498_p1 + zext_ln703_4_fu_1502_p1);

assign add_ln1192_4_fu_1549_p2 = (zext_ln728_4_fu_1541_p1 + zext_ln703_5_fu_1545_p1);

assign add_ln1192_5_fu_1772_p2 = (zext_ln728_5_fu_1764_p1 + zext_ln703_6_fu_1768_p1);

assign add_ln1192_6_fu_1815_p2 = (zext_ln728_6_fu_1807_p1 + zext_ln703_7_fu_1811_p1);

assign add_ln1192_7_fu_2024_p2 = (zext_ln728_7_fu_2016_p1 + zext_ln703_8_fu_2020_p1);

assign add_ln1192_8_fu_1407_p2 = (zext_ln728_8_fu_1399_p1 + zext_ln703_9_fu_1403_p1);

assign add_ln1192_9_fu_1446_p2 = (zext_ln728_9_fu_1438_p1 + zext_ln703_10_fu_1442_p1);

assign add_ln1192_fu_1106_p2 = (zext_ln728_fu_1098_p1 + zext_ln703_fu_1102_p1);

assign add_ln11_fu_964_p2 = (ap_phi_mux_indvar_flatten_phi_fu_583_p4 + 7'd1);

assign add_ln14_1_fu_1462_p2 = (select_ln32_6_reg_3655 + 3'd2);

assign add_ln14_2_fu_1988_p2 = (select_ln32_6_reg_3655 + 3'd3);

assign add_ln14_fu_1122_p2 = (select_ln32_6_reg_3655 + 3'd1);

assign add_ln203_7_fu_2996_p2 = (zext_ln1116_fu_2993_p1 + sub_ln203_fu_2987_p2);

assign add_ln203_8_fu_3329_p2 = (zext_ln1116_17_fu_3326_p1 + sub_ln203_reg_4205);

assign add_ln203_9_fu_3352_p2 = (zext_ln1116_27_fu_3349_p1 + sub_ln203_reg_4205);

assign add_ln23_1_fu_683_p2 = (ap_phi_mux_c_0_phi_fu_594_p4 + 5'd2);

assign add_ln23_3_fu_807_p2 = (select_ln32_fu_707_p3 + 5'd1);

assign add_ln23_4_fu_850_p2 = (select_ln32_fu_707_p3 + 5'd2);

assign add_ln23_5_fu_879_p2 = (select_ln32_fu_707_p3 + 5'd3);

assign add_ln23_fu_753_p2 = (ap_phi_mux_r_0_phi_fu_572_p4 + 5'd2);

assign add_ln32_fu_767_p2 = (select_ln32_3_fu_759_p3 + ap_phi_mux_r_0_phi_fu_572_p4);

assign add_ln703_1_fu_2101_p2 = ($signed(sext_ln1265_1_fu_2098_p1) + $signed(trunc_ln708_s_fu_2088_p4));

assign add_ln703_2_fu_2644_p2 = ($signed(sext_ln1265_2_fu_2641_p1) + $signed(trunc_ln708_1_fu_2631_p4));

assign add_ln703_fu_2043_p2 = ($signed(sext_ln1265_fu_2040_p1) + $signed(trunc_ln708_8_fu_2030_p4));

assign add_ln894_1_fu_2755_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_1_fu_2745_p2));

assign add_ln894_2_fu_3122_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_2_fu_3112_p2));

assign add_ln894_fu_2311_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_2301_p2));

assign add_ln899_1_fu_2829_p2 = ($signed(14'd16331) + $signed(trunc_ln894_1_fu_2751_p1));

assign add_ln899_2_fu_3196_p2 = ($signed(14'd16331) + $signed(trunc_ln894_2_fu_3118_p1));

assign add_ln899_fu_2385_p2 = ($signed(14'd16331) + $signed(trunc_ln894_fu_2307_p1));

assign add_ln8_fu_695_p2 = (ap_phi_mux_indvar_flatten30_phi_fu_561_p4 + 11'd1);

assign add_ln908_1_fu_2877_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_1_fu_2745_p2));

assign add_ln908_2_fu_3244_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_2_fu_3112_p2));

assign add_ln908_fu_2433_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_fu_2301_p2));

assign add_ln911_1_fu_2921_p2 = (zext_ln911_1_fu_2917_p1 + select_ln908_1_fu_2909_p3);

assign add_ln911_2_fu_3288_p2 = (zext_ln911_2_fu_3284_p1 + select_ln908_2_fu_3276_p3);

assign add_ln911_fu_2477_p2 = (zext_ln911_fu_2473_p1 + select_ln908_fu_2465_p3);

assign add_ln915_1_fu_3032_p2 = (sub_ln915_1_fu_3027_p2 + select_ln915_1_fu_3020_p3);

assign add_ln915_2_fu_3377_p2 = (sub_ln915_2_fu_3372_p2 + select_ln915_2_fu_3365_p3);

assign add_ln915_fu_2665_p2 = (sub_ln915_fu_2660_p2 + select_ln915_fu_2653_p3);

assign and_ln32_fu_801_p2 = (xor_ln32_fu_789_p2 & icmp_ln14_fu_795_p2);

assign and_ln897_1_fu_2809_p2 = (icmp_ln897_4_fu_2771_p2 & icmp_ln897_3_fu_2803_p2);

assign and_ln897_2_fu_3176_p2 = (icmp_ln897_6_fu_3138_p2 & icmp_ln897_5_fu_3170_p2);

assign and_ln897_3_fu_2353_p2 = (select_ln888_fu_2269_p3 & lshr_ln897_fu_2347_p2);

assign and_ln897_4_fu_2797_p2 = (select_ln888_1_fu_2713_p3 & lshr_ln897_1_fu_2791_p2);

assign and_ln897_5_fu_3164_p2 = (select_ln888_2_fu_3080_p3 & lshr_ln897_2_fu_3158_p2);

assign and_ln897_fu_2365_p2 = (icmp_ln897_fu_2327_p2 & icmp_ln897_2_fu_2359_p2);

assign and_ln899_1_fu_2843_p2 = (xor_ln899_1_fu_2823_p2 & p_Result_57_1_fu_2835_p3);

assign and_ln899_2_fu_3210_p2 = (xor_ln899_2_fu_3190_p2 & p_Result_57_2_fu_3202_p3);

assign and_ln899_fu_2399_p2 = (xor_ln899_fu_2379_p2 & p_Result_12_fu_2391_p3);

assign and_ln924_1_fu_3343_p2 = (or_ln924_1_fu_3339_p2 & grp_fu_645_p2);

assign and_ln924_2_fu_3422_p2 = (or_ln924_2_fu_3418_p2 & grp_fu_645_p2);

assign and_ln924_fu_3011_p2 = (or_ln924_fu_3007_p2 & grp_fu_645_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_515 = (((icmp_ln885_reg_4090 == 1'd1) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)) | ((1'd0 == and_ln924_fu_3011_p2) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_520 = ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_523 = ((1'd1 == and_ln924_fu_3011_p2) & (icmp_ln885_reg_4090 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_534 = (((icmp_ln885_1_reg_4138 == 1'd1) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)) | ((1'd0 == and_ln924_1_fu_3343_p2) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_539 = ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_542 = ((1'd1 == and_ln924_1_fu_3343_p2) & (icmp_ln885_1_reg_4138 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_555 = (((icmp_ln885_2_reg_4196 == 1'd1) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)) | ((1'd0 == and_ln924_2_fu_3422_p2) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_557 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_560 = ((1'd1 == and_ln924_2_fu_3422_p2) & (icmp_ln885_2_reg_4196 == 1'd0) & (icmp_ln8_reg_3618_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_storemerge1_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter1_storemerge_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter2_storemerge2_reg_634 = 'bx;

assign bitcast_ln729_1_fu_3057_p1 = p_Result_64_1_fu_3045_p5;

assign bitcast_ln729_2_fu_3402_p1 = p_Result_64_2_fu_3390_p5;

assign bitcast_ln729_fu_2690_p1 = p_Result_13_fu_2678_p5;

assign c_fu_677_p2 = (ap_phi_mux_c_0_phi_fu_594_p4 + 5'd1);

assign grp_fu_3428_p0 = grp_fu_3428_p00;

assign grp_fu_3428_p00 = select_ln32_1_reg_3633;

assign grp_fu_3428_p1 = 10'd26;

assign grp_fu_3428_p2 = grp_fu_3428_p20;

assign grp_fu_3428_p20 = select_ln32_7_reg_3664;

assign icmp_ln11_fu_701_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_583_p4 == 7'd52) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_795_p2 = ((ap_phi_mux_f_0_0_phi_fu_605_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln885_1_fu_2515_p2 = ((add_ln703_1_reg_4099 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_2_fu_2959_p2 = ((add_ln703_2_reg_4147 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_2049_p2 = ((add_ln703_fu_2043_p2 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_2_fu_2359_p2 = ((and_ln897_3_fu_2353_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_3_fu_2803_p2 = ((and_ln897_4_fu_2797_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_4_fu_2771_p2 = (($signed(tmp_40_fu_2761_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_5_fu_3170_p2 = ((and_ln897_5_fu_3164_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_6_fu_3138_p2 = (($signed(tmp_54_fu_3128_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_2327_p2 = (($signed(tmp_26_fu_2317_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_689_p2 = ((ap_phi_mux_indvar_flatten30_phi_fu_561_p4 == 11'd1352) ? 1'b1 : 1'b0);

assign icmp_ln908_1_fu_2871_p2 = (($signed(add_ln894_1_fu_2755_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_2_fu_3238_p2 = (($signed(add_ln894_2_fu_3122_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_2427_p2 = (($signed(add_ln894_fu_2311_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_2_fu_2701_p2 = ((trunc_ln7_reg_4133 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_3_fu_3062_p2 = ((add_ln915_1_fu_3032_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_4_fu_3068_p2 = ((trunc_ln924_1_reg_4191 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_5_fu_3407_p2 = ((add_ln915_2_fu_3377_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_6_fu_3413_p2 = ((trunc_ln924_2_reg_4250 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_2695_p2 = ((add_ln915_fu_2665_p2 != 11'd2047) ? 1'b1 : 1'b0);


always @ (p_Result_62_1_fu_2729_p3) begin
    if (p_Result_62_1_fu_2729_p3[0] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd0;
    end else if (p_Result_62_1_fu_2729_p3[1] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd1;
    end else if (p_Result_62_1_fu_2729_p3[2] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd2;
    end else if (p_Result_62_1_fu_2729_p3[3] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd3;
    end else if (p_Result_62_1_fu_2729_p3[4] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd4;
    end else if (p_Result_62_1_fu_2729_p3[5] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd5;
    end else if (p_Result_62_1_fu_2729_p3[6] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd6;
    end else if (p_Result_62_1_fu_2729_p3[7] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd7;
    end else if (p_Result_62_1_fu_2729_p3[8] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd8;
    end else if (p_Result_62_1_fu_2729_p3[9] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd9;
    end else if (p_Result_62_1_fu_2729_p3[10] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd10;
    end else if (p_Result_62_1_fu_2729_p3[11] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd11;
    end else if (p_Result_62_1_fu_2729_p3[12] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd12;
    end else if (p_Result_62_1_fu_2729_p3[13] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd13;
    end else if (p_Result_62_1_fu_2729_p3[14] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd14;
    end else if (p_Result_62_1_fu_2729_p3[15] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd15;
    end else if (p_Result_62_1_fu_2729_p3[16] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd16;
    end else if (p_Result_62_1_fu_2729_p3[17] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd17;
    end else if (p_Result_62_1_fu_2729_p3[18] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd18;
    end else if (p_Result_62_1_fu_2729_p3[19] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd19;
    end else if (p_Result_62_1_fu_2729_p3[20] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd20;
    end else if (p_Result_62_1_fu_2729_p3[21] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd21;
    end else if (p_Result_62_1_fu_2729_p3[22] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd22;
    end else if (p_Result_62_1_fu_2729_p3[23] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd23;
    end else if (p_Result_62_1_fu_2729_p3[24] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd24;
    end else if (p_Result_62_1_fu_2729_p3[25] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd25;
    end else if (p_Result_62_1_fu_2729_p3[26] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd26;
    end else if (p_Result_62_1_fu_2729_p3[27] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd27;
    end else if (p_Result_62_1_fu_2729_p3[28] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd28;
    end else if (p_Result_62_1_fu_2729_p3[29] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd29;
    end else if (p_Result_62_1_fu_2729_p3[30] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd30;
    end else if (p_Result_62_1_fu_2729_p3[31] == 1'b1) begin
        l_1_fu_2737_p3 = 32'd31;
    end else begin
        l_1_fu_2737_p3 = 32'd32;
    end
end


always @ (p_Result_62_2_fu_3096_p3) begin
    if (p_Result_62_2_fu_3096_p3[0] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd0;
    end else if (p_Result_62_2_fu_3096_p3[1] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd1;
    end else if (p_Result_62_2_fu_3096_p3[2] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd2;
    end else if (p_Result_62_2_fu_3096_p3[3] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd3;
    end else if (p_Result_62_2_fu_3096_p3[4] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd4;
    end else if (p_Result_62_2_fu_3096_p3[5] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd5;
    end else if (p_Result_62_2_fu_3096_p3[6] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd6;
    end else if (p_Result_62_2_fu_3096_p3[7] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd7;
    end else if (p_Result_62_2_fu_3096_p3[8] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd8;
    end else if (p_Result_62_2_fu_3096_p3[9] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd9;
    end else if (p_Result_62_2_fu_3096_p3[10] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd10;
    end else if (p_Result_62_2_fu_3096_p3[11] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd11;
    end else if (p_Result_62_2_fu_3096_p3[12] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd12;
    end else if (p_Result_62_2_fu_3096_p3[13] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd13;
    end else if (p_Result_62_2_fu_3096_p3[14] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd14;
    end else if (p_Result_62_2_fu_3096_p3[15] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd15;
    end else if (p_Result_62_2_fu_3096_p3[16] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd16;
    end else if (p_Result_62_2_fu_3096_p3[17] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd17;
    end else if (p_Result_62_2_fu_3096_p3[18] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd18;
    end else if (p_Result_62_2_fu_3096_p3[19] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd19;
    end else if (p_Result_62_2_fu_3096_p3[20] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd20;
    end else if (p_Result_62_2_fu_3096_p3[21] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd21;
    end else if (p_Result_62_2_fu_3096_p3[22] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd22;
    end else if (p_Result_62_2_fu_3096_p3[23] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd23;
    end else if (p_Result_62_2_fu_3096_p3[24] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd24;
    end else if (p_Result_62_2_fu_3096_p3[25] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd25;
    end else if (p_Result_62_2_fu_3096_p3[26] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd26;
    end else if (p_Result_62_2_fu_3096_p3[27] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd27;
    end else if (p_Result_62_2_fu_3096_p3[28] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd28;
    end else if (p_Result_62_2_fu_3096_p3[29] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd29;
    end else if (p_Result_62_2_fu_3096_p3[30] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd30;
    end else if (p_Result_62_2_fu_3096_p3[31] == 1'b1) begin
        l_2_fu_3104_p3 = 32'd31;
    end else begin
        l_2_fu_3104_p3 = 32'd32;
    end
end


always @ (p_Result_s_71_fu_2285_p3) begin
    if (p_Result_s_71_fu_2285_p3[0] == 1'b1) begin
        l_fu_2293_p3 = 32'd0;
    end else if (p_Result_s_71_fu_2285_p3[1] == 1'b1) begin
        l_fu_2293_p3 = 32'd1;
    end else if (p_Result_s_71_fu_2285_p3[2] == 1'b1) begin
        l_fu_2293_p3 = 32'd2;
    end else if (p_Result_s_71_fu_2285_p3[3] == 1'b1) begin
        l_fu_2293_p3 = 32'd3;
    end else if (p_Result_s_71_fu_2285_p3[4] == 1'b1) begin
        l_fu_2293_p3 = 32'd4;
    end else if (p_Result_s_71_fu_2285_p3[5] == 1'b1) begin
        l_fu_2293_p3 = 32'd5;
    end else if (p_Result_s_71_fu_2285_p3[6] == 1'b1) begin
        l_fu_2293_p3 = 32'd6;
    end else if (p_Result_s_71_fu_2285_p3[7] == 1'b1) begin
        l_fu_2293_p3 = 32'd7;
    end else if (p_Result_s_71_fu_2285_p3[8] == 1'b1) begin
        l_fu_2293_p3 = 32'd8;
    end else if (p_Result_s_71_fu_2285_p3[9] == 1'b1) begin
        l_fu_2293_p3 = 32'd9;
    end else if (p_Result_s_71_fu_2285_p3[10] == 1'b1) begin
        l_fu_2293_p3 = 32'd10;
    end else if (p_Result_s_71_fu_2285_p3[11] == 1'b1) begin
        l_fu_2293_p3 = 32'd11;
    end else if (p_Result_s_71_fu_2285_p3[12] == 1'b1) begin
        l_fu_2293_p3 = 32'd12;
    end else if (p_Result_s_71_fu_2285_p3[13] == 1'b1) begin
        l_fu_2293_p3 = 32'd13;
    end else if (p_Result_s_71_fu_2285_p3[14] == 1'b1) begin
        l_fu_2293_p3 = 32'd14;
    end else if (p_Result_s_71_fu_2285_p3[15] == 1'b1) begin
        l_fu_2293_p3 = 32'd15;
    end else if (p_Result_s_71_fu_2285_p3[16] == 1'b1) begin
        l_fu_2293_p3 = 32'd16;
    end else if (p_Result_s_71_fu_2285_p3[17] == 1'b1) begin
        l_fu_2293_p3 = 32'd17;
    end else if (p_Result_s_71_fu_2285_p3[18] == 1'b1) begin
        l_fu_2293_p3 = 32'd18;
    end else if (p_Result_s_71_fu_2285_p3[19] == 1'b1) begin
        l_fu_2293_p3 = 32'd19;
    end else if (p_Result_s_71_fu_2285_p3[20] == 1'b1) begin
        l_fu_2293_p3 = 32'd20;
    end else if (p_Result_s_71_fu_2285_p3[21] == 1'b1) begin
        l_fu_2293_p3 = 32'd21;
    end else if (p_Result_s_71_fu_2285_p3[22] == 1'b1) begin
        l_fu_2293_p3 = 32'd22;
    end else if (p_Result_s_71_fu_2285_p3[23] == 1'b1) begin
        l_fu_2293_p3 = 32'd23;
    end else if (p_Result_s_71_fu_2285_p3[24] == 1'b1) begin
        l_fu_2293_p3 = 32'd24;
    end else if (p_Result_s_71_fu_2285_p3[25] == 1'b1) begin
        l_fu_2293_p3 = 32'd25;
    end else if (p_Result_s_71_fu_2285_p3[26] == 1'b1) begin
        l_fu_2293_p3 = 32'd26;
    end else if (p_Result_s_71_fu_2285_p3[27] == 1'b1) begin
        l_fu_2293_p3 = 32'd27;
    end else if (p_Result_s_71_fu_2285_p3[28] == 1'b1) begin
        l_fu_2293_p3 = 32'd28;
    end else if (p_Result_s_71_fu_2285_p3[29] == 1'b1) begin
        l_fu_2293_p3 = 32'd29;
    end else if (p_Result_s_71_fu_2285_p3[30] == 1'b1) begin
        l_fu_2293_p3 = 32'd30;
    end else if (p_Result_s_71_fu_2285_p3[31] == 1'b1) begin
        l_fu_2293_p3 = 32'd31;
    end else begin
        l_fu_2293_p3 = 32'd32;
    end
end

assign lshr_ln897_1_fu_2791_p2 = 14'd16383 >> zext_ln897_1_fu_2787_p1;

assign lshr_ln897_2_fu_3158_p2 = 14'd16383 >> zext_ln897_2_fu_3154_p1;

assign lshr_ln897_fu_2347_p2 = 14'd16383 >> zext_ln897_fu_2343_p1;

assign lshr_ln908_1_fu_2883_p2 = zext_ln908_6_fu_2867_p1 >> add_ln908_1_fu_2877_p2;

assign lshr_ln908_2_fu_3250_p2 = zext_ln908_8_fu_3234_p1 >> add_ln908_2_fu_3244_p2;

assign lshr_ln908_fu_2439_p2 = zext_ln908_fu_2423_p1 >> add_ln908_fu_2433_p2;

assign mul_ln1118_10_fu_3470_p1 = sext_ln1118_2_reg_3792;

assign mul_ln1118_11_fu_3476_p1 = sext_ln1118_4_fu_1228_p1;

assign mul_ln1118_12_fu_3497_p1 = sext_ln1118_6_reg_3871;

assign mul_ln1118_13_fu_3503_p1 = sext_ln1118_8_fu_1484_p1;

assign mul_ln1118_14_fu_3510_p1 = sext_ln1118_10_fu_1516_p1;

assign mul_ln1118_15_fu_3531_p1 = sext_ln1118_12_fu_1750_p1;

assign mul_ln1118_16_fu_3538_p1 = sext_ln1118_14_fu_1782_p1;

assign mul_ln1118_17_fu_3564_p1 = sext_ln1118_16_fu_2002_p1;

assign mul_ln1118_18_fu_3545_p1 = sext_ln1118_reg_3786;

assign mul_ln1118_19_fu_3551_p1 = sext_ln1118_2_reg_3792;

assign mul_ln1118_20_fu_3571_p1 = sext_ln1118_4_reg_3866;

assign mul_ln1118_21_fu_3577_p1 = sext_ln1118_6_reg_3871;

assign mul_ln1118_22_fu_3583_p1 = sext_ln1118_8_reg_3957;

assign mul_ln1118_23_fu_3589_p1 = sext_ln1118_10_reg_3962;

assign mul_ln1118_24_fu_3595_p1 = sext_ln1118_12_reg_4028;

assign mul_ln1118_25_fu_3601_p1 = sext_ln1118_14_reg_4033;

assign mul_ln1118_26_fu_3607_p1 = sext_ln1118_16_reg_4078;

assign mul_ln1118_2_fu_3450_p1 = sext_ln1118_4_fu_1228_p1;

assign mul_ln1118_4_fu_3483_p1 = sext_ln1118_8_fu_1484_p1;

assign mul_ln1118_5_fu_3490_p1 = sext_ln1118_10_fu_1516_p1;

assign mul_ln1118_6_fu_3517_p1 = sext_ln1118_12_fu_1750_p1;

assign mul_ln1118_7_fu_3524_p1 = sext_ln1118_14_fu_1782_p1;

assign mul_ln1118_8_fu_3557_p1 = sext_ln1118_16_fu_2002_p1;

assign mul_ln1118_9_fu_3464_p1 = sext_ln1118_reg_3786;

assign or_ln32_fu_813_p2 = (icmp_ln11_fu_701_p2 | and_ln32_fu_801_p2);

assign or_ln899_1_fu_2855_p3 = {{31'd0}, {or_ln899_3_fu_2849_p2}};

assign or_ln899_2_fu_3222_p3 = {{31'd0}, {or_ln899_4_fu_3216_p2}};

assign or_ln899_3_fu_2849_p2 = (and_ln899_1_fu_2843_p2 | and_ln897_1_fu_2809_p2);

assign or_ln899_4_fu_3216_p2 = (and_ln899_2_fu_3210_p2 | and_ln897_2_fu_3176_p2);

assign or_ln899_fu_2405_p2 = (and_ln899_fu_2399_p2 | and_ln897_fu_2365_p2);

assign or_ln924_1_fu_3339_p2 = (icmp_ln924_4_reg_4225 | icmp_ln924_3_reg_4220);

assign or_ln924_2_fu_3418_p2 = (icmp_ln924_6_reg_4274 | icmp_ln924_5_reg_4269);

assign or_ln924_fu_3007_p2 = (icmp_ln924_reg_4161 | icmp_ln924_2_reg_4166);

assign or_ln_fu_2411_p3 = {{31'd0}, {or_ln899_fu_2405_p2}};

assign p_Result_12_fu_2391_p3 = select_ln888_fu_2269_p3[add_ln899_fu_2385_p2];

assign p_Result_13_fu_2678_p5 = {{tmp_7_fu_2671_p3}, {zext_ln912_fu_2650_p1[51:0]}};

integer ap_tvar_int_0;

always @ (select_ln888_1_fu_2713_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_1_fu_2719_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_1_fu_2719_p4[ap_tvar_int_0] = select_ln888_1_fu_2713_p3[13 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (select_ln888_2_fu_3080_p3) begin
    for (ap_tvar_int_1 = 14 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 13 - 0) begin
            p_Result_2_fu_3086_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_2_fu_3086_p4[ap_tvar_int_1] = select_ln888_2_fu_3080_p3[13 - ap_tvar_int_1];
        end
    end
end

assign p_Result_57_1_fu_2835_p3 = select_ln888_1_fu_2713_p3[add_ln899_1_fu_2829_p2];

assign p_Result_57_2_fu_3202_p3 = select_ln888_2_fu_3080_p3[add_ln899_2_fu_3196_p2];

assign p_Result_62_1_fu_2729_p3 = {{18'd262143}, {p_Result_1_fu_2719_p4}};

assign p_Result_62_2_fu_3096_p3 = {{18'd262143}, {p_Result_2_fu_3086_p4}};

assign p_Result_64_1_fu_3045_p5 = {{tmp_9_fu_3038_p3}, {zext_ln912_1_fu_3017_p1[51:0]}};

assign p_Result_64_2_fu_3390_p5 = {{tmp_1_fu_3383_p3}, {zext_ln912_2_fu_3362_p1[51:0]}};

assign p_Result_s_71_fu_2285_p3 = {{18'd262143}, {p_Result_s_fu_2275_p4}};

integer ap_tvar_int_2;

always @ (select_ln888_fu_2269_p3) begin
    for (ap_tvar_int_2 = 14 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 13 - 0) begin
            p_Result_s_fu_2275_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_s_fu_2275_p4[ap_tvar_int_2] = select_ln888_fu_2269_p3[13 - ap_tvar_int_2];
        end
    end
end

assign p_shl_cast_fu_2969_p3 = {{add_ln203_reg_3754_pp0_iter1_reg}, {3'd0}};

assign r_fu_671_p2 = (ap_phi_mux_r_0_phi_fu_572_p4 + 5'd1);

assign select_ln11_fu_1993_p3 = ((icmp_ln11_reg_3627[0:0] === 1'b1) ? 7'd1 : add_ln11_reg_3738);

assign select_ln32_1_fu_715_p3 = ((icmp_ln11_fu_701_p2[0:0] === 1'b1) ? r_fu_671_p2 : ap_phi_mux_r_0_phi_fu_572_p4);

assign select_ln32_2_fu_973_p3 = ((icmp_ln11_reg_3627[0:0] === 1'b1) ? add_ln23_reg_3644 : r_reg_3613);

assign select_ln32_3_fu_759_p3 = ((icmp_ln11_fu_701_p2[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln32_4_fu_773_p3 = ((icmp_ln11_fu_701_p2[0:0] === 1'b1) ? 5'd1 : c_fu_677_p2);

assign select_ln32_5_fu_781_p3 = ((icmp_ln11_fu_701_p2[0:0] === 1'b1) ? 5'd2 : add_ln23_1_fu_683_p2);

assign select_ln32_6_fu_819_p3 = ((or_ln32_fu_813_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_f_0_0_phi_fu_605_p4);

assign select_ln32_7_fu_827_p3 = ((and_ln32_fu_801_p2[0:0] === 1'b1) ? add_ln23_3_fu_807_p2 : select_ln32_fu_707_p3);

assign select_ln32_8_fu_856_p3 = ((and_ln32_fu_801_p2[0:0] === 1'b1) ? add_ln23_4_fu_850_p2 : select_ln32_4_fu_773_p3);

assign select_ln32_9_fu_885_p3 = ((and_ln32_fu_801_p2[0:0] === 1'b1) ? add_ln23_5_fu_879_p2 : select_ln32_5_fu_781_p3);

assign select_ln32_fu_707_p3 = ((icmp_ln11_fu_701_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_594_p4);

assign select_ln888_1_fu_2713_p3 = ((tmp_39_fu_2706_p3[0:0] === 1'b1) ? sub_ln889_1_reg_4142 : add_ln703_1_reg_4099);

assign select_ln888_2_fu_3080_p3 = ((tmp_53_fu_3073_p3[0:0] === 1'b1) ? sub_ln889_2_reg_4200 : add_ln703_2_reg_4147);

assign select_ln888_fu_2269_p3 = ((tmp_25_fu_2262_p3[0:0] === 1'b1) ? sub_ln889_reg_4094 : add_ln703_reg_4083);

assign select_ln908_1_fu_2909_p3 = ((icmp_ln908_1_fu_2871_p2[0:0] === 1'b1) ? zext_ln908_7_fu_2889_p1 : shl_ln908_1_fu_2903_p2);

assign select_ln908_2_fu_3276_p3 = ((icmp_ln908_2_fu_3238_p2[0:0] === 1'b1) ? zext_ln908_9_fu_3256_p1 : shl_ln908_2_fu_3270_p2);

assign select_ln908_fu_2465_p3 = ((icmp_ln908_fu_2427_p2[0:0] === 1'b1) ? zext_ln908_4_fu_2445_p1 : shl_ln908_fu_2459_p2);

assign select_ln915_1_fu_3020_p3 = ((tmp_42_reg_4181[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_2_fu_3365_p3 = ((tmp_56_reg_4240[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_fu_2653_p3 = ((tmp_28_reg_4123[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1117_1_fu_1476_p1 = $signed(add_ln1117_6_reg_3851);

assign sext_ln1117_fu_1472_p1 = $signed(add_ln1117_3_reg_3841);

assign sext_ln1118_10_fu_1516_p1 = $signed(input_V_q1);

assign sext_ln1118_11_fu_1520_p1 = mul_ln1118_5_fu_3490_p2;

assign sext_ln1118_12_fu_1750_p1 = $signed(input_V_q0);

assign sext_ln1118_13_fu_1754_p1 = mul_ln1118_6_fu_3517_p2;

assign sext_ln1118_14_fu_1782_p1 = $signed(input_V_q1);

assign sext_ln1118_15_fu_1786_p1 = mul_ln1118_7_fu_3524_p2;

assign sext_ln1118_16_fu_2002_p1 = $signed(input_V_q0);

assign sext_ln1118_17_fu_2006_p1 = mul_ln1118_8_fu_3557_p2;

assign sext_ln1118_20_fu_1379_p1 = mul_ln1118_10_fu_3470_p2;

assign sext_ln1118_22_fu_1417_p1 = mul_ln1118_11_fu_3476_p2;

assign sext_ln1118_24_fu_1569_p1 = mul_ln1118_12_fu_3497_p2;

assign sext_ln1118_26_fu_1597_p1 = mul_ln1118_13_fu_3503_p2;

assign sext_ln1118_28_fu_1636_p1 = mul_ln1118_14_fu_3510_p2;

assign sext_ln1118_2_fu_1074_p1 = $signed(input_V_q1);

assign sext_ln1118_30_fu_1835_p1 = mul_ln1118_15_fu_3531_p2;

assign sext_ln1118_32_fu_1863_p1 = mul_ln1118_16_fu_3538_p2;

assign sext_ln1118_34_fu_2064_p1 = mul_ln1118_17_fu_3564_p2;

assign sext_ln1118_37_fu_1944_p1 = mul_ln1118_19_fu_3551_p2;

assign sext_ln1118_39_fu_2111_p1 = mul_ln1118_20_fu_3571_p2;

assign sext_ln1118_3_fu_1078_p1 = mul_ln1118_1_fu_3443_p2;

assign sext_ln1118_41_fu_2139_p1 = mul_ln1118_21_fu_3577_p2;

assign sext_ln1118_43_fu_2178_p1 = mul_ln1118_22_fu_3583_p2;

assign sext_ln1118_45_fu_2217_p1 = mul_ln1118_23_fu_3589_p2;

assign sext_ln1118_47_fu_2529_p1 = mul_ln1118_24_fu_3595_p2;

assign sext_ln1118_49_fu_2557_p1 = mul_ln1118_25_fu_3601_p2;

assign sext_ln1118_4_fu_1228_p1 = $signed(input_V_q0);

assign sext_ln1118_51_fu_2596_p1 = mul_ln1118_26_fu_3607_p2;

assign sext_ln1118_5_fu_1232_p1 = mul_ln1118_2_fu_3450_p2;

assign sext_ln1118_6_fu_1260_p1 = $signed(input_V_q1);

assign sext_ln1118_7_fu_1264_p1 = mul_ln1118_3_fu_3457_p2;

assign sext_ln1118_8_fu_1484_p1 = $signed(input_V_q0);

assign sext_ln1118_9_fu_1488_p1 = mul_ln1118_4_fu_3483_p2;

assign sext_ln1118_fu_1066_p1 = $signed(input_V_q0);

assign sext_ln1265_1_fu_2098_p1 = $signed(conv_1_bias_V_load_1_reg_3922);

assign sext_ln1265_2_fu_2641_p1 = $signed(conv_1_bias_V_load_2_reg_4018);

assign sext_ln1265_fu_2040_p1 = $signed(conv_1_bias_V_load_reg_3803);

assign shl_ln728_10_fu_1610_p3 = {{tmp_34_fu_1600_p4}, {8'd0}};

assign shl_ln728_11_fu_1649_p3 = {{tmp_35_fu_1639_p4}, {8'd0}};

assign shl_ln728_12_fu_1838_p3 = {{tmp_36_reg_3972}, {8'd0}};

assign shl_ln728_13_fu_1876_p3 = {{tmp_37_fu_1866_p4}, {8'd0}};

assign shl_ln728_14_fu_2067_p3 = {{tmp_38_reg_4043}, {8'd0}};

assign shl_ln728_15_fu_1956_p3 = {{tmp_45_fu_1947_p4}, {8'd0}};

assign shl_ln728_16_fu_2114_p3 = {{tmp_46_reg_4063}, {8'd0}};

assign shl_ln728_17_fu_2152_p3 = {{tmp_47_fu_2142_p4}, {8'd0}};

assign shl_ln728_18_fu_2191_p3 = {{tmp_48_fu_2181_p4}, {8'd0}};

assign shl_ln728_19_fu_2230_p3 = {{tmp_49_fu_2220_p4}, {8'd0}};

assign shl_ln728_1_fu_1235_p3 = {{tmp_14_reg_3798}, {8'd0}};

assign shl_ln728_20_fu_2532_p3 = {{tmp_50_reg_4108}, {8'd0}};

assign shl_ln728_21_fu_2570_p3 = {{tmp_51_fu_2560_p4}, {8'd0}};

assign shl_ln728_22_fu_2609_p3 = {{tmp_52_fu_2599_p4}, {8'd0}};

assign shl_ln728_2_fu_1277_p3 = {{tmp_15_fu_1267_p4}, {8'd0}};

assign shl_ln728_3_fu_1491_p3 = {{tmp_20_reg_3877}, {8'd0}};

assign shl_ln728_4_fu_1533_p3 = {{tmp_21_fu_1523_p4}, {8'd0}};

assign shl_ln728_5_fu_1757_p3 = {{tmp_22_reg_3967}, {8'd0}};

assign shl_ln728_6_fu_1799_p3 = {{tmp_23_fu_1789_p4}, {8'd0}};

assign shl_ln728_7_fu_2009_p3 = {{tmp_24_reg_4038}, {8'd0}};

assign shl_ln728_8_fu_1391_p3 = {{tmp_31_fu_1382_p4}, {8'd0}};

assign shl_ln728_9_fu_1430_p3 = {{tmp_32_fu_1420_p4}, {8'd0}};

assign shl_ln728_s_fu_1572_p3 = {{tmp_33_reg_3917}, {8'd0}};

assign shl_ln908_1_fu_2903_p2 = zext_ln907_1_fu_2863_p1 << zext_ln908_3_fu_2899_p1;

assign shl_ln908_2_fu_3270_p2 = zext_ln907_2_fu_3230_p1 << zext_ln908_5_fu_3266_p1;

assign shl_ln908_fu_2459_p2 = zext_ln907_fu_2419_p1 << zext_ln908_2_fu_2455_p1;

assign shl_ln_fu_1090_p3 = {{tmp_13_fu_1081_p4}, {8'd0}};

assign sub_ln1117_1_fu_1002_p2 = (zext_ln1117_6_fu_986_p1 - zext_ln1117_7_fu_998_p1);

assign sub_ln1117_2_fu_1185_p2 = (zext_ln1117_8_fu_1170_p1 - zext_ln1117_9_fu_1181_p1);

assign sub_ln1117_fu_747_p2 = (zext_ln1117_fu_731_p1 - zext_ln1117_5_fu_743_p1);

assign sub_ln203_fu_2987_p2 = (p_shl_cast_fu_2969_p3 - zext_ln203_13_fu_2983_p1);

assign sub_ln889_1_fu_2520_p2 = (14'd0 - add_ln703_1_reg_4099);

assign sub_ln889_2_fu_2964_p2 = (14'd0 - add_ln703_2_reg_4147);

assign sub_ln889_fu_2055_p2 = (14'd0 - add_ln703_fu_2043_p2);

assign sub_ln894_1_fu_2745_p2 = (32'd14 - l_1_fu_2737_p3);

assign sub_ln894_2_fu_3112_p2 = (32'd14 - l_2_fu_3104_p3);

assign sub_ln894_fu_2301_p2 = (32'd14 - l_fu_2293_p3);

assign sub_ln897_1_fu_2781_p2 = (4'd4 - trunc_ln897_1_fu_2777_p1);

assign sub_ln897_2_fu_3148_p2 = (4'd4 - trunc_ln897_2_fu_3144_p1);

assign sub_ln897_fu_2337_p2 = (4'd4 - trunc_ln897_fu_2333_p1);

assign sub_ln908_1_fu_2893_p2 = (32'd54 - sub_ln894_1_fu_2745_p2);

assign sub_ln908_2_fu_3260_p2 = (32'd54 - sub_ln894_2_fu_3112_p2);

assign sub_ln908_fu_2449_p2 = (32'd54 - sub_ln894_fu_2301_p2);

assign sub_ln915_1_fu_3027_p2 = (11'd6 - trunc_ln893_1_reg_4186);

assign sub_ln915_2_fu_3372_p2 = (11'd6 - trunc_ln893_2_reg_4245);

assign sub_ln915_fu_2660_p2 = (11'd6 - trunc_ln893_reg_4128);

assign tmp_10_fu_1174_p3 = {{add_ln32_reg_3649}, {2'd0}};

assign tmp_11_fu_944_p3 = {{61'd3}, {select_ln32_6_fu_819_p3}};

assign tmp_12_fu_1054_p3 = {{61'd6}, {select_ln32_6_reg_3655}};

assign tmp_13_fu_1081_p4 = {{mul_ln1118_fu_3436_p2[21:8]}};

assign tmp_15_fu_1267_p4 = {{add_ln1192_1_fu_1250_p2[21:8]}};

assign tmp_16_fu_735_p3 = {{select_ln32_1_fu_715_p3}, {2'd0}};

assign tmp_17_fu_978_p3 = {{select_ln32_2_fu_973_p3}, {5'd0}};

assign tmp_18_fu_990_p3 = {{select_ln32_2_fu_973_p3}, {2'd0}};

assign tmp_19_fu_2976_p3 = {{add_ln203_reg_3754_pp0_iter1_reg}, {1'd0}};

assign tmp_1_fu_3383_p3 = {{tmp_53_reg_4230}, {add_ln915_2_fu_3377_p2}};

assign tmp_21_fu_1523_p4 = {{add_ln1192_3_fu_1506_p2[21:8]}};

assign tmp_23_fu_1789_p4 = {{add_ln1192_5_fu_1772_p2[21:8]}};

assign tmp_25_fu_2262_p3 = add_ln703_reg_4083[32'd13];

assign tmp_26_fu_2317_p4 = {{add_ln894_fu_2311_p2[31:1]}};

assign tmp_27_fu_2371_p3 = add_ln894_fu_2311_p2[32'd31];

assign tmp_29_fu_1322_p3 = {{61'd3}, {add_ln14_reg_3808}};

assign tmp_30_fu_1363_p3 = {{61'd6}, {add_ln14_reg_3808}};

assign tmp_31_fu_1382_p4 = {{mul_ln1118_9_fu_3464_p2[21:8]}};

assign tmp_32_fu_1420_p4 = {{add_ln1192_8_fu_1407_p2[21:8]}};

assign tmp_34_fu_1600_p4 = {{add_ln1192_10_fu_1587_p2[21:8]}};

assign tmp_35_fu_1639_p4 = {{add_ln1192_11_fu_1626_p2[21:8]}};

assign tmp_37_fu_1866_p4 = {{add_ln1192_13_fu_1853_p2[21:8]}};

assign tmp_39_fu_2706_p3 = add_ln703_1_reg_4099[32'd13];

assign tmp_40_fu_2761_p4 = {{add_ln894_1_fu_2755_p2[31:1]}};

assign tmp_41_fu_2815_p3 = add_ln894_1_fu_2755_p2[32'd31];

assign tmp_43_fu_1723_p3 = {{61'd3}, {add_ln14_1_reg_3927}};

assign tmp_44_fu_1928_p3 = {{61'd6}, {add_ln14_1_reg_3927}};

assign tmp_45_fu_1947_p4 = {{mul_ln1118_18_fu_3545_p2[21:8]}};

assign tmp_47_fu_2142_p4 = {{add_ln1192_17_fu_2129_p2[21:8]}};

assign tmp_48_fu_2181_p4 = {{add_ln1192_18_fu_2168_p2[21:8]}};

assign tmp_49_fu_2220_p4 = {{add_ln1192_19_fu_2207_p2[21:8]}};

assign tmp_51_fu_2560_p4 = {{add_ln1192_21_fu_2547_p2[21:8]}};

assign tmp_52_fu_2599_p4 = {{add_ln1192_22_fu_2586_p2[21:8]}};

assign tmp_53_fu_3073_p3 = add_ln703_2_reg_4147[32'd13];

assign tmp_54_fu_3128_p4 = {{add_ln894_2_fu_3122_p2[31:1]}};

assign tmp_55_fu_3182_p3 = add_ln894_2_fu_3122_p2[32'd31];

assign tmp_7_fu_2671_p3 = {{tmp_25_reg_4113}, {add_ln915_fu_2665_p2}};

assign tmp_9_fu_3038_p3 = {{tmp_39_reg_4171}, {add_ln915_1_fu_3032_p2}};

assign tmp_fu_723_p3 = {{select_ln32_1_fu_715_p3}, {5'd0}};

assign tmp_s_fu_1163_p3 = {{add_ln32_reg_3649}, {5'd0}};

assign trunc_ln708_1_fu_2631_p4 = {{add_ln1192_23_fu_2625_p2[21:8]}};

assign trunc_ln708_8_fu_2030_p4 = {{add_ln1192_7_fu_2024_p2[21:8]}};

assign trunc_ln708_s_fu_2088_p4 = {{add_ln1192_15_fu_2082_p2[21:8]}};

assign trunc_ln893_1_fu_2945_p1 = l_1_fu_2737_p3[10:0];

assign trunc_ln893_2_fu_3312_p1 = l_2_fu_3104_p3[10:0];

assign trunc_ln893_fu_2501_p1 = l_fu_2293_p3[10:0];

assign trunc_ln894_1_fu_2751_p1 = sub_ln894_1_fu_2745_p2[13:0];

assign trunc_ln894_2_fu_3118_p1 = sub_ln894_2_fu_3112_p2[13:0];

assign trunc_ln894_fu_2307_p1 = sub_ln894_fu_2301_p2[13:0];

assign trunc_ln897_1_fu_2777_p1 = sub_ln894_1_fu_2745_p2[3:0];

assign trunc_ln897_2_fu_3144_p1 = sub_ln894_2_fu_3112_p2[3:0];

assign trunc_ln897_fu_2333_p1 = sub_ln894_fu_2301_p2[3:0];

assign xor_ln32_fu_789_p2 = (icmp_ln11_fu_701_p2 ^ 1'd1);

assign xor_ln899_1_fu_2823_p2 = (tmp_41_fu_2815_p3 ^ 1'd1);

assign xor_ln899_2_fu_3190_p2 = (tmp_55_fu_3182_p3 ^ 1'd1);

assign xor_ln899_fu_2379_p2 = (tmp_27_fu_2371_p3 ^ 1'd1);

assign zext_ln1116_10_fu_907_p1 = select_ln32_6_fu_819_p3;

assign zext_ln1116_11_fu_917_p1 = add_ln1116_fu_911_p2;

assign zext_ln1116_12_fu_928_p1 = add_ln1116_4_fu_922_p2;

assign zext_ln1116_13_fu_939_p1 = add_ln1116_5_fu_933_p2;

assign zext_ln1116_14_fu_959_p1 = add_ln1116_6_fu_953_p2;

assign zext_ln1116_15_fu_1039_p1 = add_ln1116_7_fu_1034_p2;

assign zext_ln1116_16_fu_1049_p1 = add_ln1116_8_fu_1044_p2;

assign zext_ln1116_17_fu_3326_p1 = add_ln14_reg_3808_pp0_iter1_reg;

assign zext_ln1116_18_fu_1309_p1 = add_ln14_reg_3808;

assign zext_ln1116_19_fu_1133_p1 = add_ln14_fu_1122_p2;

assign zext_ln1116_20_fu_1137_p1 = add_ln14_fu_1122_p2;

assign zext_ln1116_21_fu_1147_p1 = add_ln1116_9_fu_1141_p2;

assign zext_ln1116_22_fu_1158_p1 = add_ln1116_10_fu_1152_p2;

assign zext_ln1116_23_fu_1317_p1 = add_ln1116_11_fu_1312_p2;

assign zext_ln1116_24_fu_1336_p1 = add_ln1116_12_fu_1330_p2;

assign zext_ln1116_25_fu_1347_p1 = add_ln1116_13_fu_1341_p2;

assign zext_ln1116_26_fu_1358_p1 = add_ln1116_14_fu_1352_p2;

assign zext_ln1116_27_fu_3349_p1 = add_ln14_1_reg_3927_pp0_iter1_reg;

assign zext_ln1116_28_fu_1681_p1 = add_ln14_1_reg_3927;

assign zext_ln1116_29_fu_1684_p1 = add_ln14_1_reg_3927;

assign zext_ln1116_30_fu_1687_p1 = add_ln14_1_reg_3927;

assign zext_ln1116_31_fu_1696_p1 = add_ln1116_15_fu_1690_p2;

assign zext_ln1116_32_fu_1707_p1 = add_ln1116_16_fu_1701_p2;

assign zext_ln1116_33_fu_1718_p1 = add_ln1116_17_fu_1712_p2;

assign zext_ln1116_34_fu_1737_p1 = add_ln1116_18_fu_1731_p2;

assign zext_ln1116_35_fu_1913_p1 = add_ln1116_19_fu_1908_p2;

assign zext_ln1116_36_fu_1923_p1 = add_ln1116_20_fu_1918_p2;

assign zext_ln1116_8_fu_899_p1 = select_ln32_6_fu_819_p3;

assign zext_ln1116_9_fu_903_p1 = select_ln32_6_fu_819_p3;

assign zext_ln1116_fu_2993_p1 = select_ln32_6_reg_3655_pp0_iter1_reg;

assign zext_ln1117_10_fu_845_p1 = add_ln1117_fu_839_p2;

assign zext_ln1117_11_fu_1016_p1 = add_ln1117_2_fu_1011_p2;

assign zext_ln1117_12_fu_874_p1 = add_ln1117_4_fu_868_p2;

assign zext_ln1117_13_fu_1200_p1 = add_ln1117_5_fu_1196_p2;

assign zext_ln1117_14_fu_1029_p1 = add_ln1117_7_fu_1024_p2;

assign zext_ln1117_15_fu_1214_p1 = add_ln1117_8_fu_1210_p2;

assign zext_ln1117_16_fu_1742_p1 = add_ln1117_9_reg_3861;

assign zext_ln1117_5_fu_743_p1 = tmp_16_fu_735_p3;

assign zext_ln1117_6_fu_986_p1 = tmp_17_fu_978_p3;

assign zext_ln1117_7_fu_998_p1 = tmp_18_fu_990_p3;

assign zext_ln1117_8_fu_1170_p1 = tmp_s_fu_1163_p3;

assign zext_ln1117_9_fu_1181_p1 = tmp_10_fu_1174_p3;

assign zext_ln1117_fu_731_p1 = tmp_fu_723_p3;

assign zext_ln203_13_fu_2983_p1 = tmp_19_fu_2976_p3;

assign zext_ln203_14_fu_3002_p1 = add_ln203_7_fu_2996_p2;

assign zext_ln203_15_fu_3334_p1 = add_ln203_8_fu_3329_p2;

assign zext_ln203_16_fu_3357_p1 = add_ln203_9_fu_3352_p2;

assign zext_ln23_1_fu_1127_p1 = add_ln14_fu_1122_p2;

assign zext_ln23_2_fu_1467_p1 = add_ln14_1_fu_1462_p2;

assign zext_ln23_fu_893_p1 = select_ln32_6_fu_819_p3;

assign zext_ln32_1_fu_835_p1 = select_ln32_7_fu_827_p3;

assign zext_ln32_2_fu_864_p1 = select_ln32_8_fu_856_p3;

assign zext_ln32_3_fu_1021_p1 = select_ln32_9_reg_3692;

assign zext_ln703_10_fu_1442_p1 = $unsigned(sext_ln1118_22_fu_1417_p1);

assign zext_ln703_11_fu_1583_p1 = $unsigned(sext_ln1118_24_fu_1569_p1);

assign zext_ln703_12_fu_1622_p1 = $unsigned(sext_ln1118_26_fu_1597_p1);

assign zext_ln703_13_fu_1661_p1 = $unsigned(sext_ln1118_28_fu_1636_p1);

assign zext_ln703_14_fu_1849_p1 = $unsigned(sext_ln1118_30_fu_1835_p1);

assign zext_ln703_15_fu_1888_p1 = $unsigned(sext_ln1118_32_fu_1863_p1);

assign zext_ln703_16_fu_2078_p1 = $unsigned(sext_ln1118_34_fu_2064_p1);

assign zext_ln703_17_fu_1968_p1 = $unsigned(sext_ln1118_37_fu_1944_p1);

assign zext_ln703_18_fu_2125_p1 = $unsigned(sext_ln1118_39_fu_2111_p1);

assign zext_ln703_19_fu_2164_p1 = $unsigned(sext_ln1118_41_fu_2139_p1);

assign zext_ln703_20_fu_2203_p1 = $unsigned(sext_ln1118_43_fu_2178_p1);

assign zext_ln703_21_fu_2242_p1 = $unsigned(sext_ln1118_45_fu_2217_p1);

assign zext_ln703_22_fu_2543_p1 = $unsigned(sext_ln1118_47_fu_2529_p1);

assign zext_ln703_23_fu_2582_p1 = $unsigned(sext_ln1118_49_fu_2557_p1);

assign zext_ln703_24_fu_2621_p1 = $unsigned(sext_ln1118_51_fu_2596_p1);

assign zext_ln703_2_fu_1246_p1 = $unsigned(sext_ln1118_5_fu_1232_p1);

assign zext_ln703_3_fu_1289_p1 = $unsigned(sext_ln1118_7_fu_1264_p1);

assign zext_ln703_4_fu_1502_p1 = $unsigned(sext_ln1118_9_fu_1488_p1);

assign zext_ln703_5_fu_1545_p1 = $unsigned(sext_ln1118_11_fu_1520_p1);

assign zext_ln703_6_fu_1768_p1 = $unsigned(sext_ln1118_13_fu_1754_p1);

assign zext_ln703_7_fu_1811_p1 = $unsigned(sext_ln1118_15_fu_1786_p1);

assign zext_ln703_8_fu_2020_p1 = $unsigned(sext_ln1118_17_fu_2006_p1);

assign zext_ln703_9_fu_1403_p1 = $unsigned(sext_ln1118_20_fu_1379_p1);

assign zext_ln703_fu_1102_p1 = $unsigned(sext_ln1118_3_fu_1078_p1);

assign zext_ln728_10_fu_1579_p1 = shl_ln728_s_fu_1572_p3;

assign zext_ln728_11_fu_1618_p1 = shl_ln728_10_fu_1610_p3;

assign zext_ln728_12_fu_1657_p1 = shl_ln728_11_fu_1649_p3;

assign zext_ln728_13_fu_1845_p1 = shl_ln728_12_fu_1838_p3;

assign zext_ln728_14_fu_1884_p1 = shl_ln728_13_fu_1876_p3;

assign zext_ln728_15_fu_2074_p1 = shl_ln728_14_fu_2067_p3;

assign zext_ln728_16_fu_1964_p1 = shl_ln728_15_fu_1956_p3;

assign zext_ln728_17_fu_2121_p1 = shl_ln728_16_fu_2114_p3;

assign zext_ln728_18_fu_2160_p1 = shl_ln728_17_fu_2152_p3;

assign zext_ln728_19_fu_2199_p1 = shl_ln728_18_fu_2191_p3;

assign zext_ln728_1_fu_1242_p1 = shl_ln728_1_fu_1235_p3;

assign zext_ln728_20_fu_2238_p1 = shl_ln728_19_fu_2230_p3;

assign zext_ln728_21_fu_2539_p1 = shl_ln728_20_fu_2532_p3;

assign zext_ln728_22_fu_2578_p1 = shl_ln728_21_fu_2570_p3;

assign zext_ln728_23_fu_2617_p1 = shl_ln728_22_fu_2609_p3;

assign zext_ln728_2_fu_1285_p1 = shl_ln728_2_fu_1277_p3;

assign zext_ln728_3_fu_1498_p1 = shl_ln728_3_fu_1491_p3;

assign zext_ln728_4_fu_1541_p1 = shl_ln728_4_fu_1533_p3;

assign zext_ln728_5_fu_1764_p1 = shl_ln728_5_fu_1757_p3;

assign zext_ln728_6_fu_1807_p1 = shl_ln728_6_fu_1799_p3;

assign zext_ln728_7_fu_2016_p1 = shl_ln728_7_fu_2009_p3;

assign zext_ln728_8_fu_1399_p1 = shl_ln728_8_fu_1391_p3;

assign zext_ln728_9_fu_1438_p1 = shl_ln728_9_fu_1430_p3;

assign zext_ln728_fu_1098_p1 = shl_ln_fu_1090_p3;

assign zext_ln897_1_fu_2787_p1 = sub_ln897_1_fu_2781_p2;

assign zext_ln897_2_fu_3154_p1 = sub_ln897_2_fu_3148_p2;

assign zext_ln897_fu_2343_p1 = sub_ln897_fu_2337_p2;

assign zext_ln907_1_fu_2863_p1 = select_ln888_1_fu_2713_p3;

assign zext_ln907_2_fu_3230_p1 = select_ln888_2_fu_3080_p3;

assign zext_ln907_fu_2419_p1 = select_ln888_fu_2269_p3;

assign zext_ln908_2_fu_2455_p1 = sub_ln908_fu_2449_p2;

assign zext_ln908_3_fu_2899_p1 = sub_ln908_1_fu_2893_p2;

assign zext_ln908_4_fu_2445_p1 = lshr_ln908_fu_2439_p2;

assign zext_ln908_5_fu_3266_p1 = sub_ln908_2_fu_3260_p2;

assign zext_ln908_6_fu_2867_p1 = select_ln888_1_fu_2713_p3;

assign zext_ln908_7_fu_2889_p1 = lshr_ln908_1_fu_2883_p2;

assign zext_ln908_8_fu_3234_p1 = select_ln888_2_fu_3080_p3;

assign zext_ln908_9_fu_3256_p1 = lshr_ln908_2_fu_3250_p2;

assign zext_ln908_fu_2423_p1 = select_ln888_fu_2269_p3;

assign zext_ln911_1_fu_2917_p1 = or_ln899_1_fu_2855_p3;

assign zext_ln911_2_fu_3284_p1 = or_ln899_2_fu_3222_p3;

assign zext_ln911_fu_2473_p1 = or_ln_fu_2411_p3;

assign zext_ln912_1_fu_3017_p1 = lshr_ln912_1_reg_4176;

assign zext_ln912_2_fu_3362_p1 = lshr_ln912_2_reg_4235;

assign zext_ln912_fu_2650_p1 = lshr_ln_reg_4118;

always @ (posedge ap_clk) begin
    sub_ln1117_reg_3639[1:0] <= 2'b00;
    zext_ln32_1_reg_3670[10:5] <= 6'b000000;
    zext_ln32_2_reg_3681[10:5] <= 6'b000000;
    zext_ln1116_8_reg_3697[5:3] <= 3'b000;
    sub_ln1117_1_reg_3743[1:0] <= 2'b00;
    zext_ln32_3_reg_3760[10:5] <= 6'b000000;
    zext_ln1116_19_reg_3816[4:3] <= 2'b00;
    zext_ln23_2_reg_3937[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln1116_28_reg_3982[5:3] <= 3'b000;
    sub_ln203_reg_4205[0] <= 1'b0;
end

endmodule //conv_1
