{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668183841777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668183841777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 11:24:01 2022 " "Processing started: Fri Nov 11 11:24:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668183841777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183841777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183841777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668183842277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668183842277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_four_decoder " "Found entity 1: two_to_four_decoder" {  } { { "two_to_four_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/two_to_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_eight_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file three_to_eight_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "three_to_eight_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/three_to_eight_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 1 1 " "Found 1 design units, including 1 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sx " "Found entity 1: sx" {  } { { "sx.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/sx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test_tb " "Found entity 1: skeleton_test_tb" {  } { { "skeleton_test_tb.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/sixteen_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(30) " "Verilog HDL warning at regfile.v(30): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16 " "Found entity 1: RCA_16" {  } { { "RCA_16.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/RCA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "not_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/not_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m81.v 1 1 " "Found 1 design units, including 1 entities, in source file m81.v" { { "Info" "ISGN_ENTITY_NAME" "1 m81 " "Found entity 1: m81" {  } { { "m81.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m81.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file m21_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21_32_bit " "Found entity 1: m21_32_bit" {  } { { "m21_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m21_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21.v 1 1 " "Found 1 design units, including 1 entities, in source file m21.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21 " "Found entity 1: m21" {  } { { "m21.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l left_shift_32_bit.v(3) " "Verilog HDL Declaration information at left_shift_32_bit.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "left_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/left_shift_32_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_32_bit " "Found entity 1: left_shift_32_bit" {  } { { "left_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/left_shift_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgeless.v 1 1 " "Found 1 design units, including 1 entities, in source file judgeless.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgeLess " "Found entity 1: judgeLess" {  } { { "judgeLess.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/judgeLess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgeequal.v 1 1 " "Found 1 design units, including 1 entities, in source file judgeequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgeEqual " "Found entity 1: judgeEqual" {  } { { "judgeEqual.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/judgeEqual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getsig.v 1 1 " "Found 1 design units, including 1 entities, in source file getsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 getSig " "Found entity 1: getSig" {  } { { "getSig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/getSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_to_thirtytwo_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file five_to_thirtytwo_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_thirtytwo_decoder " "Found entity 1: five_to_thirtytwo_decoder" {  } { { "five_to_thirtytwo_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/five_to_thirtytwo_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_sig " "Found entity 1: ctrl_sig" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32_bit " "Found entity 1: CSA_32_bit" {  } { { "CSA_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/CSA_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div4.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div4 " "Found entity 1: clk_div4" {  } { { "clock_div4.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div2 " "Found entity 1: clock_div2" {  } { { "clock_div2.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l arithmetic_right_shift_32_bit.v(3) " "Verilog HDL Declaration information at arithmetic_right_shift_32_bit.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "arithmetic_right_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/arithmetic_right_shift_32_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_right_shift_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_right_shift_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_right_shift_32_bit " "Found entity 1: arithmetic_right_shift_32_bit" {  } { { "arithmetic_right_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/arithmetic_right_shift_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1 " "Found entity 1: adder_1" {  } { { "adder_1.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/adder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div skeleton_test.v(28) " "Verilog HDL Implicit Net warning at skeleton_test.v(28): created implicit net for \"clk_div\"" {  } { { "skeleton_test.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clk_div\"" {  } { { "skeleton.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_dta processor.v(144) " "Verilog HDL Implicit Net warning at processor.v(144): created implicit net for \"overflow_dta\"" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 four_bit_adder.v(8) " "Verilog HDL Implicit Net warning at four_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 eight_bit_adder.v(8) " "Verilog HDL Implicit Net warning at eight_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_test " "Elaborating entity \"skeleton_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668183853671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div4 clk_div4:pc_clk1 " "Elaborating entity \"clk_div4\" for hierarchy \"clk_div4:pc_clk1\"" {  } { { "skeleton_test.v" "pc_clk1" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 clock_div4.v(16) " "Verilog HDL assignment warning at clock_div4.v(16): truncated value with size 3 to match size of target (2)" {  } { { "clock_div4.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div4.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668183853671 "|skeleton|clk_div4:pc_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div4.v(30) " "Verilog HDL assignment warning at clock_div4.v(30): truncated value with size 32 to match size of target (2)" {  } { { "clock_div4.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div4.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668183853671 "|skeleton|clk_div4:pc_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_test.v" "my_imem" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif " "Parameter \"init_file\" = \"C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853812 ""}  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668183853812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1e1 " "Found entity 1: altsyncram_a1e1" {  } { { "db/altsyncram_a1e1.tdf" "" { Text "C:/Users/vcm/Desktop/22Fall-550/db/altsyncram_a1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183853859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183853859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1e1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_a1e1:auto_generated " "Elaborating entity \"altsyncram_a1e1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_a1e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_test.v" "my_dmem" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/vcm/Desktop/22Fall-550/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183853968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183853968 ""}  } { { "dmem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668183853968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jf1 " "Found entity 1: altsyncram_0jf1" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/Users/vcm/Desktop/22Fall-550/db/altsyncram_0jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183854031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183854031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jf1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated " "Elaborating entity \"altsyncram_0jf1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_test.v" "my_regfile" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854031 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(15) " "Verilog HDL Always Construct warning at regfile.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 "|skeleton_test|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_test.v" "my_processor" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zeroes processor.v(97) " "Verilog HDL or VHDL warning at processor.v(97): object \"Zeroes\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 "|skeleton_test|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 processor.v(120) " "Verilog HDL assignment warning at processor.v(120): truncated value with size 5 to match size of target (2)" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 "|skeleton_test|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(144) " "Verilog HDL assignment warning at processor.v(144): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 "|skeleton_test|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc processor:my_processor\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"processor:my_processor\|pc:pc1\"" {  } { { "processor.v" "pc1" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref processor:my_processor\|pc:pc1\|dffe_ref:pc\[0\].pc_dffe " "Elaborating entity \"dffe_ref\" for hierarchy \"processor:my_processor\|pc:pc1\|dffe_ref:pc\[0\].pc_dffe\"" {  } { { "pc.v" "pc\[0\].pc_dffe" { Text "C:/Users/vcm/Desktop/22Fall-550/pc.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_pc " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_pc\"" {  } { { "processor.v" "alu_pc" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32_bit processor:my_processor\|alu:alu_pc\|not_32_bit:not_sub " "Elaborating entity \"not_32_bit\" for hierarchy \"processor:my_processor\|alu:alu_pc\|not_32_bit:not_sub\"" {  } { { "alu.v" "not_sub" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m21_32_bit processor:my_processor\|alu:alu_pc\|m21_32_bit:mux21_sub " "Elaborating entity \"m21_32_bit\" for hierarchy \"processor:my_processor\|alu:alu_pc\|m21_32_bit:mux21_sub\"" {  } { { "alu.v" "mux21_sub" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m21 processor:my_processor\|alu:alu_pc\|m21_32_bit:mux21_sub\|m21:mux1\[0\].mux_onei " "Elaborating entity \"m21\" for hierarchy \"processor:my_processor\|alu:alu_pc\|m21_32_bit:mux21_sub\|m21:mux1\[0\].mux_onei\"" {  } { { "m21_32_bit.v" "mux1\[0\].mux_onei" { Text "C:/Users/vcm/Desktop/22Fall-550/m21_32_bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32_bit processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub " "Elaborating entity \"CSA_32_bit\" for hierarchy \"processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub\"" {  } { { "alu.v" "C_Sub" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_16 processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub\|RCA_16:FA0 " "Elaborating entity \"RCA_16\" for hierarchy \"processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub\|RCA_16:FA0\"" {  } { { "CSA_32_bit.v" "FA0" { Text "C:/Users/vcm/Desktop/22Fall-550/CSA_32_bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1 processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:f0 " "Elaborating entity \"adder_1\" for hierarchy \"processor:my_processor\|alu:alu_pc\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:f0\"" {  } { { "RCA_16.v" "f0" { Text "C:/Users/vcm/Desktop/22Fall-550/RCA_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_32_bit processor:my_processor\|alu:alu_pc\|left_shift_32_bit:SLL " "Elaborating entity \"left_shift_32_bit\" for hierarchy \"processor:my_processor\|alu:alu_pc\|left_shift_32_bit:SLL\"" {  } { { "alu.v" "SLL" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_right_shift_32_bit processor:my_processor\|alu:alu_pc\|arithmetic_right_shift_32_bit:SRA " "Elaborating entity \"arithmetic_right_shift_32_bit\" for hierarchy \"processor:my_processor\|alu:alu_pc\|arithmetic_right_shift_32_bit:SRA\"" {  } { { "alu.v" "SRA" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judgeEqual processor:my_processor\|alu:alu_pc\|judgeEqual:j1 " "Elaborating entity \"judgeEqual\" for hierarchy \"processor:my_processor\|alu:alu_pc\|judgeEqual:j1\"" {  } { { "alu.v" "j1" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judgeLess processor:my_processor\|alu:alu_pc\|judgeLess:j2 " "Elaborating entity \"judgeLess\" for hierarchy \"processor:my_processor\|alu:alu_pc\|judgeLess:j2\"" {  } { { "alu.v" "j2" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m81 processor:my_processor\|alu:alu_pc\|m81:m81_ALU\[0\].mux_cat " "Elaborating entity \"m81\" for hierarchy \"processor:my_processor\|alu:alu_pc\|m81:m81_ALU\[0\].mux_cat\"" {  } { { "alu.v" "m81_ALU\[0\].mux_cat" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getSig processor:my_processor\|getSig:pc_getSig " "Elaborating entity \"getSig\" for hierarchy \"processor:my_processor\|getSig:pc_getSig\"" {  } { { "processor.v" "pc_getSig" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_sig processor:my_processor\|ctrl_sig:my_ctrl_sig " "Elaborating entity \"ctrl_sig\" for hierarchy \"processor:my_processor\|ctrl_sig:my_ctrl_sig\"" {  } { { "processor.v" "my_ctrl_sig" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183854328 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668183857501 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[0\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Add\|RCA_16:FA0\|adder_1:f0\|G4 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Add\|RCA_16:FA0\|adder_1:f0\|G4\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[0\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[1\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[1\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[1\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[2\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[2\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[2\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[3\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[3\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[3\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[4\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[4\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[4\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[5\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[5\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[5\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[6\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[6\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[6\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[7\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[7\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[7\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[16\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:f0\|G4 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:f0\|G4\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[17\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[1\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[1\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[18\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[2\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[2\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[19\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[3\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[3\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[20\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[4\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[4\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[21\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[5\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[5\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[22\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[6\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[6\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[23\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[7\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[7\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[24\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[8\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[8\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[25\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[9\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[9\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[26\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[10\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[10\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[27\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[11\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[11\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[28\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[12\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[12\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[29\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[13\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[13\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[30\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[14\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA1\|adder_1:cat\[14\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[31\] processor:my_processor\|alu:alu_dtapath\|m81:m81_ALU\[31\].mux_cat\|m21:part2\|Out " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|m81:m81_ALU\[31\].mux_cat\|m21:part2\|Out\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[8\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[8\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[8\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[9\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[9\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[9\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[10\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[10\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[10\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[11\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[11\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[11\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[12\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[12\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[12\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[13\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[13\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[13\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[14\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[14\].fi\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:cat\[14\].fi\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[15\] processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:f15\|G1 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" to the node \"processor:my_processor\|alu:alu_dtapath\|CSA_32_bit:C_Sub\|RCA_16:FA0\|adder_1:f15\|G1\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[1\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[2\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[3\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[4\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[5\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[6\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[7\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[8\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[9\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[10\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[11\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[12\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[13\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[14\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[15\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[16\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[17\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[18\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[19\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[20\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[21\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[22\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[23\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[24\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[25\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[26\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[27\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[28\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[29\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[30\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[31\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668183857532 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668183857532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668183859142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668183864238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183864363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668183864816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183864816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3465 " "Implemented 3465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668183865081 ""} { "Info" "ICUT_CUT_TM_OPINS" "237 " "Implemented 237 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668183865081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3162 " "Implemented 3162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668183865081 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668183865081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668183865081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668183865128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 11:24:25 2022 " "Processing ended: Fri Nov 11 11:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668183865128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668183865128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668183865128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183865128 ""}
