<stg><name>SgdLR</name>


<trans_list>

<trans id="223" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="90" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %training_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="training_id"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %result_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln50 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln50"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %gradient = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradient"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln63 = store i7 0, i7 %training_id

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln60 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:1 %icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 400

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %add_ln60 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln60 = br i1 %icmp_ln60, void %for.inc13, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc13:0 %training_id_load = load i7 %training_id

]]></Node>
<StgValue><ssdm name="training_id_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:3 %icmp_ln63 = icmp_eq  i7 %training_id_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc13:4 %select_ln60 = select i1 %icmp_ln63, i7 0, i7 %training_id_load

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:23 %store_ln60 = store i9 %add_ln60, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end15:0 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc13:6 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln60, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc13:7 %call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:22 %add_ln63 = add i7 %select_ln60, i7 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:24 %store_ln63 = store i7 %add_ln63, i7 %training_id

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc13:7 %call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc13:8 %result_loc_load = load i32 %result_loc

]]></Node>
<StgValue><ssdm name="result_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:9 %bitcast_ln26 = bitcast i32 %result_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:10 %xor_ln26 = xor i32 %bitcast_ln26, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:11 %bitcast_ln26_1 = bitcast i32 %xor_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="31" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="30" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="29" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="28" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="27" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="26" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="25" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="24" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="23" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="22" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="21" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="134" st_id="17" stage="20" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="19" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="18" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="17" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="16" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="139" st_id="22" stage="15" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="14" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="13" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="12" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="11" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="10" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="9" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="146" st_id="29" stage="8" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="147" st_id="30" stage="7" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="148" st_id="31" stage="6" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="149" st_id="32" stage="5" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="150" st_id="33" stage="4" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="151" st_id="34" stage="3" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="152" st_id="35" stage="2" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="153" st_id="36" stage="1" lat="31">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="154" st_id="37" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="155" st_id="38" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="156" st_id="39" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="157" st_id="40" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="158" st_id="41" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="159" st_id="42" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="160" st_id="43" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="161" st_id="44" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="162" st_id="45" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="163" st_id="46" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="164" st_id="47" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="165" st_id="48" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="166" st_id="49" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="167" st_id="50" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="168" st_id="51" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="169" st_id="52" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="170" st_id="53" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="171" st_id="54" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="172" st_id="55" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="173" st_id="56" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="174" st_id="57" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="175" st_id="58" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="176" st_id="59" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="177" st_id="60" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="178" st_id="61" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="179" st_id="62" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="180" st_id="63" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="181" st_id="64" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="182" st_id="65" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="183" st_id="66" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="184" st_id="67" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="185" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
for.inc13:5 %zext_ln63 = zext i7 %select_ln60

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="186" st_id="68" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="187" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13:15 %label_r_addr = getelementptr i8 %label_r, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="label_r_addr"/></StgValue>
</operation>

<operation id="188" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc13:16 %label_r_load = load i7 %label_r_addr

]]></Node>
<StgValue><ssdm name="label_r_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="189" st_id="69" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="190" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc13:16 %label_r_load = load i7 %label_r_addr

]]></Node>
<StgValue><ssdm name="label_r_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="191" st_id="70" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="192" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc13:17 %zext_ln70 = zext i8 %label_r_load

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="193" st_id="70" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="194" st_id="71" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="195" st_id="71" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="196" st_id="72" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="197" st_id="72" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="198" st_id="73" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="199" st_id="73" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="200" st_id="74" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="201" st_id="74" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="202" st_id="75" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="203" st_id="75" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="204" st_id="76" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="205" st_id="76" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="206" st_id="77" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="207" st_id="78" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="208" st_id="79" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="209" st_id="80" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="210" st_id="81" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="211" st_id="82" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="212" st_id="83" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="213" st_id="84" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="214" st_id="85" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="215" st_id="86" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="216" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc13:20 %call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="217" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc13:20 %call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="218" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:21 %call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="219" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EPOCH_TRAINING_INST_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="220" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="221" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:21 %call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="222" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc13:25 %br_ln63 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
