

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_ufixed_1u_config2_s'
================================================================
* Date:           Tue Feb 15 18:29:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.222 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 2 'read' 'kernel_window_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 3 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 4 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 5 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 6 'read' 'kernel_window_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 7 'read' 'kernel_window_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 8 'read' 'in_elem_data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 9 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str45) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:227]   --->   Operation 10 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%DataOut_V = call i8 @"_ssdm_op_MemShiftRead.[28 x i8]P"(i8* getelementptr inbounds ([28 x i8]* @line_buffer_Array_V_1_0_0, i64 0, i64 27), i8 %in_elem_data_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 11 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 28> <ShiftMem>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%DataOut_V_1 = call i8 @"_ssdm_op_MemShiftRead.[28 x i8]P"(i8* getelementptr inbounds ([28 x i8]* @line_buffer_Array_V_1_1_0, i64 0, i64 27), i8 %DataOut_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 12 'memshiftread' 'DataOut_V_1' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 28> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %kernel_window_1_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 13 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %kernel_window_4_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 14 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %kernel_window_7_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 15 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %kernel_window_2_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 16 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %DataOut_V_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 17 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %kernel_window_5_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 18 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %DataOut_V, 6" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 19 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %kernel_window_8_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 20 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %in_elem_data_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 21 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_8_V_read_1 (read        ) [ 00]
kernel_window_7_V_read_1 (read        ) [ 00]
kernel_window_5_V_read_1 (read        ) [ 00]
kernel_window_4_V_read_1 (read        ) [ 00]
kernel_window_2_V_read_1 (read        ) [ 00]
kernel_window_1_V_read_1 (read        ) [ 00]
in_elem_data_V_read_1    (read        ) [ 00]
specpipeline_ln214       (specpipeline) [ 00]
specloopname_ln227       (specloopname) [ 00]
DataOut_V                (memshiftread) [ 00]
DataOut_V_1              (memshiftread) [ 00]
mrv_s                    (insertvalue ) [ 00]
mrv_1                    (insertvalue ) [ 00]
mrv_2                    (insertvalue ) [ 00]
mrv_3                    (insertvalue ) [ 00]
mrv_4                    (insertvalue ) [ 00]
mrv_5                    (insertvalue ) [ 00]
mrv_6                    (insertvalue ) [ 00]
mrv_7                    (insertvalue ) [ 00]
mrv_8                    (insertvalue ) [ 00]
ret_ln236                (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_window_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_window_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[28 x i8]P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="kernel_window_8_V_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="kernel_window_7_V_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_window_5_V_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_window_4_V_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_window_2_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="kernel_window_1_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_elem_data_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="DataOut_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="DataOut_V_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mrv_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="72" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mrv_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="72" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mrv_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="72" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mrv_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="72" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mrv_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="72" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="72" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="72" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="72" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="72" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="72" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="86" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="50" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="96" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="56" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="86" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="44" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="80" pin="2"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_1_0_0 | {1 }
	Port: line_buffer_Array_V_1_1_0 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : in_elem_data_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : line_buffer_Array_V_1_0_0 | {1 }
	Port: shift_line_buffer<array<ap_ufixed,1u>,config2> : line_buffer_Array_V_1_1_0 | {1 }
  - Chain level:
	State 1
		DataOut_V_1 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		ret_ln236 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          | kernel_window_8_V_read_1_read_fu_44 |
|          | kernel_window_7_V_read_1_read_fu_50 |
|          | kernel_window_5_V_read_1_read_fu_56 |
|   read   | kernel_window_4_V_read_1_read_fu_62 |
|          | kernel_window_2_V_read_1_read_fu_68 |
|          | kernel_window_1_V_read_1_read_fu_74 |
|          |   in_elem_data_V_read_1_read_fu_80  |
|----------|-------------------------------------|
|memshiftread|           DataOut_V_fu_86           |
|          |          DataOut_V_1_fu_96          |
|----------|-------------------------------------|
|          |             mrv_s_fu_106            |
|          |             mrv_1_fu_112            |
|          |             mrv_2_fu_118            |
|          |             mrv_3_fu_124            |
|insertvalue|             mrv_4_fu_130            |
|          |             mrv_5_fu_136            |
|          |             mrv_6_fu_142            |
|          |             mrv_7_fu_148            |
|          |             mrv_8_fu_154            |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
