module i_fifo_mem#(parameter DEPTH=8, DATA_WIDTH=8, PTR_WIDTH=3)(
  input full, empty,
  input [PTR_WIDTH:0] b_wptr, b_rptr,
  input [DATA_WIDTH-1:0] fifo[0:DEPTH-1],
  input [DATA_WIDTH-1:0] data_out,
  input [DATA_WIDTH-1:0] data_in,
  input DEFAULT_CLOCK,
  input DEFAULT_RESET,
  input wclk, w_en, rclk, r_en
);

assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 15)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (w_en) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (rclk) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (empty) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (full) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (wclk) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (r_en) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 7)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 124)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 190)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 127)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 7)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 193)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 12) && (b_rptr <= 15)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 12) && (b_wptr <= 15)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 194) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 12)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 56)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 188)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 201)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 37) && (data_out <= 81)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 13) && (b_rptr <= 15)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 212)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 13) && (b_rptr <= 15)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 80) && (data_in <= 127)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 81) && (data_out <= 124)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 13) && (b_wptr <= 15)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 96)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 37) && (data_out <= 80)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 9)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 8)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 124)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 13)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 207)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 211) && (data_in <= 255)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 207)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 213)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 210)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 212)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 124) && (data_in <= 167)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 213) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 123)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 37) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 41) && (data_in <= 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 169)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 215) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 90) && (data_out <= 124)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 40)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 92) && (data_out <= 125)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 217) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 90)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 164)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 163)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 255)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 36)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 187) && (data_in <= 220)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 59) && (data_out <= 89)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 182) && (data_in <= 215)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 221) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 221) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 162) && (data_out <= 192)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 14) && (b_rptr <= 15)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 54) && (data_out <= 81)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 93) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 160) && (data_out <= 190)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 6)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 6)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 220)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 94) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 7)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 96) && (data_in <= 127)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 159)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 159) && (data_out <= 188)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 95)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 156) && (data_in <= 188)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 7)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 214) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 158)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 13) && (b_wptr <= 14)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 2) && (b_rptr <= 3)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 1) && (b_rptr <= 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 3)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 30) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 8)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 192)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 192)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 6)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 1)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 1)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 192)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 31) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 9) && (b_wptr <= 10)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 93)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 2)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 191)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 24) && (data_out <= 57)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 12)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 25)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 10)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 60) && (data_out <= 84)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 156) && (data_in <= 186)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 82)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 92)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 111)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 30)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 225) && (data_in <= 255)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 25) && (data_out <= 58)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 11)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 12) && (b_rptr <= 13)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 12)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 12)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 135) && (data_out <= 163)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 24)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 155)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 197) && (data_in <= 224)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 108)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 23)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 196)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 27) && (data_out <= 56)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 29)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 174) && (data_in <= 201)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 153) && (data_in <= 181)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 227) && (data_in <= 255)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 109)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 225)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 112) && (data_in <= 139)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 21)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 22) && (data_out <= 53)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 140) && (data_in <= 167)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 70) && (data_in <= 96)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 177) && (data_in <= 203)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 190) && (data_out <= 220)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 27)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 55) && (data_in <= 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 108)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 122)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 186)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 155)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 222)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 123) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 28) && (data_in <= 54)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 62) && (data_out <= 81)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 160)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 224)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 17)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 109) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 101) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 230) && (data_in <= 255)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 222) && (data_out <= 255)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 15)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 15)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 255)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 103)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 223)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 230) && (data_in <= 255)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 226)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 229)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 110) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 109) && (data_out <= 134)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 120)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 223)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 152) && (data_in <= 176)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 23) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 84) && (data_out <= 103)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 231) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 24)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 152)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 225) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 103)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 103)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 173)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 68) && (data_out <= 84)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 123) && (data_in <= 145)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 151)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 143) && (data_out <= 163)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 25) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 104) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 209) && (data_in <= 230)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 233) && (data_in <= 255)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 22)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 208) && (data_in <= 229)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 59)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 36) && (data_out <= 56)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 227) && (data_out <= 255)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 41) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 167) && (data_in <= 188)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 70) && (data_out <= 84)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 230) && (data_out <= 255)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 230) && (data_out <= 255)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 230) && (data_out <= 255)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 125)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 124)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 69)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 57)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 146) && (data_in <= 167)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 22) && (data_in <= 42)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 21)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 208)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 103) && (data_in <= 122)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 84) && (data_in <= 103)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 182) && (data_in <= 201)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 188) && (data_in <= 207)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 83)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 102)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 62) && (data_in <= 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 77) && (data_in <= 96)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 121)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 20) && (data_in <= 40)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 145)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 146) && (data_in <= 166)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 187)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 169) && (data_in <= 188)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 28) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 19)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 100)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 145) && (data_out <= 164)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 130) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 43) && (data_in <= 61)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 81)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 29) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 42) && (data_out <= 61)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 131) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 131) && (data_in <= 149)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 108) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 205)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 113)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 187) && (data_out <= 207)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 95) && (data_out <= 109)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 72) && (data_out <= 84)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 238) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 19) && (data_out <= 41)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 168)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 167)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 114) && (data_in <= 130)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 113) && (data_in <= 129)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 216) && (data_in <= 232)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 78) && (data_in <= 94)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 11) && (data_in <= 28)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 112)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 98) && (data_in <= 113)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 149) && (data_out <= 164)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 109) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 15)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 110) && (data_out <= 123)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 14)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 144)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 32) && (data_in <= 48)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 15)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 46) && (data_in <= 62)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 52)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 6)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 221) && (data_in <= 237)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 14)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 92) && (data_in <= 107)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 15)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 133) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 13)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 177)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 117) && (data_in <= 132)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 5)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 110) && (data_in <= 125)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 7)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 6)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 1)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 1)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 240) && (data_in <= 255)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 49) && (data_in <= 64)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 14)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 166) && (data_in <= 181)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 165)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 13)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 61) && (data_in <= 76)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 95) && (data_in <= 109)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 9)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 2)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 11)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 7)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 207)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 13)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 77) && (data_in <= 91)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 12)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 5)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 11)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 16) && (data_in <= 31)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 12) && (data_in <= 27)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 206) && (data_in <= 220)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 228)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 228)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 11)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 1)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 114) && (data_in <= 128)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 228)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 97)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 4)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 77)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 10)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 225)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 16) && (data_in <= 30)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 179) && (data_out <= 191)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 31) && (data_in <= 45)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 135) && (data_in <= 149)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 96)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 94) && (data_out <= 103)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 225) && (data_in <= 239)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 215)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 142)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 207)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 27) && (data_out <= 57) && rclk ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 109)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 76)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 175) && (data_in <= 188)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 137) && (data_in <= 150)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 96) && (data_out <= 103)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 13) && (data_in <= 26)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 207)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 227) && (data_out <= 244)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 35) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 27) && (data_out <= 57) ##1 !rclk) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 122) && (data_in <= 134)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 75) && (data_out <= 84)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 17) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 17) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 108)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 60)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 6)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 213) && (data_in <= 224)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 60) && (data_out <= 71)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 137) && (data_in <= 149)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 53) && (data_out <= 67)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 22) && (data_in <= 34)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 162)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 110) && (data_in <= 121)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 20) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 47) && (data_out <= 57)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 48) && (data_out <= 59)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 163) && (data_in <= 174)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 47) && (data_out <= 56)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 96)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 71) && (data_in <= 82)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 11)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 148)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 74)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 117) && (data_out <= 124)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 59) && (data_in <= 70)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 6) && (data_out <= 19)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 136)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 10)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 212)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 58)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 19) && (data_out <= 33)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 106) && (data_in <= 115)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 20) && (data_out <= 33)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 10) && (data_in <= 20)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 38) && (data_in <= 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 75) && (data_in <= 84)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 94)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 9)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 68) && (data_out <= 74)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 114)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 47)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 36) && (data_out <= 45)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 69)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 105)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 122) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 93)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 46)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 245) && (data_out <= 255)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 10) && (data_out <= 19)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 124) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 67)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 136)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 90) && (data_out <= 95)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 10) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 38) && (data_in <= 42)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 89)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 23) && (data_in <= 26)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 153) && (data_out <= 255) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 69) && (data_out <= 151) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 181) && (data_out <= 255) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 24) && (data_in <= 26)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 13) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 56) && (data_out <= 117) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 118) && (data_out <= 180) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 54) && (data_out <= 108) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 1)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 109) && (data_out <= 158) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 75) && (data_out <= 114) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 206) && (data_out <= 255) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 255) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 117) && (data_out <= 158) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 160) && (data_out <= 204) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 90) && (data_out <= 126) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 206) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 38)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 42)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 89) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 127) && (data_out <= 164) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 0)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 26)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 23)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 10)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 15)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 24)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 13)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 47)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 1)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 69) && (data_out <= 156) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 6) && (data_out <= 15) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 11)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in >= 52) && (data_in <= 92)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 5) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 12) && (data_out <= 15) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 127) && (data_out <= 192) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 192) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in >= 64) && (data_in <= 85)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 0) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 195) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr >= 7) && (b_rptr <= 8)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in >= 217) && (data_in <= 240)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 160) ##1 (b_wptr == 9) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 !empty ##1 (b_wptr == 8) && (data_in >= 1) && (data_in <= 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_out >= 0) && (data_out <= 55) ##1 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 15) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_wptr >= 0) && (b_wptr <= 2) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 28) && (data_in <= 61) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 236) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in >= 28) && (data_in <= 61) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out >= 235) && (data_out <= 236)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 235) && (data_out <= 236) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (data_out >= 0) && (data_out <= 45) ##2 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##1 (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##1 (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 157) ##2 empty) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_rptr >= 3) && (b_rptr <= 5) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##4 (b_rptr == 12) && (b_wptr == 1)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 210) && (data_out <= 224) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 210) && (data_out <= 224) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in >= 13) && (data_in <= 16) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in >= 13) && (data_in <= 16) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_wptr == 0) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr >= 0) && (b_wptr <= 1) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in >= 11) && (data_in <= 47) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 168) && (data_in <= 171) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in >= 149) && (data_in <= 185) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in >= 51) && (data_in <= 61) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 235) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in >= 168) && (data_in <= 171) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 51) && (data_in <= 61) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_out >= 13) && (data_out <= 25) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_out >= 13) && (data_out <= 25)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_in >= 235) && (data_in <= 250)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (b_rptr >= 0) && (b_rptr <= 2)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (b_rptr >= 2) && (b_rptr <= 3)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 235)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 235) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 64) && (data_in <= 123) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 64) && (data_in <= 123) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 253) && (data_in <= 255)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in >= 253) && (data_in <= 255) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_wptr >= 1) && (b_wptr <= 4) ##1 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_out >= 27) && (data_out <= 33) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 27) && (data_out <= 33) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 0) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##1 (data_out >= 27) && (data_out <= 33) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##1 (data_in == 217) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_out == 0) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) ##1 (data_out >= 48) && (data_out <= 132)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 !r_en && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) && w_en ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) ##1 (data_in >= 54) && (data_in <= 149)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 48) && (data_out <= 132) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 4) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) && (data_out >= 48) && (data_out <= 132) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 166) ##3 (b_wptr >= 6) && (b_wptr <= 15) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (data_out >= 0) && (data_out <= 36) ##2 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (data_out >= 0) && (data_out <= 35) ##2 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 4)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 9) && (b_wptr <= 12) ##2 (b_wptr == 8) && (data_in >= 1) && (data_in <= 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in >= 76) && (data_in <= 85)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_out >= 0) && (data_out <= 35) ##1 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 10) && (b_wptr <= 15) ##2 (b_wptr == 8) && (data_in >= 1) && (data_in <= 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 5) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 61) && (data_out <= 63)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out == 244)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 147) && (data_out <= 154)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 61) && (data_out <= 63) && (b_rptr == 1)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 147) && (data_out <= 154) && (b_rptr == 1)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && r_en ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out >= 98) && (data_out <= 100)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 157) ##1 wclk ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 157) ##2 !wclk) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && w_en ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 12) ##2 (b_rptr == 3) ##1 (b_wptr == 0) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 89) && (data_out <= 94)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 94)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##2 (b_wptr == 0) ##1 (b_rptr == 0)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##1 (data_in == 211) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (data_out == 93) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 2) ##1 (data_in == 94) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_rptr == 5) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in >= 224) && (data_in <= 230)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr == 8) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (b_rptr == 3) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 171) && (data_in <= 172) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 142)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 228) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 132) && (data_in <= 138) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in >= 132) && (data_in <= 138) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 228) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in >= 29) && (data_in <= 33) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in >= 207) && (data_in <= 215)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in >= 150) && (data_in <= 169)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (b_rptr == 1) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 1) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 0) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_in >= 183) && (data_in <= 185) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in == 150)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 0) && (data_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 0) && (data_in == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in == 0) && (b_rptr == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (b_wptr == 0) && (data_in == 36)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (b_wptr == 0) && (b_rptr == 5)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (b_rptr == 5) && (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && w_en ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out >= 92) && (data_out <= 100)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 102) && (data_in <= 152) ##4 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 6) && (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 158) && (data_in <= 165) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out >= 92) && (data_out <= 100) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 212) ##1 empty) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 5) && (data_in <= 41) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 173) && (data_in <= 187)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 212) ##1 rclk) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 210) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 139) && (data_out <= 160) ##1 (b_rptr == 3) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 222) && (data_in <= 253) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 0) && (b_rptr <= 3) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in >= 0) && (data_in <= 117) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 119) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 61) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 122) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 65) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 66) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 129) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 73) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 0) && (data_out <= 114) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 54) && (data_out <= 114) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 44) && (data_out <= 94) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 51) && (data_out <= 102) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 54) && (data_out <= 111) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 39) && (data_out <= 84) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 190) && (b_wptr == 2)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 !rclk && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 2) && (data_in == 190)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 !w_en && (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 2) && (b_wptr <= 7) ##3 (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 2) && (b_wptr <= 6) ##3 (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 164) && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 2) && (b_wptr <= 5) ##3 (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 82) && (data_out <= 164) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && r_en ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 r_en ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !empty ##2 (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 2) && (b_wptr <= 5) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 136) && (data_out <= 192) && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 136) && (data_out <= 192) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 191) && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 126) && (data_out <= 191) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && rclk ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 123) && (data_out <= 255) && (b_wptr == 0) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 123) && (data_out <= 255) ##4 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 full ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !w_en ##3 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 97) && (data_in <= 149) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !wclk ##3 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 0) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !w_en ##2 (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 0) && (b_rptr <= 1) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 0) && (b_rptr <= 2) ##2 (b_wptr == 2) && (data_out == 55)) |-> (b_rptr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##3 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 129) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 163)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 97) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 97) && (b_rptr == 0) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##2 (data_out == 100)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##2 (b_rptr == 5)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in >= 13) && (data_in <= 14) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 5) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out >= 233) && (data_out <= 235) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out >= 233) && (data_out <= 235) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in >= 13) && (data_in <= 14) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out >= 233) && (data_out <= 235) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in >= 192) && (data_in <= 204) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 3) && (b_wptr <= 5) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##1 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (b_rptr >= 3) && (b_rptr <= 4) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##1 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 4) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 5) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 6) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 0) && (b_rptr <= 5) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 7) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 0) && (b_rptr <= 6) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 8) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) && (b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr >= 0) && (b_rptr <= 7) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 7) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 4) && (b_rptr <= 6) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 3) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 184) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && empty ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 0) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in == 168) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 1) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in == 11) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr == 0) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_rptr == 6) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in == 185) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr == 1) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 168) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) && w_en ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) && r_en ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr == 11) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 236) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 (b_rptr == 6)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_rptr == 4) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_wptr == 6) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##1 !empty ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 empty) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##1 wclk ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_wptr == 2) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_rptr == 4) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in == 28) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (data_in == 124) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in == 69) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (b_wptr == 10) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) && empty ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 28) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in == 149) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##1 (data_in == 95) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 4) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 15) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 rclk) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_rptr == 15) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 4) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 124) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr == 4) && (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_in == 118)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (b_rptr == 2)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_in == 250)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_in == 235)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_out == 13)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (b_rptr == 0)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (b_rptr == 3)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 (data_out == 25)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && rclk ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 121) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 236)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 121) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 133)) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 126) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 236) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 201) && (data_in <= 255) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 59) && (data_out <= 124) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 59) && (data_out <= 124) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 0) && (b_wptr <= 7) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_out >= 117) && (data_out <= 184) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 167) && (data_in <= 255) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 0) && (b_wptr <= 5) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 4) && (b_rptr <= 10) ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 167) && (data_in <= 255) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr >= 11) && (b_rptr <= 15) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 0) && (b_wptr <= 4) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 135) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 rclk ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 0) && (b_wptr <= 3) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 0) && (b_wptr <= 2) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !rclk ##3 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !empty ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 167) && (data_in <= 255) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 183) && (data_in <= 255) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 empty ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 r_en ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 0) && (b_wptr <= 8) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 165) && (data_in <= 255) ##3 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 0) && (b_wptr <= 6) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 129) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && r_en ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 0) && (b_wptr <= 5) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 126) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 199) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 241) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 134)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 37) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 24)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 126)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 253) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 177)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 255)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 199)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 !full && (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 !wclk && (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 253)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1) && w_en) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 255) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr == 1) && (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr == 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 134) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 24) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 241)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (data_in == 37)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 177) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 4) && (b_wptr <= 9) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 3) && (b_wptr <= 6) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 4) && (b_wptr <= 8) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in >= 0) && (data_in <= 82) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 4) && (b_wptr <= 6) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 123) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 84) && (data_out <= 164) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in >= 0) && (data_in <= 58) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr >= 3) && (b_wptr <= 5) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 37) && (data_out <= 90) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in >= 0) && (data_in <= 64) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 41) && (data_out <= 78) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 !wclk ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 37) && (data_out <= 84) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 37) && (data_out <= 86) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in >= 0) && (data_in <= 55) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 47) && (data_out <= 108) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 47) && (data_out <= 102) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_out >= 51) && (data_out <= 111) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 !empty ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in >= 0) && (data_in <= 50) ##1 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_out >= 37) && (data_out <= 84) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_out >= 38) && (data_out <= 86) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && rclk ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 3) && (b_wptr <= 8) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 3) && (b_wptr <= 8) && (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 198) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr >= 0) && (b_rptr <= 2) ##1 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 191) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 199) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 187) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 186) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 211) && (data_in <= 255) ##2 (data_in == 222)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 8) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 126) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 10) && (b_wptr >= 0) && (b_wptr <= 1) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr >= 6) && (b_rptr <= 10) ##4 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 11) && (b_rptr <= 15) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 9) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 10) && (b_rptr <= 15) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 9) && (b_rptr <= 15) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 8) && (b_rptr <= 15) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 7) && (b_rptr <= 15) ##2 (data_in == 222) && (b_wptr >= 0) && (b_wptr <= 1)) |-> (b_rptr >= 3) && (b_rptr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 9) && (b_wptr <= 10) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_wptr >= 0) && (b_wptr <= 7) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 80) && (data_in <= 165) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 9) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 0) && (data_out <= 37) ##1 (b_wptr == 4) ##2 !full) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 0) && (data_out <= 58) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 0) && (data_out <= 37) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 0) && (data_out <= 81) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 0) && (data_out <= 122) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) && (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) && (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 153) && (data_in <= 203) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 0) && (b_rptr <= 3) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 0) && (b_rptr <= 7) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 220) && (data_in <= 231)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##2 (b_rptr == 1)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##2 (b_rptr == 5)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##2 (b_wptr == 12)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##2 (data_in == 148)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##2 (data_in == 124)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_in == 126) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 27) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 (b_wptr == 4)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 248) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##1 !full && (b_rptr == 14) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_in == 80) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) && full ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##1 !rclk ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !w_en && (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 126) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 !r_en) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##1 (data_in == 73) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##1 (b_rptr == 14) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 w_en) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_out == 33) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 (b_rptr == 8)) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) ##1 (data_in == 114) ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 33) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 wclk) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 80) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_out == 27) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##1 w_en ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_in == 248) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 110) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr == 4) && (data_in == 110) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_wptr == 0) ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 15) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && r_en ##1 (b_rptr == 1) && (b_wptr == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 71) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 167) && (data_in <= 255) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !empty ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 130) && (data_in <= 255) ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 129) && (data_in <= 255) ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 166) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 182) && (data_in <= 255) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_in >= 183) && (data_in <= 255) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr == 8) && (data_in == 31) ##1 !r_en) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 0) && (b_rptr <= 5) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (data_in == 31) ##1 (b_rptr == 2)) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 4) && (b_rptr <= 6) ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 w_en ##1 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 0) && (data_in <= 129) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !w_en ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 7) && (b_rptr <= 10) ##1 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 !wclk ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_in >= 0) && (data_in <= 127) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (data_out >= 58) && (data_out <= 124) ##1 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_out >= 58) && (data_out <= 124) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 full ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 5) && (b_rptr <= 8) ##1 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 4) && (b_rptr <= 10) ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 0) && (b_rptr <= 2) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 0) && (b_rptr <= 4) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 0) && (b_rptr <= 7) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##2 (b_rptr >= 0) && (b_rptr <= 6) ##1 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr >= 5) && (b_rptr <= 10) ##2 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_out >= 58) && (data_out <= 93) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 193) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr >= 8) && (b_wptr <= 10) ##2 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 7)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 181) && (data_out <= 255) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (data_in >= 144) && (data_in <= 145)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##1 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 208) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 95) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10) ##1 (b_rptr == 0) ##1 (data_out >= 235) && (data_out <= 242) && (b_wptr == 14) ##2 1) |-> (b_wptr >= 0) && (b_wptr <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 167) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 85) && (data_in <= 167) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 6) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 12) ##4 (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 4) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 12) && (b_wptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (empty ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 9) && (b_wptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!full ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 54) && (data_out <= 117) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out == 29)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out == 29) && (b_rptr == 1)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 13) ##3 (data_out == 100) ##1 (b_wptr == 15)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 185) && (data_in <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 166) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 5) && (b_wptr <= 10) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 10) && (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 181) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 60) && (data_out <= 126) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 80) && (data_out <= 162) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 52) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 60) && (data_out <= 124) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 78) && (data_in <= 80) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 81) && (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 0) && (data_in <= 81) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 165) && (data_in <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 80) && (data_in <= 165) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 12) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 123) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 102) && (data_in <= 152) ##2 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##2 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 169) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 180) && (data_in <= 218) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##3 (data_out >= 223) && (data_out <= 230) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##3 (data_in == 246) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 168) && (data_in <= 213) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 189) && (data_in <= 255) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && rclk ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##2 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 7) && (b_wptr <= 10) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 13) && (b_rptr <= 15) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 171) && (data_in <= 255) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##2 (data_in == 172) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##2 (data_out >= 223) && (data_out <= 230) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 142)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 2)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !full && (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 13)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210) && empty) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210) && wclk) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##1 (data_out >= 223) && (data_out <= 228) ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 92) && (data_in <= 139) ##2 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 255) ##1 (data_out >= 223) && (data_out <= 230) ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && full ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (!full ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##3 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 130) && (data_in <= 255) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && r_en ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) ##1 (data_in >= 129) && (data_in <= 136)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 255) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_in >= 204) && (data_in <= 255) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 37) && (data_out <= 82) ##2 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 118) && (data_in <= 184) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 37) && (data_out <= 84) ##2 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##2 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_in >= 194) && (data_in <= 255) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 194) && (data_in <= 255) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 7) && (b_wptr <= 15) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr >= 0) && (b_wptr <= 2) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##2 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr >= 0) && (b_wptr <= 4) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 !rclk ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr >= 0) && (b_wptr <= 6) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && r_en ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr == 0) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 90) && (data_in <= 160) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in >= 8) && (data_in <= 23) ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 93) && (data_in <= 144) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in >= 8) && (data_in <= 45) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 228) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in >= 8) && (data_in <= 103) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 8) && (data_in <= 45) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 8) && (data_in <= 103) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 90) && (data_in <= 246) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 6) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 82) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 45) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_wptr == 6) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in == 224) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr == 11) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in == 13) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 13) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 172) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 207) && (data_in <= 246) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 129) && (data_in <= 246) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 211) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 248) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr == 11) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 248) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 10) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_wptr == 13) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 90) && (data_in <= 103) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in >= 8) && (data_in <= 103) ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr == 0) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 8) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in == 93) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 13) && (data_in <= 93) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 90) && (data_in <= 129) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 45) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 211) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 82) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 w_en ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 11) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr == 10) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (data_in == 172) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 8) && (data_out >= 228) && (data_out <= 230) ##4 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_out >= 199) && (data_out <= 230) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_rptr == 3) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 0) && (b_wptr <= 5) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 2)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in == 160) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 8) && (data_in <= 246) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in == 70) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 empty ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 11) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 14)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in >= 8) && (data_in <= 103) ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 !rclk ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_wptr == 15) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_in == 240) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1) && w_en) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1) && wclk) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 143) && (data_in <= 214) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in >= 214) && (data_in <= 246) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 230)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 11)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in == 60) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 207)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (b_rptr == 8) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in == 8) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (b_wptr == 6) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 144)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 93)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 !r_en ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 (data_in == 171) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 13)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 !rclk && (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 !full ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in == 13) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##4 (data_in == 224)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 empty ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (b_wptr == 10) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (b_wptr == 15) ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr >= 10) && (b_rptr <= 11) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 !empty ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr == 3) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 0) && (b_wptr <= 8) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_out >= 199) && (data_out <= 230) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in == 214) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 8) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr == 4) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_rptr == 1) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_rptr == 15) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_wptr >= 6) && (b_wptr <= 8) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in == 90) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 full ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##1 (data_out >= 199) && (data_out <= 230) ##3 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr == 13) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in == 8) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr == 7) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (data_in == 160) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in >= 206) && (data_in <= 214) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 4) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_out == 32) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 w_en ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 2) && (b_wptr <= 5) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_rptr >= 13) && (b_rptr <= 15) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 4) && (b_wptr <= 6) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 rclk ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##2 wclk ##2 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && rclk ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 4) && (b_wptr <= 5) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr >= 8) && (b_rptr <= 11) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_rptr >= 10) && (b_rptr <= 15) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 3) && (b_wptr <= 5) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_rptr >= 7) && (b_rptr <= 15) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) && (b_rptr >= 8) && (b_rptr <= 14) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 14) && (data_out >= 228) && (data_out <= 230) ##4 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 228) && (data_out <= 230) ##3 (b_wptr >= 3) && (b_wptr <= 8) ##1 (b_wptr == 1)) |-> (b_rptr >= 4) && (b_rptr <= 6));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 56) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 123) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##1 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 169) && (data_in <= 255) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_in >= 169) && (data_in <= 255) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 138)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##2 !empty) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 167) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 132) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##2 !wclk) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 8) && (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 138) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 167) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 132) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !wclk && (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 223) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 10) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 64) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 10) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) && (b_rptr == 8) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 223) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##1 (b_rptr == 14) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##2 (b_wptr == 11)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !r_en && (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 182) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##1 (b_wptr == 1) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 8) && (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) && full ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##1 !full ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##2 (b_rptr == 2)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !w_en && (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) ##2 rclk) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 138) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) && (b_wptr == 8) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 64) && (data_out >= 132) && (data_out <= 164) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) && (data_in == 182) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 73) && (data_in <= 140) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 170) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 73) && (data_in <= 140) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 85) && (data_in <= 170) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 66) && (data_in <= 118) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 118) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 87) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 130) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 29) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 86) && (data_out <= 136) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 54) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 33) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 3) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##1 (data_in == 90) ##1 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 82) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 214)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 89)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 243)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 207)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 169)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 36)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 154)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 44)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 81)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 157)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 98) && (data_out <= 169) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 98) && (data_out <= 169) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_out == 88)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) ##1 (data_in == 215)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##2 (data_in == 24)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##2 (data_in == 69)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##2 (data_in == 121)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##2 (b_wptr == 6)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 132) && (data_out <= 164) ##2 (data_in == 148)) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 72) && (data_out <= 160) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 72) && (data_out <= 160) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 191) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_in == 183) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 34) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 81) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 185) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) && w_en ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 13) && (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 rclk) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) && (b_rptr == 13) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 (b_wptr == 15)) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 !r_en) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !full && (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 243) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 154) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_in == 217) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 108) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) && empty ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !wclk && (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) && (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 124) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 202) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 2) ##2 (data_out == 147)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 82) && (data_in <= 169) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 1) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 129) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr >= 8) && (b_rptr <= 15) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 7) ##1 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##2 (b_rptr == 3) ##2 (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 7) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 7) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 7) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 0) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (b_wptr == 0) && (data_in == 123)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (data_in == 210)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 8) && (b_wptr <= 11) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 6) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 6) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 6) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 7) && (b_rptr <= 10) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 119) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 4) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 124) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 8) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 9) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 218)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out >= 94) && (data_out <= 97)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out >= 71) && (data_out <= 73)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 4) && (b_rptr <= 9) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 133) && (data_in <= 197) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 157) && (data_in <= 197) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 157) && (data_in <= 247) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && rclk ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 9) && (b_wptr <= 11) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 82) && (data_in <= 169) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 190) && (data_out <= 220) ##1 (b_wptr == 0) ##3 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 5) && (b_wptr <= 10) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 157) && (data_in <= 251) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 125) && (data_out <= 186) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 4) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && wclk ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr >= 1) && (b_wptr <= 4) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 130) && (data_out <= 188) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && wclk ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 157) && (data_in <= 184) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 124) && (data_out <= 188) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) (empty ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 123) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && w_en ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 98) && (data_in <= 169) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 124) && (data_out <= 186) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 2) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && rclk ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr >= 1) && (b_wptr <= 2) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 7) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 !full && (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 242)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 144)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 !wclk && (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (b_wptr == 15)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 100)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 56)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (b_wptr == 8)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (b_rptr == 13)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out >= 2) && (data_out <= 125) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 92)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) ##1 !empty && (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 113) && (data_in <= 153) && (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 113) && (data_in <= 153) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && empty ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 84) && (data_in <= 128) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (data_out >= 0) && (data_out <= 109) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out >= 73) && (data_out <= 125) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr == 1) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (data_out >= 2) && (data_out <= 109) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 7) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in >= 157) && (data_in <= 165) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in == 158) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out == 100) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 78) && (data_in <= 166) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in == 165) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 !r_en ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out >= 86) && (data_out <= 125) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0) && empty) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 full ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 empty ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 81) && (data_in <= 128) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) && (data_in >= 147) && (data_in <= 253) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in == 115) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in == 41) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) && (data_in >= 194) && (data_in <= 253) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out == 242) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 5) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) && (data_in >= 194) && (data_in <= 230) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out == 92) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (b_wptr == 11) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 5) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (b_wptr >= 3) && (b_wptr <= 8) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 !rclk ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_out == 144) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) && w_en ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_rptr == 3) && (data_in == 251) ##1 1) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 rclk ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (b_rptr >= 6) && (b_rptr <= 10) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 212) ##1 !r_en) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 128) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (data_in >= 0) && (data_in <= 41) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (data_in >= 0) && (data_in <= 69) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 128) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (b_rptr >= 10) && (b_rptr <= 15) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 187)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (b_rptr >= 8) && (b_rptr <= 15) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 81) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (b_rptr >= 10) && (b_rptr <= 12) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !rclk && (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) && full ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 81) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && w_en ##3 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 !r_en ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 146)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) && w_en ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 230)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 !w_en ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 245)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 246) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (data_in >= 137) && (data_in <= 253) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (b_wptr >= 7) && (b_wptr <= 15) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (b_wptr >= 11) && (b_wptr <= 15) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 246) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 154) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 34) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##2 (data_in >= 0) && (data_in <= 108) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 154) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 201) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 8) && (b_rptr <= 10) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 34) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 (b_wptr >= 10) && (b_wptr <= 15) ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 3) ##1 wclk ##2 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 173)) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && wclk ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 158) && (data_out <= 186) ##2 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 86) && (data_in <= 165) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 9) && (b_rptr <= 10) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 66) && (data_in <= 128) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 12) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 9) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 131) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 189) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr == 9) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 78) && (data_in <= 119) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 2) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 202) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (b_wptr == 0) && (data_in == 53)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr == 10) ##1 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 66) && (data_in <= 128) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 75) && (data_in <= 100) ##2 !r_en && (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 79) && (data_in <= 158) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 59) && (data_in <= 128) ##2 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 59) && (data_in <= 120) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 79) && (data_in <= 155) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 183) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 95) && (data_in <= 143) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 99) && (data_in <= 147) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 98) && (data_in <= 147) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 188) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 236) && (data_out <= 252) ##3 (data_in == 98)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 9) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 56) && (data_in <= 118) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 9) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 95) && (data_in <= 107) ##3 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 126) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 171) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 68) && (data_in <= 133) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 102) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 72) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 12) && (data_out == 72)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 12) && (data_out == 102)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 12) && (data_out == 197)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 12) && (data_out == 79)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (b_wptr == 12) && (data_out == 181)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 197) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 181) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_out == 79) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 4) && (b_rptr <= 8) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 47) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) && (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 54) && (data_in <= 102) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 228) ##1 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##2 (b_wptr == 0) ##1 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##2 (data_in == 212) && (b_rptr == 0) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 82) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_out >= 0) && (data_out <= 82) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 9) && (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 4) && (b_rptr <= 9) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 43) && (data_out <= 88) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_out >= 0) && (data_out <= 56) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 56) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 98) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 1) && (data_in <= 122) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) && (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 7) && (b_rptr <= 15) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 0) && (data_in <= 122) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 0) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && rclk ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (b_wptr >= 0) && (b_wptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (b_wptr >= 0) && (b_wptr <= 5) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 36) && (data_out <= 84) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 181) && (data_in <= 191) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 181) && (b_rptr == 0) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 9) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 181) && (data_in <= 191) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 181) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 9) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 0) && (data_in <= 128) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 126) && (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) && (data_out >= 0) && (data_out <= 126) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 4) && (data_in <= 133) ##1 (b_rptr == 3) ##1 (b_rptr == 12)) |-> (data_in >= 150) && (data_in <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 10) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (data_out >= 172) && (data_out <= 247) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 56) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (data_out >= 110) && (data_out <= 247) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 63) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 !r_en ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_wptr >= 4) && (b_wptr <= 8) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 3) && (data_out <= 6) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_wptr >= 0) && (b_wptr <= 7) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 7) && (b_rptr <= 9) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 !empty ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out >= 0) && (data_out <= 61) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##2 (data_out == 235)) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 6) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out >= 0) && (data_out <= 54) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 8) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out >= 0) && (data_out <= 61) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out >= 0) && (data_out <= 54) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 3) && (data_out <= 4) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##4 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 7) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 2) && (data_out <= 7) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 4) && (data_out <= 8) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (data_in >= 3) && (data_in <= 118) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 !wclk ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 !r_en && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 4) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 86) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 7) && (b_rptr <= 15) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 2) && (data_out <= 4) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 !rclk ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (data_out >= 0) && (data_out <= 8) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !w_en && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (b_wptr >= 8) && (b_wptr <= 10) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (data_in >= 3) && (data_in <= 86) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 full ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_rptr >= 7) && (b_rptr <= 11) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 !wclk ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out == 235) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 13) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 196) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 75) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out == 48) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out == 81) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out == 235) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 159) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 !w_en ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out == 81) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 16) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out == 48) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (b_wptr >= 7) && (b_wptr <= 15) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 16) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out >= 0) && (data_out <= 119) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 159) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out == 100) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 7) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 13) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 14) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in == 196) && (b_rptr == 12) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_out >= 0) && (data_out <= 119) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 75) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_out == 100) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_rptr >= 9) && (b_rptr <= 12) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in == 14) ##2 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 81) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in == 204) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 !w_en && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in == 226) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !empty && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (b_wptr >= 8) && (b_wptr <= 15) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 !full && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 2) && (b_wptr <= 4) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 235) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12) && r_en) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in == 249) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 full ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 100) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##3 (b_rptr == 7) && (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) && wclk ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 !wclk) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (b_wptr >= 0) && (b_wptr <= 5) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in == 103) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 42) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 r_en) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_in == 192) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 61) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 (b_rptr >= 6) && (b_rptr <= 15) ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 !empty && (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_rptr >= 6) && (b_rptr <= 15) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 43) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##2 !r_en ##1 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 71) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_wptr >= 0) && (b_wptr <= 5) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (data_in >= 131) && (data_in <= 252) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 77) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_wptr >= 0) && (b_wptr <= 2) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (b_wptr >= 0) && (b_wptr <= 2) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_out >= 35) && (data_out <= 44)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in >= 113) && (data_in <= 118)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) && (data_in >= 1) && (data_in <= 39) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (data_in >= 1) && (data_in <= 39) && (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 3) && (data_in <= 88) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (data_in >= 202) && (data_in <= 252) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 3) && (b_wptr <= 7) && (data_out >= 0) && (data_out <= 24) ##3 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in >= 251) && (data_in <= 253) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 24) ##1 (data_in >= 176) && (data_in <= 252) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in >= 127) && (data_in <= 128) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 0) && (data_in <= 42) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 0) && (data_in <= 43) ##2 (b_wptr == 12)) |-> (data_in >= 97) && (data_in <= 149));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##2 (b_wptr == 13) && (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##2 (data_out == 2) && (b_wptr == 13) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_out >= 35) && (data_out <= 44) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (b_rptr == 3) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 75)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in == 26) && (b_rptr == 12)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr == 12) && (data_in == 26)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##1 (b_wptr == 0) ##1 (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 101) ##4 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) && (data_out >= 155) && (data_out <= 160) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 155) && (data_out <= 160) && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 34) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (b_wptr == 10)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_in >= 127) && (data_in <= 128)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_out >= 155) && (data_out <= 160)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 59) && (data_out <= 123) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 3) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 3) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 78) ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in >= 240) && (data_in <= 246)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out >= 243) && (data_out <= 247)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in >= 150) && (data_in <= 151) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 94) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in >= 80) && (data_in <= 94) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in >= 80) && (data_in <= 94) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_wptr == 0) ##1 (data_in == 212) ##1 1) |-> (data_out >= 191) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 0) && (b_wptr == 3) ##3 (b_wptr == 0)) |-> (data_out >= 38) && (data_out <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_rptr == 3) ##1 (data_out == 150) ##2 1) |-> (data_out >= 194) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 130) && (data_in <= 192) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 65) ##3 (b_wptr == 8) && (data_in >= 1) && (data_in <= 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 69) && (data_in <= 135) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 130) && (data_in <= 192) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 122) && (data_in <= 185) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_out >= 0) && (data_out <= 55) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_out >= 0) && (data_out <= 61) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_out >= 0) && (data_out <= 74) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 55) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 58) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in >= 226) && (data_in <= 227) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 54) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 187) && (data_out <= 207) ##1 (b_wptr == 0) ##3 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 6) && (b_wptr <= 15) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 174) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 74) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 0) && (b_rptr <= 7) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 49) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 !full && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255) && (data_out >= 64) && (data_out <= 92)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_out >= 64) && (data_out <= 92) && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 45) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 42) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_out >= 0) && (data_out <= 119) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 255) ##4 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 129) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 202) ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 106) ##3 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (data_out >= 0) && (data_out <= 56) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 51) && (data_in <= 100) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (data_out >= 0) && (data_out <= 69) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 149) && (data_in <= 201) ##2 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 48) ##3 (b_wptr == 8) && (data_in >= 1) && (data_in <= 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_out >= 0) && (data_out <= 21) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_rptr >= 2) && (b_rptr <= 3) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 130) && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 0) && (data_in <= 130) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_out >= 0) && (data_out <= 69) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && w_en ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 200) && (data_in <= 255) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 205) && (data_in <= 252) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 178) && (data_in <= 252) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && wclk ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 9) ##2 (data_out >= 2) && (data_out <= 36) && (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 204) && (data_in <= 255) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 166) && (data_in <= 252) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) && (data_in >= 165) && (data_in <= 255) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 6) ##4 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 !r_en ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 5) ##3 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_in >= 192) && (data_in <= 255) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_rptr >= 12) && (b_rptr <= 15) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_wptr >= 2) && (b_wptr <= 6) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 37) ##3 (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_rptr >= 10) && (b_rptr <= 15) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_wptr >= 4) && (b_wptr <= 6) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_rptr >= 11) && (b_rptr <= 15) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 empty ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_rptr >= 9) && (b_rptr <= 15) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_in >= 189) && (data_in <= 210) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_in >= 192) && (data_in <= 223) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (data_in >= 188) && (data_in <= 210) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_rptr >= 12) && (b_rptr <= 15) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_rptr >= 7) && (b_rptr <= 15) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 rclk ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_rptr >= 11) && (b_rptr <= 15) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 !w_en ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 10) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (b_wptr >= 7) && (b_wptr <= 15) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 !full && (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (data_in == 84)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (b_wptr == 14) && rclk) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##3 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 !r_en ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (b_wptr == 9)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (data_in == 145)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 !r_en && (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (data_in == 195)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_rptr >= 9) && (b_rptr <= 15) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 (b_rptr == 4) && (data_in == 144)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##4 !w_en && (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_wptr >= 0) && (b_wptr <= 5) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 full ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 66) ##1 rclk) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_wptr >= 0) && (b_wptr <= 2) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##2 (b_wptr >= 0) && (b_wptr <= 6) ##2 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (b_rptr >= 3) && (b_rptr <= 7) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (b_rptr >= 0) && (b_rptr <= 6) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (b_rptr >= 3) && (b_rptr <= 5) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 wclk ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (data_out >= 2) && (data_out <= 36) && (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_in >= 0) && (data_in <= 63) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_in >= 0) && (data_in <= 89) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 (data_in >= 0) && (data_in <= 52) ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 6) ##3 w_en ##1 (b_rptr == 4) && (b_wptr == 14)) |-> (data_out >= 0) && (data_out <= 57));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 7) ##2 (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_in == 66) ##1 rclk) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 193) && (data_in <= 255) ##3 (b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 210)) |-> (data_in >= 48) && (data_in <= 96));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 8) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_rptr == 3) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 195) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 9) && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 6) && (b_wptr <= 9) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 176) && (data_out <= 255) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 5) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in >= 67) && (data_in <= 79) && (data_out >= 154) && (data_out <= 195) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 3) ##1 (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 162) && (data_out <= 255) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && wclk ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 125) && (data_out <= 255) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 47) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##1 (b_rptr == 0) ##1 (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 12) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 12) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 29) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 29) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 0) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 242) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 206) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 150) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 48) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 204) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 171) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 171) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !empty && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 47) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 0) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 204) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 !rclk) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 48) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 empty) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 150)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 150) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 136) ##1 !full) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) && wclk ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 0)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 1)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 176)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 206) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##2 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 242) && (b_wptr >= 8) && (b_wptr <= 9) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 9) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out == 150)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out == 12)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_out == 210) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out == 242)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out == 247)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 173) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) ##1 (data_out == 86)) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 0) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 36) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 215) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_out == 150) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 111) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) && (data_in == 249) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 157) ##1 (b_wptr == 0) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 162) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 242) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 98) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 176) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 56) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 150) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 80) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 0) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 255) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 157) ##2 (b_wptr == 5)) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 188) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##2 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 66) && (data_in <= 119) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 119) && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 169) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 7) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 70) && (data_in <= 130) && (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 70) && (data_in <= 130) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 123) && (data_out <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (data_out >= 118) && (data_out <= 184) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (data_out >= 135) && (data_out <= 191) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 9) && (data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 rclk) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 78) ##1 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##2 (b_rptr == 0) && (data_out == 157) ##2 1) |-> (data_in >= 126) && (data_in <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 201) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 !rclk ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 wclk ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 empty ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_out >= 0) && (data_out <= 59) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 237) && (data_out <= 242) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_out >= 237) && (data_out <= 242) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && wclk ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 206) && (data_out <= 242) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_out >= 206) && (data_out <= 242) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##3 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_out >= 179) && (data_out <= 242) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 179) && (data_out <= 242) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_in >= 159) && (data_in <= 251) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 !r_en ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 159) && (data_in <= 251) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_in >= 127) && (data_in <= 251) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && (data_in >= 79) && (data_in <= 164) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##3 (b_rptr == 12) && (data_in == 53)) |-> (data_out >= 86) && (data_out <= 136));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 251) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 79) && (data_in <= 164) && (data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) ##1 (data_in == 24)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_out >= 0) && (data_out <= 86) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_wptr >= 6) && (b_wptr <= 8) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && (data_out >= 141) && (data_out <= 242) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 141) && (data_out <= 242) && (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && empty ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) && w_en ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 85) && (data_in <= 170) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 170) && (b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 197) && (data_in <= 224) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_wptr >= 5) && (b_wptr <= 8) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 !w_en ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 rclk) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (data_out >= 99) && (data_out <= 255) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (data_out >= 97) && (data_out <= 255) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (data_out == 238) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 !rclk && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 174) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 (b_wptr == 14)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_wptr == 11) && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) && full ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 !w_en && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) && (b_wptr == 11) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) && wclk ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) && empty ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_out == 144) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 40) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) && rclk ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_out == 132) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 (b_wptr == 7)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 !r_en ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 197) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 214) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 w_en) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 241) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 62) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_in == 253) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 210) && (data_out <= 228) ##3 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (data_out == 224) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 !rclk) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_out >= 17) && (data_out <= 56) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 210) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 130) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && w_en ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_wptr >= 4) && (b_wptr <= 8) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_out >= 19) && (data_out <= 68) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 200) && (data_in <= 255) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_rptr == 12)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 188) && (data_in <= 207) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_wptr >= 0) && (b_wptr <= 7) ##1 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_wptr >= 4) && (b_wptr <= 7) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 154) && (data_out <= 255) ##3 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 3) && (b_rptr <= 6) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 12) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_wptr >= 5) && (b_wptr <= 8) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##3 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && empty ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##4 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 17) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##4 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 20) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && (data_in >= 66) && (data_in <= 131) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_wptr >= 5) && (b_wptr <= 7) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 131) && (data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!full && (data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##3 (b_rptr == 9) ##1 (data_in == 12)) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && r_en ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && r_en ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 65) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 52) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 66) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) && (data_out >= 0) && (data_out <= 37) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) && (data_in >= 0) && (data_in <= 127) ##3 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 45) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 47) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 62) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 85) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_in >= 0) && (data_in <= 84) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 154) && (data_out <= 255) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 3) && (b_rptr <= 7) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_out == 131)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && r_en ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 0) && (b_rptr <= 8) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 4) && (b_rptr <= 9) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 7) ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!full ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !r_en ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 7) ##3 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_out >= 126) && (data_out <= 188) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 96) && (data_in <= 138) ##1 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 wclk ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 78) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && rclk ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_out >= 136) && (data_out <= 190) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 2) && (b_wptr <= 4) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 10) ##3 (b_rptr == 0) ##1 (data_in == 125)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 3) && (b_rptr <= 8) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 97)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 73)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 120)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (b_wptr == 0)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out == 162)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 248)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 35) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 10)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 87)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119) && empty) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 full ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119) && rclk) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 204)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 94)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 !full && (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out == 71)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 150)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 109) && (data_in <= 156) ##2 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 40) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 6) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 125) && (data_in <= 188) ##2 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 77) && (data_in <= 162) ##1 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) && (data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 rclk) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr >= 4) && (b_wptr <= 9) ##1 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##1 (b_wptr == 0) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 223) ##3 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_out >= 110) && (data_out <= 173) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##3 (b_wptr == 8) && (data_in == 31) ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 58) ##1 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 102) && (data_in <= 152) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 141) && (data_in <= 201) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 125) && (data_in <= 188) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 94) && (data_in <= 142) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 4) && (b_rptr <= 6) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 !r_en ##1 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 empty ##1 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 171) && (data_in <= 255) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_out >= 84) && (data_out <= 163) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 100) && (data_in <= 150) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 9) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 236) && (b_rptr == 0) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 72) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 22) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 250) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 41) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 191) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 112) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 250) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 72) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 22) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 191) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in == 41) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 1) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 236) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 112) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 8) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 246) && (data_out <= 248) && (b_rptr == 0) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 246) && (data_out <= 248) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) && full ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 95) && (data_in <= 109) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 178) && (data_in <= 255) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 178) && (data_in <= 255) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 236) && (data_out <= 252) ##1 (data_out == 6) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 236) && (data_out <= 252) ##1 (data_in == 171) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 133) && (data_in <= 255) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 246) && (data_out <= 252) && (b_rptr == 0) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 236) && (data_out <= 252) ##1 (data_in == 127) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 133) && (data_in <= 255) && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 246) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##1 !wclk ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 145)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 222)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##1 w_en ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 wclk) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_out == 44)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 rclk) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 249)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_out == 6)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 48)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 71)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 118)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 (b_wptr == 7)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##3 (data_in == 113)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##1 r_en ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##1 !empty ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 5) && (b_rptr <= 8) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 !w_en && (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in == 0) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 !full && (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in == 251) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_wptr == 5) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in == 128) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in == 253) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_out == 44) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 0) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (data_in == 191) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 202) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_in == 231) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_in == 12) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_out == 44) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_in == 167) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (b_rptr == 4) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_out == 6) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_in == 142) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##2 (data_in == 190) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 4) && (b_rptr <= 7) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && r_en ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 131) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 126) && (data_in <= 255) ##2 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr >= 0) && (b_rptr <= 4) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (b_wptr >= 8) && (b_wptr <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 130) && (data_in <= 255) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 15) && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (b_wptr >= 6) && (b_wptr <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr >= 0) && (b_rptr <= 6) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 7) && (b_rptr <= 10) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in >= 132) && (data_in <= 249) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr >= 4) && (b_rptr <= 8) ##2 (b_wptr == 2) && (b_rptr == 9) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr >= 0) && (b_rptr <= 3) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 !wclk ##2 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 full ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 57)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_out >= 131) && (data_out <= 169) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_out >= 131) && (data_out <= 177) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_out >= 131) && (data_out <= 177) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_out >= 131) && (data_out <= 169) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_out >= 147) && (data_out <= 186) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 10) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_out >= 131) && (data_out <= 184) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 15) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 9) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (b_wptr >= 11) && (b_wptr <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_out >= 97) && (data_out <= 163) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14) && full) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 6) && (data_in <= 226) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14) && wclk) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 11) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_out >= 3) && (data_out <= 163) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14) && (b_rptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 53) && (data_in <= 224) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr >= 0) && (b_rptr <= 1) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_out >= 119) && (data_out <= 163) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_out >= 73) && (data_out <= 163) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14) && r_en) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 6) && (b_wptr <= 10) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_out >= 119) && (data_out <= 163) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 !w_en && (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_rptr == 14) && (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 8) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 8) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 8) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_rptr >= 6) && (b_rptr <= 9) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 53) && (data_in <= 113) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 !w_en ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 78) && (data_in <= 127) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 6) && (data_in <= 118) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 62) && (data_in <= 118) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 53) && (data_in <= 140) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 80) && (data_in <= 162) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 6) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 !empty ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (data_in >= 78) && (data_in <= 149) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 (b_rptr == 6) ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##1 rclk ##1 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) && (b_rptr >= 10) && (b_rptr <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_out >= 144) && (data_out <= 163) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_out >= 144) && (data_out <= 163) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && full ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 0) && (data_in <= 126) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && rclk ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 86) && (data_in <= 127) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 0) && (data_in <= 125) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 82) && (data_in <= 164) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 155) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in >= 135) && (data_in <= 193) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 16) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 75) && (data_in <= 155) && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 129) && (data_in <= 244) && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 130) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 16) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && empty ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 141) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 155) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 130) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 135) && (data_in <= 193) && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 38) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 38) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in >= 75) && (data_in <= 155) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in >= 129) && (data_in <= 244) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in == 34) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 141) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in == 34) && (data_out >= 2) && (data_out <= 36) ##2 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && r_en ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 102) && (data_in <= 154) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_wptr >= 10) && (b_wptr <= 15) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (b_wptr >= 10) && (b_wptr <= 15) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 7) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) && (data_out == 246) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_in >= 169) && (data_in <= 200) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (b_wptr == 10) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 15) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (b_wptr >= 7) && (b_wptr <= 15) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 !rclk && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_in >= 169) && (data_in <= 200) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 !full && (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 207) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 78) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in == 60)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 183) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 7) && (b_wptr <= 15) && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) && (data_in == 183) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 !w_en && (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) && (data_in >= 18) && (data_in <= 244) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 246) && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 wclk) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 18) && (data_in <= 244) && (data_out >= 2) && (data_out <= 36) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_wptr == 10) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 183) && (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 38) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##4 (b_wptr == 14) && (data_in == 159)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (data_in >= 130) && (data_in <= 185) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 43) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (data_in >= 130) && (data_in <= 185) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##1 (data_in == 181) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_rptr == 0) && (b_wptr >= 10) && (b_wptr <= 11) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##2 (b_wptr >= 10) && (b_wptr <= 11) && (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 120) && (data_in <= 183) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_wptr >= 0) && (b_wptr <= 5) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 15) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_wptr >= 0) && (b_wptr <= 2) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (data_in >= 123) && (data_in <= 185) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_out == 246)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_out == 155)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_in == 249)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_in == 127)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (data_in == 128)) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 81) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_wptr >= 0) && (b_wptr <= 3) ##1 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 10) && (b_wptr <= 11) ##2 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##2 (data_in == 183)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##3 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##2 (data_in == 127)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##2 (data_in == 194)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##2 (data_in == 207)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 2) && (data_out <= 36) ##2 (data_in == 59)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 119) && (data_in <= 155) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 149) && (data_in <= 195) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 10) && (data_in <= 18) ##2 (b_rptr == 0) ##2 (b_wptr == 14)) |-> (data_out >= 126) && (data_out <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in == 121) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 150) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_out == 143) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 121) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 143) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 247) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 247)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 159)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 169)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 151) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_out == 169) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 143)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 88)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 45)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 169) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 243)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 5) && (b_wptr <= 8) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 238) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 82)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 171)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 240)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 199)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 116) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 199) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 246)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_in == 77)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (data_out == 100)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in == 116) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) ##1 (b_rptr == 15)) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 45) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_out == 199) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_out == 247) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in == 110) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in == 45) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_out == 238) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 110) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (data_in == 80) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 80) && (b_rptr == 0) ##1 1) |-> (b_wptr >= 2) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 5) && (b_wptr <= 9) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 102) ##3 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 172) && (data_in <= 255) ##1 (b_rptr == 0) && (data_out >= 236) && (data_out <= 252) ##1 (b_rptr == 8) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !rclk ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 7) && (b_wptr <= 14) ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_in >= 103) && (data_in <= 133) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 103) && (data_in <= 133) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 !r_en ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 !full ##1 (data_in == 66) ##1 1) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 190) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 125) && (data_in <= 143) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in >= 54) && (data_in <= 65) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in >= 54) && (data_in <= 65) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##3 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 80) ##1 r_en) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 149) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_out >= 149) && (data_out <= 179) ##1 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##2 (data_out == 248)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##2 (data_out == 41)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 227) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##2 (data_out == 65)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##2 (data_out == 13)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 226) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (b_wptr == 3) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##2 (data_out == 29)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in >= 213) && (data_in <= 219)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##2 (data_out == 125)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 172) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 38) && (data_out >= 215) && (data_out <= 252) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 152) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && w_en ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 91) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##2 (data_out == 241)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##2 (data_out == 230)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in == 125) ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !full && (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_out >= 215) && (data_out <= 252) ##1 (data_out == 41) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (b_wptr >= 3) && (b_wptr <= 6) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 160) && (data_in <= 253) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 !w_en && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (b_rptr >= 1) && (b_rptr <= 2) && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 !rclk && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 252) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 124) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 128) && (data_in <= 253) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 143) && (data_in <= 176) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && empty ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##3 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (b_wptr >= 0) && (b_wptr <= 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 128) && (data_in <= 189) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) ##1 !wclk) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) ##1 !empty) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) && rclk ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) && w_en ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) && (b_wptr == 5) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (b_wptr == 5) && (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 (data_out == 230) && wclk ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) ##1 !empty && (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && w_en ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 8) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (b_wptr >= 4) && (b_wptr <= 10) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 8) && (b_wptr <= 15) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 (b_rptr == 3)) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 w_en) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (data_in == 66) ##1 full) |-> (data_out >= 139) && (data_out <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 61) && (data_in <= 125) ##2 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 8) ##2 (data_in == 145)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 8) && (data_in >= 103) && (data_in <= 178) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 5)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 8)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr == 8) && (data_in == 251) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 173) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 236) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 194) ##2 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 236)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 173)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 35)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 194)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 251)) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 35) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 194) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 173) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 236) ##1 1) |-> (b_rptr >= 5) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 w_en) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 !full) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_rptr >= 4) && (b_rptr <= 10) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##2 (b_rptr == 8) ##1 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && w_en ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 129) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 1) && (data_out >= 211) && (data_out <= 217)) |-> (data_in >= 0) && (data_in <= 47));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out >= 89) && (data_out <= 97) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (data_out == 131) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out >= 118) && (data_out <= 131) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in >= 214) && (data_in <= 217) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 217) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_out == 56)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 130)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 122) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) && (data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 80) && (data_in <= 164) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 35) && (data_in <= 50) ##3 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##1 (b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 12) ##1 (data_out == 2) ##1 1) |-> (data_in >= 202) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 34) && (data_in <= 50) ##3 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 49) && (data_out <= 111) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 40) && (data_out <= 56) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 56) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out >= 40) && (data_out <= 56) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 0) && (data_out == 100) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 184) && (data_in <= 255) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 202) && (data_in <= 255) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) && (data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (data_out >= 235) && (data_out <= 252)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in >= 58) && (data_in <= 65) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 80) && rclk ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out >= 181) && (data_out <= 182) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in >= 58) && (data_in <= 65) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 !empty && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 155) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out >= 181) && (data_out <= 182) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out == 155) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 rclk ##1 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 213)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (b_wptr == 1)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 155)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out >= 181) && (data_out <= 182)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in >= 109) && (data_in <= 117)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && rclk ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && wclk ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 13) && (b_wptr <= 15) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in == 240)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255) && wclk) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (b_rptr == 2) && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 !empty && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255) && r_en) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in == 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in == 252)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (b_rptr == 1) && (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 12) && (b_wptr <= 15) ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 176) && (data_in <= 215) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 255) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 !r_en && (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (data_in >= 128) && (data_in <= 172) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 full ##1 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (b_wptr >= 10) && (b_wptr <= 15) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out >= 172) && (data_out <= 187) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !r_en ##2 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (b_wptr >= 8) && (b_wptr <= 15) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) && (b_wptr >= 7) && (b_wptr <= 15) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 134)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 81)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (b_rptr >= 0) && (b_rptr <= 6) ##1 (data_out == 190) ##2 !rclk) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##4 (data_in == 153)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 14)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) && wclk ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 157) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 79) && (data_in <= 161) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 192) ##3 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (data_out >= 54) && (data_out <= 117) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 54) && (data_out <= 117) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##1 full ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##1 rclk ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##1 !r_en ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 172) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (data_out >= 0) && (data_out <= 124) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in >= 109) && (data_in <= 110) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 167) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in >= 228) && (data_in <= 229) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in >= 153) && (data_in <= 156)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in >= 107) && (data_in <= 111)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in >= 43) && (data_in <= 44)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out >= 108) && (data_out <= 139) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 15) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in >= 207) && (data_in <= 209) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 0) && (data_out <= 123) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 123) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (data_out >= 89) && (data_out <= 182) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 !wclk && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 27) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) && full ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_in >= 41) && (data_in <= 147) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out == 167) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 15) && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (b_rptr >= 6) && (b_rptr <= 15) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_out >= 54) && (data_out <= 114) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_out >= 0) && (data_out <= 124) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 6) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 0) && (b_rptr <= 3) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_wptr >= 10) && (b_wptr <= 15) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3) && w_en) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (b_wptr >= 9) && (b_wptr <= 15) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_rptr == 15) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_wptr == 3) && (data_in == 35)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 w_en ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (data_in == 35) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3) && full) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (data_in == 212) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_wptr == 3) && (data_in == 219)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 !rclk ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (data_in == 109)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 !wclk && (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (data_in == 219) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_wptr == 3) && (data_in == 212)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (data_in == 122) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##2 (b_wptr == 3) && (data_in == 122)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && rclk ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_wptr >= 6) && (b_wptr <= 15) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 84) && (data_in <= 168) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (b_wptr >= 6) && (b_wptr <= 10) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in >= 83) && (data_in <= 89)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 4) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out >= 93) && (data_out <= 97) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out >= 118) && (data_out <= 120) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (b_wptr >= 0) && (b_wptr <= 4) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (b_wptr >= 0) && (b_wptr <= 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (b_rptr >= 7) && (b_rptr <= 9) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_in >= 95) && (data_in <= 147) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 2) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_in >= 135) && (data_in <= 175) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in >= 66) && (data_in <= 72) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 61) && (data_in <= 122) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (data_in >= 61) && (data_in <= 122) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && (data_out >= 0) && (data_out <= 124) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 (data_in == 172) && wclk) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 !rclk && (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 130) && (data_out <= 142) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 108) && (data_out <= 109) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_in >= 116) && (data_in <= 182) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 103) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in >= 214) && (data_in <= 215) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 8)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 7) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (data_in >= 82) && (data_in <= 166) ##1 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 6) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out >= 108) && (data_out <= 109) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 53) && (data_in <= 101) && (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) && (data_in >= 53) && (data_in <= 101) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 6) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 15) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_out == 128)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 80)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 82)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 0) && (data_in <= 129) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 129) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 101) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 193) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 0) && (b_rptr <= 7) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (empty ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 62) && (data_in <= 124) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_out == 225)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_out >= 128) && (data_out <= 131)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (b_wptr == 7) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_wptr == 7) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out >= 128) && (data_out <= 131) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 54) && (data_out <= 56) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out >= 54) && (data_out <= 56) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 128) && (data_out <= 131) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_in == 160) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 160) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 225) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out == 225) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 129) ##3 (b_wptr >= 8) && (b_wptr <= 9) && (data_out == 136) ##1 1) |-> (data_in >= 0) && (data_in <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (b_wptr >= 5) && (b_wptr <= 7) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 6) && (b_wptr <= 9) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 9) && (b_rptr == 3) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 156)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in >= 44) && (data_in <= 46)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 84) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 165) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 24) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 182) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 100) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 24) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 74) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 58) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 54) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 !r_en && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 130) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 165) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 65) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 74) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out == 181) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out == 182) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out == 84) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 58) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 130) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_out == 100) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 80) && w_en ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) && (data_in == 54) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 181) && (b_rptr == 3) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 134) && (data_in <= 143) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 255) ##3 (b_rptr == 3) && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 200) && (data_in <= 255) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_out >= 235) && (data_out <= 252) ##1 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 237) && (data_in <= 249) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 170) && (data_in <= 255) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (b_wptr == 3)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 84)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 190)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 117)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 181)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 182)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 219)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 196)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_out == 100)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 3) ##1 (data_in == 156)) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && empty ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 169) && (data_out <= 181) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 169) && (data_out <= 181) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 107) && (data_in <= 132) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in >= 107) && (data_in <= 132) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && (data_out >= 87) && (data_out <= 171) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 87) && (data_out <= 171) && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && wclk ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in == 160) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) && r_en ##2 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) ##3 (b_rptr == 3) && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##2 !wclk) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 255) ##3 (b_rptr == 3) && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 8) && (data_out <= 19) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 !rclk && (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) && (b_wptr == 9) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) && (b_rptr == 4) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 8) && (data_out <= 17) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##1 (data_out == 1) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) && r_en ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 !full && (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (b_wptr == 9) && (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##1 (b_rptr == 11) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##2 (b_rptr == 3)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##2 (b_rptr == 4) && (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) && (data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) && (data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 79) && (data_in <= 164) && (data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (full ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 89) && (data_in <= 134) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 131) && (data_out >= 0) && (data_out <= 36) ##2 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 8) && (b_rptr == 3) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 5) && (b_wptr <= 8) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 86) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in >= 8) && (data_in <= 147) ##1 (data_out == 190) ##2 !rclk) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 109) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 152) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 215) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 48) && (data_out <= 102) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 110) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 114) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 !r_en) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 73) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 7) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 229) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 174) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 52) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 130) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 228) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_in == 247) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##1 (b_wptr == 9) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 37)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 44)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 107)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 43)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 230)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 156)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 130)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 143)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 240)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 161)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 111)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 61)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 234)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_out == 1)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##3 (data_in == 225)) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 61) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 193) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 172) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 197) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 108) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 69) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 92) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 85) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 1) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 105) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 44) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 167) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 209) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 207) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 139) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_out == 195) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out >= 154) && (data_out <= 195) ##2 (data_in == 185) ##1 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (b_rptr >= 0) && (b_rptr <= 6) && (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 !wclk && (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in >= 8) && (data_in <= 147) && (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in >= 87) && (data_in <= 163) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && full ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 wclk) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 empty) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr >= 1) && (b_rptr <= 8)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in == 8) && (data_out >= 154) && (data_out <= 195) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_in == 192) && (data_out >= 154) && (data_out <= 195) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out == 157) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (data_out == 172) ##3 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) && r_en ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_rptr >= 5) && (b_rptr <= 10) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 4) && (b_wptr <= 8) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) && (b_rptr == 3) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_wptr >= 0) && (b_wptr <= 3) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_wptr >= 0) && (b_wptr <= 3) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##2 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 12) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 79) && (data_in <= 83) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 1) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 141) && (data_in <= 147) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 15) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 27) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 140) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 162) && (data_out <= 255) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 1) && (b_rptr <= 3) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 1) && (b_rptr <= 3) && (b_wptr == 0) ##3 (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 86) && (data_in <= 170) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) && w_en ##1 (data_out >= 154) && (data_out <= 195) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 153) && (data_in <= 203) ##3 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 219) && (data_in <= 255) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 73) && (data_in <= 139) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 73) && (data_in <= 139) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 176) && (data_out <= 255) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 175)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in >= 85) && (data_in <= 89)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in >= 33) && (data_in <= 34)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 217) && (data_in <= 255) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in >= 5) && (data_in <= 134) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out >= 118) && (data_out <= 119) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 82) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 173) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 rclk ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 142) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && wclk ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 72) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 109) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 66) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 (data_in == 172) && empty) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 !r_en && (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 215) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 252) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 214) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 0) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 193) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 204) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out == 108) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 82) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (b_wptr >= 11) && (b_wptr <= 15) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in == 133) ##2 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 1) ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 202)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 76)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 108)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 242)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_rptr == 4)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !r_en && (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147) && w_en) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 !full && (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 !empty ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && r_en ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 1) ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 40) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 66) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 108) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 109) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 72) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 112) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 147) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out == 76) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 242) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in == 153) ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 3) ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 5) ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 181) && (data_out <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##1 (b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 1) && (data_out == 119)) |-> (data_in >= 63) && (data_in <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 2) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 155)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && r_en ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && empty ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 1) && (b_rptr <= 6) ##1 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##1 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 2) && (b_rptr <= 4) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (b_wptr >= 5) && (b_wptr <= 10) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 192) && (data_out <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 195) && (data_out <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 99) ##2 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 167) && (data_out <= 255) ##2 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 162) && (data_out <= 252) ##2 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 5) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 179) && (data_out <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 154) && (data_out <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !w_en ##2 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 r_en ##2 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 2) && (b_rptr <= 3) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 119) && (data_out <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 192) && (data_in <= 255) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 192) && (data_in <= 255) && (b_rptr == 3) ##3 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 4) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 195) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 3) && (b_wptr <= 5) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && r_en ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 7) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 166) && (data_in <= 254) ##2 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 3) ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) ##2 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_in == 7)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_out == 215)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_in == 249)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (b_rptr == 5)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_in == 72)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_in == 118)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 empty ##1 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_out == 40)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) ##1 (data_in == 224)) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 36) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out == 128) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out == 54) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 128) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 54) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 142) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_out == 40) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_in == 119) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_in == 53) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 27) && rclk ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 !r_en && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 40) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 !full && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_wptr == 12) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 119) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (b_wptr == 12) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 2) && (data_in == 142) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 53) && (b_rptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) ##2 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 36) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##1 (data_out == 190) ##2 1) |-> (b_wptr >= 11) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 7) && (b_wptr <= 8) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 78) && (data_in <= 163) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 78) && (data_in <= 163) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out >= 162) && (data_out <= 255) ##1 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 wclk ##2 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out == 235) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 161) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 10) && (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 8) && (b_rptr <= 10) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 empty ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 8) && (b_rptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && rclk ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 200) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 96) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##3 (data_out == 214) && r_en) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 11) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##3 (b_rptr == 2) && (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 9) && (b_wptr <= 12) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 81) && (data_in <= 164) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 129) && (data_out <= 255) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##2 (b_rptr == 3) && (b_wptr == 2) ##1 (b_rptr == 6) ##1 1) |-> (b_rptr >= 7) && (b_rptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 35) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 129) && (data_out <= 255) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 9) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 10) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 10) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 47) && (data_in <= 96) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 9) ##1 (b_wptr == 7) && wclk) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 145) && (data_in <= 254) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12) && rclk) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12) && wclk) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 !r_en && (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 182) && (data_in <= 254) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 182) && (data_in <= 254) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 !w_en && (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 167) && (data_in <= 254) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 145) && (data_in <= 254) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 167) && (data_in <= 254) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 7) && (b_rptr <= 11) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 9) && (b_rptr <= 11) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !w_en && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 197) && (data_in <= 254) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 197) && (data_in <= 254) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 9) && (b_rptr <= 12) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##1 !full ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !rclk ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 224) && (data_in <= 254) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 224) && (data_in <= 254) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 94) && (data_in <= 159) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !empty && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 46)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 44)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 141) && (data_in <= 196) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (b_wptr == 0)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 7) && (b_wptr <= 10) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 101) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 59)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (b_wptr == 13)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 63)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 233)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 35)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (data_in == 251)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (b_wptr == 0)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (b_wptr == 7)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 5) && (b_wptr <= 8) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 133) && (data_in <= 192) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 125) && (data_in <= 128) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 140) && (data_in <= 143) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_out >= 248) && (data_out <= 252) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 143) && (data_in <= 201) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_out >= 248) && (data_out <= 252) ##1 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 242) && (data_in <= 249) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 58) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 170) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 127) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 85) && (data_in <= 159) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 62) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 7) && (b_wptr <= 8) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr >= 7) && (b_wptr <= 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out >= 2) && (data_out <= 29)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out >= 100) && (data_out <= 102)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 127) && (data_out <= 147) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out >= 172) && (data_out <= 187)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 127) && (data_out <= 147) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 207) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in >= 85) && (data_in <= 157) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 235) ##1 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr >= 3) && (b_rptr <= 5) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out >= 180) && (data_out <= 187) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 128) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 191) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 193) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 165) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 167) && (data_in <= 255) ##1 (b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 12)) |-> (data_out >= 164) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 9) && (b_wptr <= 12) ##2 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 88) && (data_in <= 171) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 11) && (b_wptr <= 15) ##2 (data_in == 27) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 85) && (data_in <= 165) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in >= 198) && (data_in <= 199) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_rptr == 1) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in >= 9) && (data_in <= 12) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in >= 14) && (data_in <= 19)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in >= 50) && (data_in <= 72)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_out >= 2) && (data_out <= 6)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 189) && (data_in <= 195) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 189) && (data_in <= 195) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in >= 166) && (data_in <= 240)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 r_en) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) && w_en ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_in >= 41) && (data_in <= 83) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 40) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_rptr >= 5) && (b_rptr <= 6) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 134) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 134) && (data_in <= 141) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 10) && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (b_rptr >= 4) && (b_rptr <= 10) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && full ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && (b_wptr >= 4) && (b_wptr <= 6) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && (b_wptr >= 5) && (b_wptr <= 7) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 7) && (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) && (b_wptr >= 4) && (b_wptr <= 8) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 128) && (data_in <= 159) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 69) && (data_in <= 135) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 69) && (data_in <= 135) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 194) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 77) && (data_out <= 160) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 77) && (data_out <= 160) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 34)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 33)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 83)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 141)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 199)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 127)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 89)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 76)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (data_out == 118) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (data_in == 105) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out == 150) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out == 120) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out == 119) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (data_out == 27) ##1 1) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 190) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 (data_in == 172) && (b_wptr == 0)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 12) ##2 (b_wptr == 0) && (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 118) && (data_out <= 185) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 47) ##2 (b_rptr >= 9) && (b_rptr <= 10) ##1 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 160) ##1 (data_in == 246) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 160) ##1 (data_out == 31) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (empty ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 126) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 165) && (data_in <= 255) ##2 (b_rptr == 12) ##2 (data_in == 172)) |-> (data_out >= 82) && (data_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##1 (b_wptr == 8) ##2 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 167) && (data_in <= 253) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 170) && (data_in <= 255) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##1 (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 62) && (data_in <= 124) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 57) && (data_in <= 108) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_in >= 57) && (data_in <= 108) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##1 (b_wptr == 8) ##2 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 150) && (data_in <= 201) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 229) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 140) && (data_out <= 159) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 90) && (data_out <= 159) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 124) ##2 (data_out == 230) ##1 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##1 (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 59) && (data_out <= 123) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 59) && (data_out <= 123) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##3 (data_out == 214) && full) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##3 !empty && (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 2) && (data_out <= 155) && (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 2) && (data_out <= 155) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 144) && (data_out <= 155) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 144) && (data_out <= 155) && (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in >= 8) && (data_in <= 153) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##1 (b_wptr >= 8) && (b_wptr <= 11) ##1 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_in >= 15) && (data_in <= 148) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 255) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 128) && (data_in <= 253) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 47) && (data_in <= 96) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_in >= 11) && (data_in <= 148) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 wclk ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (b_wptr >= 8) && (b_wptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 88) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 88) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##2 (b_wptr >= 8) && (b_wptr <= 10) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (b_wptr >= 8) && (b_wptr <= 15) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 248) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 71) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 248) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (data_in >= 6) && (data_in <= 130) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_wptr == 8) ##2 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 154) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 179) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 !wclk ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 12) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 12) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 179) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out == 154) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out == 71) && (b_rptr == 0) && (b_wptr == 8) ##3 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 2) && (data_out <= 252) && (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 !rclk ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214) && rclk) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 !empty ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && (data_out >= 2) && (data_out <= 252) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 144) && (data_out <= 179) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 !r_en ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 106) && (data_out <= 179) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 114)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214) && w_en) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 179) && (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 144) && (data_out <= 179) && (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 93) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 111) && (data_out <= 179) && (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 140) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 143) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_rptr >= 4) && (b_rptr <= 9) ##1 (b_rptr >= 6) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 125) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 111) && (data_out <= 179) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 128) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 empty ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 215) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 242) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 237) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 200) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 51) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 249) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) && empty ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (data_in == 26) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##2 (b_wptr >= 6) && (b_wptr <= 10) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 70) && (data_out <= 159) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 90) && (data_out <= 159) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr == 8) ##1 (b_rptr >= 4) && (b_rptr <= 9) ##2 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 108) && (data_out <= 159) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 169) && (data_out <= 172) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 169) && (data_out <= 172) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 132) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 180) && (data_out <= 181) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 107) && (data_in <= 116) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 24) && (data_out <= 29) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 180) && (data_out <= 181) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 93) && (data_in <= 96) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 116) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 8) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in >= 107) && (data_in <= 116) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 142) && (data_out <= 147) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in >= 93) && (data_in <= 96) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 142) && (data_out <= 147) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 24) && (data_out <= 29) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 172)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 100)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out >= 24) && (data_out <= 29)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##1 (data_in == 94) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##1 (data_in == 134) ##2 1) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in >= 176) && (data_in <= 183) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in >= 225) && (data_in <= 226) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in >= 249) && (data_in <= 253) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out == 172) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out >= 142) && (data_out <= 147) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 209) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 140) && (data_out <= 179) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 8) && (b_wptr <= 15) && (b_rptr >= 6) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 6) && (b_rptr <= 15) && (b_wptr >= 8) && (b_wptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 11) && (b_rptr <= 12) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 5) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out >= 180) && (data_out <= 181) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_out >= 24) && (data_out <= 29) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 200) && (data_in <= 255) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 140) && (data_out <= 159) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 197) && (data_in <= 253) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr == 10) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 6) && (b_rptr <= 15) && (b_wptr >= 7) && (b_wptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_wptr >= 7) && (b_wptr <= 15) && (b_rptr >= 6) && (b_rptr <= 15) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out >= 144) && (data_out <= 179) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (b_rptr >= 10) && (b_rptr <= 12) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in == 76)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in == 85)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in == 240)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 185) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 224) && (data_in <= 252) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in == 199) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 2) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_rptr == 4) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) && (data_in >= 224) && (data_in <= 252) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 144) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in == 106) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in == 12) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 6) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 29) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_in == 9) ##1 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 empty ##1 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_rptr >= 1) && (b_rptr <= 2) ##1 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_rptr >= 1) && (b_rptr <= 6) ##1 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 8)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in == 19)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_out == 6)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in == 119)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_out == 29)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_out == 144)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 !rclk && (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in == 72)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in == 50)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_in == 14)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (data_out == 2)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 4)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##2 !w_en && (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 12) && (data_in <= 253) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 12) && (data_in <= 253) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !rclk && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 107) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 2) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && w_en ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 107) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 174) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 253) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 195) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 29) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 144) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 185) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 33) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 213)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 195) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 253) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 33) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 6) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 185) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 2) && (data_out <= 32) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 144) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 10) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 6) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 29) && (b_wptr == 2) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 2) && (data_out <= 32) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 174) ##2 1) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 158) && (data_in <= 253) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 158) && (data_in <= 201) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 9) && (b_rptr <= 10) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 158) && (data_in <= 195) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 158) && (data_in <= 253) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 158) && (data_in <= 201) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 158) && (data_in <= 195) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (data_out >= 41) && (data_out <= 74) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr >= 1) && (b_rptr <= 4)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr >= 0) && (b_wptr <= 2)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_rptr == 6) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 !empty && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 27) && (data_out <= 31) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 41) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 147) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 2) && (b_rptr <= 6) && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_wptr == 8) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (b_rptr >= 2) && (b_rptr <= 6) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_wptr == 11) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 9) && (b_rptr <= 15) && (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (b_rptr >= 7) && (b_rptr <= 10) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 83) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) && (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 215) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) && (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 8) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 47) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) ##2 (data_in >= 15) && (data_in <= 85) ##1 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 190) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) && (data_in >= 200) && (data_in <= 252) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 153) && (data_in <= 203) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 200) && (data_in <= 252) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 97) && (data_in <= 149) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 8) && (data_in >= 189) && (data_in <= 252) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 252) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 12) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 2) ##2 (b_rptr == 9) && (b_wptr == 3)) |-> (data_out >= 58) && (data_out <= 125));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 0) && (data_out <= 76) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 76) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 67) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 96) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 2) && (b_wptr <= 6) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_rptr == 0) && (b_wptr == 8) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 125) && (data_in <= 188) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 52) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 88) && (data_out <= 136) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 59) && (data_out <= 124) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 61) && (data_out <= 126) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) && (b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 11) && (b_rptr <= 15) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 100) && (data_out <= 122) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 199) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in == 226) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 100) && (data_out <= 122) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 226) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr == 7) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 81) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 169) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 7) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 81) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 169) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in == 199) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 102) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 24) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 180) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 93) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in == 107) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 172) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 180) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 84) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 181) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 24) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 29) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 181) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in == 38) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 172) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 96) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 107) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 142) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 51) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 29) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 142) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out == 102) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in == 38) && (b_rptr == 8) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 69) && (data_out <= 149) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in == 84) ##2 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 6) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 78) && (data_out <= 102) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 2) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 62) && (data_out <= 102) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 62) && (data_out <= 102) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr >= 0) && (b_wptr <= 2) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 78) && (data_out <= 102) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 62) && (data_out <= 148) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 2)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 142)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 24)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 4) && (b_rptr <= 6) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (b_wptr >= 0) && (b_wptr <= 5) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 0) && (b_wptr <= 5) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##2 (data_out == 102)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !empty && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 100) && (data_out <= 147) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 100) && (data_out <= 147) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 62) && (data_out <= 148) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 4) && (b_rptr <= 8) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 88) && (data_out <= 102) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 88) && (data_out <= 102) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 100) && (data_out <= 235) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !r_en && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !full && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 !rclk && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 78) && (data_out <= 147) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 78) && (data_out <= 147) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_out >= 100) && (data_out <= 235) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 176) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 !empty) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 225) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 (b_rptr == 0)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 !full) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 (b_wptr == 7)) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 r_en) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 249) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 !rclk) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 226) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 !rclk && (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 3) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_wptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 !empty && (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 0) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 40) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) && r_en ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) ##1 (data_in == 53) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !rclk ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 78) && (data_out <= 160) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 5) && (b_rptr <= 10) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 204) && (data_in <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !full ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 38) && (data_in <= 132) && (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 8) && (data_in >= 38) && (data_in <= 132) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in == 166)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (data_in == 64)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) ##2 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 151) && (data_in <= 202) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 11) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 11) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 4)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 7)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 2)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 1)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_wptr == 0)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_rptr == 10) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out == 40) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (b_wptr == 3) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out == 41) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 152) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 149) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 121) && (data_in <= 130) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 127) && (data_in <= 133) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 249) && (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in == 41) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 0) && (data_out <= 58) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 58) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 84) && (data_in <= 168) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 42) ##1 (b_rptr == 9)) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 60) && (data_in <= 117) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 104) && (data_in <= 155) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 66) && (data_in <= 126) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 38) && (data_out <= 84) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 10) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 85) && (data_in <= 166) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##1 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 81) && (data_in <= 164) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 0) && (data_in <= 128) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 0) && (data_in <= 130) ##1 (b_rptr == 8) ##1 (b_rptr == 9) ##1 1) |-> (data_in >= 168) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 188) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 190) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 55) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 62) && (data_in <= 119) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 62) && (data_in <= 119) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 49) && (data_in <= 98) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 200) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_rptr >= 11) && (b_rptr <= 15) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr >= 11) && (b_rptr <= 15) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 2) && (b_rptr <= 5) ##3 (b_rptr == 3) && (data_in == 80) ##1 1) |-> (b_rptr >= 11) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 95) && (data_in <= 144) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 95) && (data_in <= 144) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 120) && (data_in <= 181) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 120) && (data_in <= 181) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 66) && (data_in <= 118) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 66) && (data_in <= 118) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 40) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 145) && (data_in <= 198) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 157) && (data_in <= 206) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 193) && (data_in <= 255) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 164) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##2 (b_wptr == 0) && (data_in >= 121) && (data_in <= 160) ##1 (data_out >= 0) && (data_out <= 42) ##1 1) |-> (data_out >= 0) && (data_out <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 12) && (b_rptr <= 15) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr >= 10) && (b_rptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 190) && (data_in <= 255) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out >= 119) && (data_out <= 127)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in >= 127) && (data_in <= 143)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in >= 35) && (data_in <= 46)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 9) && (b_wptr <= 11) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 9) && (b_wptr <= 11) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out >= 120) && (data_out <= 127) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 105)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 13) && (b_wptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in >= 35) && (data_in <= 39)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out >= 119) && (data_out <= 120)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in >= 232) && (data_in <= 240) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 240) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 88) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 172) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 81)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 154) && (data_out <= 255) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 170) && (data_in <= 255) ##2 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 184) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 130) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 166) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 153) && (data_out <= 255) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 139) && (data_out <= 192) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 114) && (data_out <= 177) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 119) && (data_out <= 255) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 139) && (data_out <= 192) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !empty ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 full ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 130) && (data_out <= 255) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 130) && (data_out <= 255) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 123) && (data_out <= 255) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 123) && (data_out <= 255) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 72)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in == 35)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 167)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 88)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 149)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 172)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 56)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in == 127)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 w_en ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in == 160)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 120)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 119)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in == 247)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_out == 12)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) ##1 (data_in == 39)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 11) && (b_wptr <= 15) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_wptr >= 12) && (b_wptr <= 15) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 120) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 12) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 232) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 153) && (data_out <= 255) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 162) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 167) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 35) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 137) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 19) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (b_rptr == 12) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 153) && (data_out <= 255) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 145) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 empty) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 wclk) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 !r_en && (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 !rclk) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 94) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 80) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 w_en ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 67) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 160) && (data_out <= 255) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 61) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_out == 12) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 w_en) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 0) && (data_in == 24) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 160) && (data_out <= 255) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 empty ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 245) && (data_in <= 255) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 6) && (b_wptr <= 10) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 245) && (data_in <= 255) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 rclk ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 46)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 (data_in == 228)) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !wclk ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr >= 7) && (b_wptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 126) && (data_out <= 191) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 191) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 118) && (data_out <= 173) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 118) && (data_out <= 173) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 147) && (data_out <= 188) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 147) && (data_out <= 188) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 147) && (data_out <= 190) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 147) && (data_out <= 190) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 r_en ##1 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 89) && (data_out <= 136) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && full ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 162) && (data_out <= 190) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 162) && (data_out <= 190) && (b_wptr == 0) ##3 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 39) && (data_out <= 84) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 39) && (data_out <= 84) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_wptr >= 0) && (b_wptr <= 1) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 60) && (data_out <= 126) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 157) && (data_out <= 255) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_rptr >= 13) && (b_rptr <= 15) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_wptr == 3) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_wptr == 3) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr >= 13) && (b_rptr <= 15) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr == 11)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 (data_in >= 96) && (data_in <= 104)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr == 8)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 0) && (b_wptr == 0) ##1 1) |-> (b_rptr >= 9) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) && (data_in >= 65) && (data_in <= 124) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 124) && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 100) && (data_in <= 150) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 188) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 115) && (data_in <= 163) && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) && (data_in >= 115) && (data_in <= 163) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 255) ##1 (b_rptr == 0) ##3 (data_out == 214)) |-> (data_in >= 83) && (data_in <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 167) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 81) && (data_in <= 167) && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) && (data_in >= 81) && (data_in <= 167) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 6) && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 173) && (data_in <= 201) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) && wclk ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) && w_en ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (data_in == 92) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 15) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 15) && (b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 128) && (data_out <= 251) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 128) && (data_out <= 251) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr >= 8) && (b_wptr <= 13)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (data_in >= 3) && (data_in <= 212)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 210) && (data_out <= 242) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (data_in >= 51) && (data_in <= 195) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 51) && (data_in <= 195) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_in >= 128) && (data_in <= 247) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 133) && (data_in <= 247) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (b_rptr == 15) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 15) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 162) && (data_out <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 251) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 167) && (data_out <= 251) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 162) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 176) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 176) && (data_out <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 !empty) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && rclk ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 w_en) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 119) && (data_out <= 242) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 29) && (data_out <= 242) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 !empty && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 7) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr >= 10) && (b_rptr <= 15) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 117) && (data_out <= 242) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 69) && (data_out <= 242) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && wclk ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (b_rptr >= 10) && (b_rptr <= 15) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !rclk && (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 w_en ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 251) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 197) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 195) && (data_out <= 251) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 197) && (data_out <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 119) && (data_out <= 242) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (data_in == 216)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 17) && (data_out <= 242) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 full) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (data_in >= 3) && (data_in <= 104)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_rptr >= 0) && (b_rptr <= 3)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr >= 8) && (b_wptr <= 9)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (b_wptr >= 3) && (b_wptr <= 8) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 51) && (data_in <= 121) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !empty && (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (data_in >= 51) && (data_in <= 121) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && wclk ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (b_wptr >= 1) && (b_wptr <= 6) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 wclk ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 147) && (data_in <= 155)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 empty ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !w_en && (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 full ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 153) && (data_in <= 219) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 133) && (data_in <= 181) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 174) && (data_in <= 247) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 5) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 130) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 124) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 130) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 124) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 171) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 171) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (b_rptr == 1) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##2 (data_out == 27) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (data_out == 27) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out >= 0) && (data_out <= 1) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##2 (b_wptr == 5)) |-> (b_rptr >= 4) && (b_rptr <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && wclk ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 209)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 6) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 186) && (data_out <= 242) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && empty ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (data_in == 155)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_rptr >= 12) && (b_rptr <= 14)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_rptr == 3)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_wptr >= 11) && (b_wptr <= 13)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 !r_en) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 !r_en && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !full && (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (data_in >= 161) && (data_in <= 195) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_in >= 173) && (data_in <= 226) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (b_rptr >= 10) && (b_rptr <= 13) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr >= 10) && (b_rptr <= 13) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 !w_en && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 161) && (data_in <= 195) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 52) && (data_out <= 54)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 73) && (data_out <= 81)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 85) && (data_in <= 88)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !r_en && (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_in >= 150) && (data_in <= 226) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in >= 120) && (data_in <= 127)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 139) && (data_out <= 195) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 195) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 200) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 200) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 212) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 5) && (b_wptr <= 8) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 5) && (b_wptr <= 8) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 168) && (data_in <= 212) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 187) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 6) && (b_wptr <= 10) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 rclk ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 187) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 176) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 176) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr == 6) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 52) && (data_out <= 54) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##2 (data_out == 1) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 59) && (data_in <= 60) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 0) && (data_out <= 1) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 218) && (data_in <= 224) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 73) && (data_out <= 81) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 161) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 195) ##1 !wclk) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out >= 242) && (data_out <= 247) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out >= 195) && (data_out <= 255) && (data_in == 161) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (data_in == 48) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out >= 185) && (data_out <= 186) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in >= 39) && (data_in <= 48) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 106) && (data_out <= 173) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 173) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 0) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in == 174) ##2 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 2) && (b_wptr <= 6) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 6) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 131) && (data_out <= 191) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 4) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##3 (data_in == 88)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 (b_rptr == 14)) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 !full && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 242) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 5) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (b_rptr == 10) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) && (b_rptr == 5) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 10) && (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 119) && (data_out <= 157) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 109)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 !r_en && (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 81)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in == 56)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in == 106)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 !empty ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 73)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in == 127)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 0)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in == 178)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 27)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 !empty && (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 11)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 2) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_out == 54)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##2 (data_in == 85)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 86) && (data_out <= 157) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 !r_en ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 8) && (b_wptr <= 15) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 w_en ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 214) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 213) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 213) && (data_in <= 255) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 214) && (data_in <= 255) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 11) && (b_wptr <= 15) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_rptr >= 1) && (b_rptr <= 3) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 rclk ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 7) && (b_wptr <= 8) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 r_en ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && wclk ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 242) ##2 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 7) && (b_wptr <= 10) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr >= 4) && (b_wptr <= 6) ##1 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 140) && (data_in <= 199) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 140) && (data_in <= 199) && (b_rptr == 3) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 15) && (data_in <= 127) ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 139) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 !full && (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 81) && (data_out <= 157) ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 54) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr == 8) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 0) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 247) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in >= 4) && (data_in <= 112) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 218) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##2 (data_in == 33) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 81) && (data_out <= 131) ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 214) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 40) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 224) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 81) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in >= 4) && (data_in <= 62) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in == 59) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_in >= 15) && (data_in <= 84) ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 109) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (b_rptr == 12) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (b_wptr == 3) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out == 73) ##1 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 !rclk && (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 (data_out >= 52) && (data_out <= 121) ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) ##1 wclk ##1 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 73) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 242) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 185) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 247) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in == 164) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in == 75) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 1) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 54) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_out == 109) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in == 230) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in == 4) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (data_out == 186) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (data_in == 62) ##2 1) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 3) ##1 (b_rptr == 0) && (b_wptr >= 9) && (b_wptr <= 15) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 70) && (data_out <= 119) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 70) && (data_out <= 119) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out >= 70) && (data_out <= 119)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 124) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 92) && (data_out <= 119) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 92) && (data_out <= 119) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 228) && (data_in <= 253) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 228) && (data_in <= 253) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out >= 92) && (data_out <= 119)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 141) && (data_out <= 147) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 141) && (data_out <= 147) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out >= 141) && (data_out <= 147)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 46) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 30) && (data_in <= 42) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 30) && (data_in <= 42) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 228) && (data_in <= 238) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 228) && (data_in <= 238) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 6) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 228) && (data_in <= 232) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 248) && (data_in <= 253) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 228) && (data_in <= 232) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 248) && (data_in <= 253) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 107) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 30) && (data_in <= 33) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 253) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 30) && (data_in <= 33) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 4)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 0)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 6) && (b_rptr <= 7) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 2) && (data_out <= 64) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 60) && (data_in <= 107) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 2) && (data_out <= 64) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 60) && (data_in <= 107) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 89) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 89) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 42) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 228) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 248) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 201) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 2) && (data_out <= 70) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 228) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 201) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 42) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 2) && (data_out <= 70) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !empty && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 248) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 158) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 30) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 r_en ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 189) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 29) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in >= 89) && (data_in <= 228) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 89) && (data_in <= 228) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 70) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 33) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 232) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 238) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 30) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 70) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 158) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 29) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 238) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 33) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in == 174) && (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 174) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_in == 232) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 r_en ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2) && r_en) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 70)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 2) && (data_out <= 147) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 !empty && (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 !wclk && (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (data_out == 29)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 2) && (data_out <= 147) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2) && full) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !r_en && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 129) && (data_in <= 255) ##1 (b_wptr == 0) ##1 (b_rptr == 0) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && full ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 127) && (data_in <= 255) ##1 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 129) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 11) ##2 (data_out == 147)) |-> (data_in >= 0) && (data_in <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 71) ##1 (b_rptr == 0) ##2 (data_out >= 195) && (data_out <= 255) ##1 1) |-> (data_out >= 125) && (data_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 wclk ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 114) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && empty ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 0) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 121)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (b_wptr == 11)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (b_wptr >= 14) && (b_wptr <= 15)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_in >= 242) && (data_in <= 252) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 242) && (data_in <= 252) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 179) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 72) && (data_in <= 111) ##2 (b_rptr == 15) && (b_wptr == 0) ##2 rclk) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 81) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_rptr >= 13) && (b_rptr <= 14) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_out >= 70) && (data_out <= 118) ##1 (b_wptr == 0) && rclk ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 173) && (data_in <= 255) && (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 173) && (data_in <= 255) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_out >= 110) && (data_out <= 114) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 6) && (data_out >= 236) && (data_out <= 247)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_out == 51)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 9) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 211) && (data_in <= 254) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (data_in >= 143) && (data_in <= 160)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (b_wptr == 14)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (data_out >= 0) && (data_out <= 4)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 !rclk ##1 (b_wptr == 6)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_rptr == 13) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_in >= 182) && (data_in <= 185) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 182) && (data_in <= 185) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_in >= 0) && (data_in <= 14) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_in >= 0) && (data_in <= 14) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out >= 110) && (data_out <= 114) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 110) && (data_out <= 114) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out >= 235) && (data_out <= 238) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 158) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out >= 235) && (data_out <= 238) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 158) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 117) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_out == 51) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 !rclk ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##1 (b_rptr == 8) ##1 rclk) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in >= 219) && (data_in <= 222)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_out >= 235) && (data_out <= 238) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in >= 64) && (data_in <= 73)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in >= 100) && (data_in <= 104) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in >= 226) && (data_in <= 254) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 3)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_wptr == 14) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_wptr == 0) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_out >= 0) && (data_out <= 4) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##1 (data_in == 64) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_wptr == 6) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in >= 67) && (data_in <= 74) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 190)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 4)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (data_in >= 65) && (data_in <= 115) ##1 (b_wptr == 0) ##2 rclk) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 !rclk ##1 (data_in == 89)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (data_in == 40)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (b_wptr == 15)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr >= 4) && (b_wptr <= 8) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##2 (data_in == 89)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 64) && (data_out <= 128) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 60) && (data_out <= 126) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out >= 0) && (data_out <= 118) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 128) && (data_out <= 192) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 13) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 29) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 130) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 188) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 33) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 29) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 33) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 130) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 13) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_wptr == 12)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && full ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 76) && (data_out <= 160) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 110) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 238) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 172) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 144) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 110) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 144) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 0) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!empty ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 235) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 238) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) && (data_out == 235) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 37) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (data_out == 172) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (b_wptr == 8) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 134) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 84) && (data_out <= 132) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out >= 22) && (data_out <= 29) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 80) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 77) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 78) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 79) && (data_out <= 164) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 54) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 58) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in == 104)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in == 222)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 !wclk && (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_out == 179)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_wptr == 3) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (b_wptr == 12) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 226) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in == 64)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 100) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 88) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 104) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_out == 130) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_in == 134)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 5) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10) && w_en) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_out == 1)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (data_out == 76)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out >= 75) && (data_out <= 162) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 221)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 140) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 full ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##2 (b_wptr == 0) ##1 (data_in == 67) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (b_wptr >= 3) && (b_wptr <= 6) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 130) ##1 rclk) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (b_wptr >= 3) && (b_wptr <= 7) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 174) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) && (b_rptr == 3) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 4) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 42) && (data_in <= 52)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##4 (data_in == 73)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 wclk ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_in >= 65) && (data_in <= 115) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_in >= 56) && (data_in <= 115) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 7) && (b_wptr <= 11) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 3) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr >= 0) && (b_rptr <= 4) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 126) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 55) && (data_in <= 108) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 7) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 0) && (data_in <= 123) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 58) && (data_in <= 117) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 wclk ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_out >= 81) && (data_out <= 148) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_in >= 71) && (data_in <= 148) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 11) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) && w_en ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_out >= 60) && (data_out <= 126) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_in >= 0) && (data_in <= 115) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_in >= 20) && (data_in <= 107) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) && full ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_rptr == 15) && (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out >= 4) && (data_out <= 110) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 r_en) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) && wclk ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 0) && (data_in <= 127) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 9) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) && r_en ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 w_en) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 wclk) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 (b_wptr == 6)) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 empty) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (data_in >= 89) && (data_in <= 134) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && rclk ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##3 (data_out == 44)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##1 !empty ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && full ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_in >= 20) && (data_in <= 80) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out >= 4) && (data_out <= 78) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 6) && (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_in >= 20) && (data_in <= 56) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##1 (b_rptr == 8) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 6) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##1 !wclk ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) && r_en ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 63) && (data_out <= 140) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out >= 4) && (data_out <= 65) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) && (data_out >= 63) && (data_out <= 140) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 77) && (data_in <= 163) ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 !w_en ##1 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 63) && (data_out <= 123) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 92) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) && (data_out >= 63) && (data_out <= 123) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 13) && (b_rptr <= 15) ##2 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 !w_en ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out == 76) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_in == 26) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_in == 254) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 10) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (b_wptr == 0) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) && (data_out == 29) ##1 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 4) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 4) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 81) && (data_out <= 129) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) && (data_out >= 81) && (data_out <= 129) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 143) && (data_in <= 201) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 143) && (data_in <= 201) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 81) && (data_in <= 92) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (w_en ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && w_en ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 88) && (data_in <= 94) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 82) && (data_in <= 94) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_in == 254) ##1 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 6) && (data_out >= 185) && (data_out <= 205)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 49) && (data_in <= 52)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 82) && (data_in <= 86)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 126) && (data_in <= 134)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (b_wptr == 15)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (b_wptr == 3)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 219) && (data_in <= 221)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 158) ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (b_wptr == 6)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in >= 176) && (data_in <= 184)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (full ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && empty ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 72) && (data_out <= 160) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (b_rptr >= 0) && (b_rptr <= 4) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 72) && (data_out <= 160) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 115) && (data_in <= 182) ##1 (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 47) && (data_out <= 102) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 47) && (data_out <= 102) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 60) && (data_out <= 128) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 60) && (data_out <= 128) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 7) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (data_in >= 202) && (data_in <= 205) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 202) && (data_in <= 205) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr == 7) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##1 (b_rptr == 3) ##2 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (b_rptr >= 4) && (b_rptr <= 8) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 66) && (data_out <= 151) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) && (b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##2 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 66) && (data_out <= 151) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in >= 146) && (data_in <= 150) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (data_in >= 146) && (data_in <= 150) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr == 12) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 12) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 6) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 6) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 7) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 7) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_in >= 72) && (data_in <= 111) ##1 (b_rptr >= 0) && (b_rptr <= 6) ##1 (b_wptr == 0) ##2 1) |-> (b_rptr >= 8) && (b_rptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 !full && (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 86) && (data_out <= 136) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 155) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 !empty && (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 128) && (data_in <= 155) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6) && wclk) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6) && r_en) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 146) && (data_in <= 165) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 146) && (data_in <= 165) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 157) && (data_out <= 255) ##1 (b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 128) && (data_in <= 187) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 3) && (b_wptr <= 6) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 3) && (b_wptr <= 6) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 187) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 147) && (data_in <= 168) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 118) && (data_out <= 184) ##1 (data_in >= 85) && (data_in <= 170) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 10) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 147) && (data_in <= 168) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 251)) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 47) && (data_out <= 102) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 6) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 2) && (b_wptr <= 6) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 135) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 !r_en && (data_out == 92)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##3 (data_out >= 118) && (data_out <= 119)) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 134)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 86)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (empty ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 6) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 62) && (data_out <= 128) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 128) && (data_in <= 170) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 170) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in == 252)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (b_wptr == 8)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in == 219)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (b_wptr == 11)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 118) && (data_out <= 255) ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in == 249)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in == 161)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) ##1 (data_in == 49)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 72) && (data_out <= 160) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 141) && (data_in <= 201) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) && empty ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 85) && (data_in <= 167) && (b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 75) && (data_out <= 160) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 85) && (data_in <= 167) ##3 (b_rptr == 3) ##1 (b_wptr == 10)) |-> r_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 128) && (data_in <= 169) ##1 (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (!full ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) && wclk ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) && empty ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 rclk) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (data_in == 223) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (data_in == 223) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 empty) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 !w_en) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr == 2) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 2) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 6) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##2 (b_wptr == 6) && (b_rptr == 0) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 123) && (data_in <= 185) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 2) && (data_out <= 12) ##3 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && empty ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 124) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 86) && (data_out <= 136) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 235) && (data_in <= 250)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 119) && (data_out <= 187) ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##1 (data_out == 4) ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 79) && (data_out <= 164) ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !r_en ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##1 (data_out == 210) ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 6) && (b_wptr <= 15) ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##3 (b_rptr == 3)) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##3 rclk) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##3 (b_wptr == 5)) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##3 !w_en) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 110) && (data_in <= 162) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##3 !empty) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##2 (data_out == 242) ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 130) && (data_in <= 255) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##2 !r_en ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##1 w_en ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##2 !full ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##1 !wclk ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##1 (b_wptr == 2) ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##2 w_en ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##2 (b_wptr == 8) ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##1 !rclk ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##2 (b_rptr == 4) ##1 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out == 4) ##1 (b_rptr == 2) ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##3 (data_out == 242)) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (data_in == 52)) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) && full ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in == 116) ##2 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !wclk && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 1) && (data_out <= 81) && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) && (data_out >= 1) && (data_out <= 81) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 195) && (data_out <= 255) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_wptr >= 4) && (b_wptr <= 8) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && rclk ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in >= 249) && (data_in <= 250)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 89) && (data_in <= 139) ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr >= 8) && (b_wptr <= 12) && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 142) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 empty ##1 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 0) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) && (b_rptr == 3) ##2 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 139) && (data_out <= 192) ##2 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr >= 6) && (b_rptr <= 10) && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 186) && (data_out <= 255) ##1 (b_rptr == 0) && (data_out >= 0) && (data_out <= 29) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 189) && (data_in <= 255) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##2 (data_out == 44) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!rclk && (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 123) && (data_out <= 255) && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 123) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 137) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 78) && (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 78) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 154) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) && (data_out >= 1) && (data_out <= 35) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 1) && (data_out <= 35) && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 4) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 1) && (data_out <= 25) && (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) && (data_out >= 1) && (data_out <= 25) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_wptr >= 4) && (b_wptr <= 6) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in >= 222) && (data_in <= 231) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 6) && (b_wptr <= 10) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && empty ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_wptr == 0) ##2 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_out >= 118) && (data_out <= 184) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_rptr == 13) ##2 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##1 (data_out >= 125) && (data_out <= 194) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##3 (b_rptr == 0)) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 0) && (data_out <= 58) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 58) && (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 173) && (data_in <= 255) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 173) && (data_in <= 255) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##3 (data_in == 98)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 73) && (data_out <= 88)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 33)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_out >= 169) && (data_out <= 176)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 245) && (data_in <= 250)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) && (b_wptr >= 0) && (b_wptr <= 1) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##1 (data_out >= 159) && (data_out <= 173) ##2 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##1 (data_in >= 124) && (data_in <= 126) ##2 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 50) && (data_in <= 98) && (b_rptr == 3) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 50) && (data_in <= 98) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##1 (b_rptr == 3) ##1 (data_in >= 123) && (data_in <= 164) ##1 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_out >= 144) && (data_out <= 246) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 2) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_out >= 159) && (data_out <= 173) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 2) && (data_out <= 5) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 2) && (data_out <= 5)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 184) && (data_out <= 185) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 7) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 106) && (data_out <= 108)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 184) && (data_out <= 185)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 106) && (data_out <= 108) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out >= 64) && (data_out <= 70)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out >= 64) && (data_out <= 70) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_out >= 142) && (data_out <= 242) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 50) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 rclk ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 143) && (data_in <= 187) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (b_rptr >= 0) && (b_rptr <= 1) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 143) && (data_in <= 173) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 full ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 143) && (data_in <= 253) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_out == 25)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 142)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !full && (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 (data_in >= 102) && (data_in <= 173) ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 167) && (data_out <= 255) && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 r_en ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##1 r_en ##1 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 167) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 68) && (data_out <= 153) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 54) && (data_out <= 117) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##3 (data_in == 73)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) && (data_in >= 5) && (data_in <= 134) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_wptr >= 0) && (b_wptr <= 8) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 (b_rptr == 3)) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 71) && (data_in <= 73)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 118) && (data_in <= 129)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_out >= 6) && (data_out <= 13)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 142) && (data_in <= 145)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 81) && (data_in <= 82)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in >= 209) && (data_in <= 218)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) && (data_in >= 143) && (data_in <= 145) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_in >= 143) && (data_in <= 145) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 235)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 !rclk && (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 !r_en && (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) && full ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 !empty && (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 wclk ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) && wclk ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##2 (b_rptr == 0) && (b_wptr == 1) ##1 1) |-> wclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##2 (data_in == 149) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 255) && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) && (b_wptr == 0) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 5) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (data_in >= 0) && (data_in <= 65) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 195) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) && (data_in >= 0) && (data_in <= 65) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) && (data_out >= 192) && (data_out <= 255) ##1 (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##1 (data_in >= 70) && (data_in <= 81) ##2 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 189) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 195) && (data_out <= 255) && (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_out >= 195) && (data_out <= 255) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_out >= 169) && (data_out <= 173) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) && (b_wptr >= 8) && (b_wptr <= 15) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_wptr >= 8) && (b_wptr <= 15) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_out >= 44) && (data_out <= 52) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 70) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 13) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 185) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 70)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 215) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 5) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 184)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 215)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 185)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 64)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_wptr == 2) && (data_out == 5)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (data_out == 2) && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 79) && (data_in <= 99) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) && (data_in >= 12) && (data_in <= 119) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 12) && (data_in <= 119) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_wptr >= 9) && (b_wptr <= 15) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) && (b_wptr >= 9) && (b_wptr <= 15) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 51)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_in >= 146) && (data_in <= 178) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##4 !wclk && (data_out == 224)) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 92) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##1 !empty && (b_rptr == 0) ##2 (b_wptr == 11) ##1 1) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (b_rptr == 3) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_wptr == 2) ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (b_rptr >= 13) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 118) && (data_out <= 186) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 86) && (data_out <= 88)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_in >= 0) && (data_in <= 10)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 71)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 209)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 173)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 129)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 118)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 145)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 77)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##3 (data_in == 218)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!wclk && (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2) && wclk) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2) && full) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2) && w_en) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 !rclk && (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (b_wptr == 11) ##1 !wclk && (b_rptr == 3)) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 0) ##3 (data_out == 224) ##1 !wclk) |-> empty);
assert property(@(posedge DEFAULT_CLOCK) (!empty && (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##1 (b_rptr >= 0) && (b_rptr <= 5) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (b_rptr >= 7) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 95) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 99) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) && full ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 !w_en ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_out >= 0) && (data_out <= 78) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!w_en && (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 154) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (b_wptr >= 8) && (b_wptr <= 15) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (b_rptr >= 10) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (b_rptr >= 11) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) && (b_wptr >= 8) && (b_wptr <= 15) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 8) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 !r_en) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (b_rptr >= 8) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 empty) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 116) && (data_in <= 132) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 !full && (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 157) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 159) && (data_out <= 252) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 0) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##1 (data_in >= 146) && (data_in <= 253) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_out == 159) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (data_out >= 0) && (data_out <= 79) && (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_out == 52) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) && (data_out >= 0) && (data_out <= 79) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##3 (b_rptr == 3) && empty ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 24)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##3 (data_in == 245)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 !full ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 6) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (data_out >= 159) && (data_out <= 194) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 89) && (data_in <= 105) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 202) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_out >= 37) && (data_out <= 84) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (b_wptr == 15)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 73)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 33) && (data_out <= 40)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out >= 247) && (data_out <= 248)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_in >= 239) && (data_in <= 247)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 255) ##1 (b_rptr == 10)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_out >= 58) && (data_out <= 126) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 255) ##1 w_en) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##2 (data_in == 255) ##1 (b_wptr == 11)) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 0) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_out >= 0) && (data_out <= 123) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 171) && (data_in <= 255) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 223) && (data_out <= 252) ##1 (b_rptr >= 0) && (b_rptr <= 4) ##1 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 190) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 3) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 46) ##3 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 25)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0) && empty) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 144)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 !rclk && (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0) && wclk) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 !r_en ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 0) && (data_out <= 75) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 192) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 191) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 113) && (data_in <= 141) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 0) && (data_out <= 117) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 0) && (data_out <= 84) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 69) && (data_out <= 153) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 186) && (data_out <= 255) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (w_en ##1 (b_rptr == 0) && (data_out >= 223) && (data_out <= 252) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 rclk ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 0) && (data_out <= 122) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 0) && (data_out <= 123) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!r_en && (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 7) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr >= 0) && (b_wptr <= 4) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 57) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 1) && (b_wptr <= 2) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr >= 0) && (b_wptr <= 6) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr >= 4) && (b_wptr <= 6) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (b_wptr >= 0) && (b_wptr <= 5) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) ##3 (b_rptr == 3) ##1 (b_rptr == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 125) && (data_out <= 255) ##2 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 129) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 64) ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 59) && (data_out <= 120) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 58) && (data_out <= 122) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 58) && (data_out <= 125) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 3) && (b_rptr <= 4) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && wclk ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 80) && (data_in <= 165) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr == 0) && (data_out == 4) ##3 1) |-> full);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 128) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 82) && (data_in <= 165) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 6) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 38) && (data_out <= 84) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 102) && (data_in <= 152) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 168) && (data_in <= 213) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 2) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 122) && (data_in <= 138) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && rclk ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 3) ##3 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr == 1) ##4 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in >= 139) && (data_in <= 178) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (rclk ##3 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 53) && (data_in <= 103) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 84) ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 0) && (b_rptr <= 2) ##3 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (!empty ##2 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 56) && (data_in <= 108) ##3 (b_rptr == 3) ##1 (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) (!full ##3 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 124) && (data_in <= 144) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255) && (b_rptr >= 7) && (b_rptr <= 15) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 15) && (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!wclk ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 7) && (b_wptr <= 10) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 126) && (data_in <= 147) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 0) && (data_out <= 37) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 128) && (data_in <= 255) && (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255) && (data_in >= 128) && (data_in <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 8) && (b_wptr <= 15) ##2 (b_wptr >= 0) && (b_wptr <= 1) ##1 (b_rptr == 9) ##1 (data_in >= 240) && (data_in <= 255)) |-> (b_wptr >= 0) && (b_wptr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255) && (b_rptr >= 8) && (b_rptr <= 15) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 12) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 208) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 243) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 12) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 121) && (data_in <= 185) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_in >= 121) && (data_in <= 184) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 120) && (data_in <= 183) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 7) && (b_rptr <= 15) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 51) && (data_in <= 101) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 124) && (data_in <= 187) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 12) && (b_rptr <= 15) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 48) && (data_in <= 96) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255) && (data_in >= 124) && (data_in <= 186) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 124) && (data_in <= 186) && (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 207) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 49) && (data_in <= 99) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 60) && (data_in <= 123) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 125) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 200) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 203) && (data_in <= 255) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 126) && (data_in <= 170) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 127) && (data_in <= 170) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && rclk ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##1 (data_out >= 224) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 110) && (data_in <= 159) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 83) && (data_in <= 167) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 1) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 13) && (b_rptr <= 15) && (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 !w_en ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 8) && (b_rptr <= 15) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 190) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 123) && (data_in <= 187) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 r_en ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 250) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 100) && (data_in <= 150) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 9) && (b_rptr <= 15) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 41) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 5) && (b_rptr <= 8) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 11) && (b_rptr <= 15) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 9) && (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 11) && (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 82) && (data_in <= 165) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 173) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 wclk) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 4) && (b_rptr <= 8) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 2) && (b_wptr <= 5) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 126) && (data_in <= 255) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 237) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 5) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 109) && (data_in <= 157) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 126) && (data_in <= 255) && (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 !rclk ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 165) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && r_en ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) && (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 7) && (b_rptr <= 10) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) && w_en ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!empty && (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr >= 4) && (b_wptr <= 6) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (r_en ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 223) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 82) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr >= 0) && (b_wptr <= 2) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) ##1 (data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_rptr >= 9) && (b_rptr <= 11) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 60) && (data_in <= 122) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 55) && (data_in <= 108) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_out >= 55) && (data_out <= 121) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 4) && (b_wptr <= 9)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 89) && (data_in <= 170)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) && full ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 52) && (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) && (data_in >= 0) && (data_in <= 52) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 73) && (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) && (data_in >= 0) && (data_in <= 73) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) && (data_in >= 0) && (data_in <= 124) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 !wclk && (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 124) && (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 31) && (data_out <= 51) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (b_rptr >= 2) && (b_rptr <= 5) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 33) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) ##1 !empty) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out == 51) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 !w_en && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (b_rptr == 5) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) && empty ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 (data_out >= 27) && (data_out <= 57) && wclk ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##1 (b_wptr == 3) ##1 !full && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 1) && (data_in <= 81) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##2 (data_in >= 131) && (data_in <= 255) ##1 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 35) && (data_out <= 45) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 131) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 1) && (data_in <= 74) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 2) && (data_in <= 84)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) && (data_in >= 129) && (data_in <= 255) ##3 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 114) && (data_in <= 176) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 96) && (data_in <= 142)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 2) && (b_wptr <= 5)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##2 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 2) && (data_in <= 74)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 4) && (b_wptr <= 7)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 4) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 189) && (data_in <= 255) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 224) && (data_out <= 255) ##3 (data_in == 37)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 139) && (data_out <= 192) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 140) && (data_in <= 198) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 0) && (b_wptr <= 3) ##1 (data_in >= 129) && (data_in <= 255) ##2 (b_rptr == 3) ##1 (b_wptr == 2)) |-> (data_in >= 0) && (data_in <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 7) && (b_rptr <= 10) ##2 (b_rptr >= 4) && (b_rptr <= 7) && (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_rptr >= 4) && (b_rptr <= 7)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 211) && (data_in <= 255) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 6) && (b_wptr <= 9)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 37) && (data_in <= 81) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 190) ##1 (data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 156) && (data_in <= 198)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_rptr >= 4) && (b_rptr <= 6)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 8) && (b_wptr <= 10)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 153) && (data_in <= 198) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_rptr >= 13) && (b_rptr <= 15)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (data_in >= 2) && (data_in <= 46)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_wptr >= 1) && (b_wptr <= 3)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr >= 0) && (b_wptr <= 2) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_in >= 1) && (data_in <= 32) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr == 11) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr == 13) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (data_out >= 27) && (data_out <= 57) ##1 (b_rptr == 0)) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_rptr == 2) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 194) && (data_out <= 255) ##2 (b_wptr == 2) && (data_out >= 27) && (data_out <= 57) ##1 1) |-> (data_out >= 0) && (data_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 11) && (b_wptr <= 15) ##1 (b_wptr == 3) ##1 (b_rptr == 0) ##2 (b_rptr == 15)) |-> (b_wptr >= 4) && (b_wptr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 48) ##1 (b_rptr == 3) ##2 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 10) && (b_wptr <= 15) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (b_wptr >= 10) && (b_wptr <= 15) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (b_wptr >= 12) && (b_wptr <= 15) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 12) && (b_wptr <= 15) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 62) ##1 (b_rptr == 3) ##2 (b_rptr == 6)) |-> (data_in >= 128) && (data_in <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 128) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) ##2 (b_rptr == 3)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 6) && (b_rptr <= 15) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 !r_en) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 106) && (data_in <= 248)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) && (data_out >= 29) && (data_out <= 181) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 !empty ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 (b_wptr >= 2) && (b_wptr <= 10) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) && r_en ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 (b_rptr >= 4) && (b_rptr <= 14) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 rclk ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 (data_in >= 189) && (data_in <= 212) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (data_out >= 29) && (data_out <= 181) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 rclk) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 !full ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 !w_en) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 (b_rptr == 4) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 65) && (data_in <= 129) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##1 (b_wptr == 2) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 !wclk && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 !empty && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!full ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) ##1 !rclk && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && rclk ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 127) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 0) && (data_in <= 127) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 0) && (data_in <= 126) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 126) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_out >= 76) && (data_out <= 130) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 76) && (data_out <= 130) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 82) && (data_out <= 163) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 58) && (data_out <= 125) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_in >= 117) && (data_in <= 174) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 117) && (data_in <= 174) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##1 (data_out >= 76) && (data_out <= 92) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!full && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 78) && (data_in <= 164) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 52) && (data_in <= 101) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 78) && (data_in <= 164) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 52) && (data_in <= 101) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_out >= 127) && (data_out <= 191) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 126) && (data_out <= 255) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_out >= 126) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 127) && (data_out <= 191) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 53) && (data_in <= 103) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 53) && (data_in <= 103) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##1 (data_in >= 4) && (data_in <= 64) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && r_en ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (rclk ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 63) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 0) && (data_in <= 63) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 76) && (data_out <= 106) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_out >= 76) && (data_out <= 106) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 76) && (data_in <= 161) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 76) && (data_in <= 161) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 46) && (data_in <= 91)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 51) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 0) && (data_in <= 51) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 0) && (data_in <= 77) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 0) && (data_in <= 77) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 76) && (data_out <= 98) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_out >= 76) && (data_out <= 98) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 86) && (data_out <= 136) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 4) && (data_in <= 32)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!r_en ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 63) && (data_in <= 129) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_in >= 64) && (data_in <= 129) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 63) && (data_in <= 129) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 64) && (data_in <= 129) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_out >= 106) && (data_out <= 130) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 152) && (data_in <= 174) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 106) && (data_out <= 130) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_in >= 152) && (data_in <= 174) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 62) && (data_in <= 91)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 4) && (data_in <= 16)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##1 (b_rptr >= 0) && (b_rptr <= 1) ##1 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in == 0) && (b_rptr == 3) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (data_in == 0) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && empty ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_in >= 117) && (data_in <= 127) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 117) && (data_in <= 127) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) ##2 (data_in >= 62) && (data_in <= 72)) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (empty ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_in >= 60) && (data_in <= 74) && (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr == 3) && (b_wptr == 11) && (data_in >= 60) && (data_in <= 74) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_out >= 164) && (data_out <= 255) && (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && (data_out >= 164) && (data_out <= 255) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 11) && wclk ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 10) && (b_rptr <= 15) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 9) && (b_rptr <= 15) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (wclk ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 11) && (b_rptr <= 15) ##1 (b_rptr >= 8) && (b_rptr <= 11) ##1 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_wptr >= 4) && (b_wptr <= 6) ##2 (b_rptr == 3) && (b_wptr == 11) ##2 1) |-> (b_wptr >= 6) && (b_wptr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((b_rptr >= 8) && (b_rptr <= 15) ##1 (b_rptr == 3) ##1 (b_wptr == 2) ##1 (b_wptr == 2)) |-> (b_rptr >= 0) && (b_rptr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!rclk ##1 (b_rptr == 0) ##2 (data_in == 255) ##1 1) |-> rclk);
assert property(@(posedge DEFAULT_CLOCK) (!w_en ##1 (b_rptr == 3) ##1 (b_rptr == 0) && (data_out == 0)) |-> w_en);
endmodule
