// Seed: 4163496853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    for (id_7 = -1; 1'b0; id_7 = 1) begin : LABEL_0
      wire id_8;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    input  tri0 _id_0,
    output tri1 id_1
);
  wire [id_0 : 1] id_3;
  assign id_3 = id_0;
  bit id_4;
  assign id_1 = -1;
  wire id_5;
  always @(-1 * 1 or posedge 1) id_4 = -1;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3
  );
  assign id_6 = 1;
endmodule
