<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/11.1/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>ModeSelect_sch.rpt</ascFile><devFile>C:/Xilinx/11.1/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>ModeSelect_sch.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7- 7-2011" design="ModeSelect_sch" device="XC2C64A" eqnType="1" pkg="QFG48" speed="-5" status="1" statusStr="Successful" swVersion="L.68" time="  9:57AM" version="1.0"/><inputs id="MODE0_SPECSIG"/><inputs id="GPS_LD_RX" userloc="P18"/><inputs id="GPS_TX" userloc="P27"/><inputs id="TRACE_TX" userloc="P44"/><inputs id="MODE1_SPECSIG"/><inputs id="GSM_CTS" userloc="P2"/><inputs id="GSM_DCD" userloc="P48"/><inputs id="GSM_DSR" userloc="P4"/><inputs id="GSM_LD_DTR" userloc="P12"/><inputs id="GSM_RING" userloc="P1"/><inputs id="GSM_LD_RTS" userloc="P13"/><inputs id="GSM_RX" userloc="P5"/><inputs id="GSM_LD_TX" userloc="P11"/><inputs id="SERVICE_IN" userloc="P38"/><inputs id="TRACE_LD_RX" userloc="P17"/><pin id="FB1_MC2_PIN5" iostd="LVCMOS33" pinnum="5" signal="GSM_RX" use="I"/><pin id="FB1_MC3_PIN4" iostd="LVCMOS33" pinnum="4" signal="GSM_DSR" use="I"/><pin id="FB1_MC9_PIN2" iostd="LVCMOS33" pinnum="2" signal="GSM_CTS" use="I"/><pin id="FB1_MC10_PIN1" iostd="LVCMOS33" pinnum="1" signal="GSM_RING" use="I"/><pin id="FB1_MC11_PIN48" iostd="LVCMOS33" pinnum="48" signal="GSM_DCD" use="I"/><pin id="FB1_MC12_PIN47" iostd="LVCMOS33" pinnum="47" signal="GSM_TX" use="O"/><pin id="FB1_MC13_PIN46" iostd="LVCMOS33" pinnum="46" signal="GSM_DTR" use="O"/><pin id="FB2_MC1_PIN6" iostd="LVCMOS33" pinnum="6" signal="GSM_LD_RX" use="O"/><pin id="FB2_MC2_PIN7" iostd="LVCMOS33" pinnum="7" signal="GSM_LD_DSR" use="O"/><pin id="FB2_MC3_PIN8" iostd="LVCMOS33" pinnum="8" signal="GSM_LD_CTS" use="O"/><pin id="FB2_MC4_PIN9" iostd="LVCMOS33" pinnum="9" signal="GSM_LD_RING" use="O"/><pin id="FB2_MC5_PIN10" iostd="LVCMOS33" pinnum="10" signal="GSM_LD_DCD" use="O"/><pin id="FB2_MC7_PIN11" iostd="LVCMOS33" pinnum="11" signal="GSM_LD_TX" use="I"/><pin id="FB2_MC8_PIN12" iostd="LVCMOS33" pinnum="12" signal="GSM_LD_DTR" use="I"/><pin id="FB2_MC10_PIN13" iostd="LVCMOS33" pinnum="13" signal="GSM_LD_RTS" use="I"/><pin id="FB2_MC12_PIN14" iostd="LVCMOS33" pinnum="14" signal="TRACE_LD_TX" use="O"/><pin id="FB2_MC13_PIN15" iostd="LVCMOS33" pinnum="15" signal="GPS_LD_TX" use="O"/><pin id="FB3_MC1_PIN45" iostd="LVCMOS33" pinnum="45" signal="GSM_RTS" use="O"/><pin id="FB3_MC2_PIN44" iostd="LVCMOS33" pinnum="44" signal="TRACE_TX" use="I"/><pin id="FB3_MC3_PIN43" iostd="LVCMOS33" pinnum="43" signal="TRACE_RX" use="O"/><pin id="FB3_MC5_PIN39" iostd="LVCMOS33" pinnum="39" signal="SERVICE_OUT" use="O"/><pin id="FB3_MC6_PIN38" iostd="LVCMOS33" iostyle="PU" pinnum="38" signal="SERVICE_IN" use="I"/><pin id="FB3_MC9_PIN37" iostd="LVCMOS33" iostyle="PU" pinnum="37" signal="MODE0_SPECSIG" use="I"/><pin id="FB3_MC10_PIN36" iostd="LVCMOS33" iostyle="PU" pinnum="36" signal="MODE1_SPECSIG" use="I"/><pin id="FB3_MC11_PIN35" pinnum="35"/><pin id="FB3_MC12_PIN34" pinnum="34"/><pin id="FB3_MC14_PIN33" pinnum="33"/><pin id="FB3_MC15_PIN32" pinnum="32"/><pin id="FB4_MC1_PIN17" iostd="LVCMOS33" pinnum="17" signal="TRACE_LD_RX" use="I"/><pin id="FB4_MC2_PIN18" iostd="LVCMOS33" pinnum="18" signal="GPS_LD_RX" use="I"/><pin id="FB4_MC7_PIN20" iostd="LVCMOS33" pinnum="20" signal="nFORCEOFF_LD0" use="O"/><pin id="FB4_MC10_PIN24" iostd="LVCMOS33" pinnum="24" signal="FORCEON_LD0" use="O"/><pin id="FB4_MC11_PIN25" iostd="LVCMOS33" pinnum="25" signal="nFORCEOFF_LD1" use="O"/><pin id="FB4_MC12_PIN26" iostd="LVCMOS33" pinnum="26" signal="FORCEON_LD1" use="O"/><pin id="FB4_MC13_PIN27" iostd="LVCMOS33" pinnum="27" signal="GPS_TX" use="I"/><pin id="FB4_MC14_PIN28" iostd="LVCMOS33" pinnum="28" signal="GPS_RX" use="O"/><pin id="FB4_MC16_PIN30" pinnum="30"/><pin id="FB_PIN3" pinnum="3" use="VCCAUX"/><pin id="FB_PIN19" pinnum="19" use="VCCIO-3.3"/><pin id="FB_PIN29" pinnum="29" use="VCC"/><pin id="FB_PIN42" pinnum="42" use="VCCIO-3.3"/><fblock id="FB1" pinUse="7"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN5"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN4"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN2"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN1"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN48"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN47" sigUse="2" signal="GSM_TX"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN46" sigUse="2" signal="GSM_DTR"><eq_pterm ptindx="FB1_46"/></macrocell><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><fbinput id="FB1_I1" signal="GSM_LD_DTR"/><fbinput id="FB1_I2" signal="GSM_LD_TX"/><fbinput id="FB1_I3" signal="MODE0_SPECSIG"/><PAL><pterm id="FB1_7"><signal id="MODE0_SPECSIG"/></pterm><pterm id="FB1_43"><signal id="GSM_LD_TX"/></pterm><pterm id="FB1_46"><signal id="GSM_LD_DTR"/></pterm></PAL><bct id="FB1_bct7" use="CTE"><eq_pterm ptindx="FB1_7"/></bct><equation id="GSM_TX"><d1><eq_pterm ptindx="FB1_43"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation><equation id="GSM_DTR"><d1><eq_pterm ptindx="FB1_46"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation></fblock><fblock id="FB2" pinUse="10"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN6" sigUse="2" signal="GSM_LD_RX"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN7" sigUse="2" signal="GSM_LD_DSR"><eq_pterm ptindx="FB2_13"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN8" sigUse="2" signal="GSM_LD_CTS"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN9" sigUse="2" signal="GSM_LD_RING"><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN10" sigUse="2" signal="GSM_LD_DCD"><eq_pterm ptindx="FB2_22"/></macrocell><macrocell id="FB2_MC6"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN11"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN12"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN13"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN14" sigUse="2" signal="TRACE_LD_TX"><eq_pterm ptindx="FB2_43"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN15" sigUse="2" signal="GPS_LD_TX"><eq_pterm ptindx="FB2_46"/></macrocell><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><fbinput id="FB2_I1" signal="GPS_TX"/><fbinput id="FB2_I2" signal="GSM_CTS"/><fbinput id="FB2_I3" signal="GSM_DCD"/><fbinput id="FB2_I4" signal="GSM_DSR"/><fbinput id="FB2_I5" signal="GSM_RING"/><fbinput id="FB2_I6" signal="GSM_RX"/><fbinput id="FB2_I7" signal="MODE0_SPECSIG"/><fbinput id="FB2_I8" signal="TRACE_TX"/><PAL><pterm id="FB2_7"><signal id="MODE0_SPECSIG"/></pterm><pterm id="FB2_10"><signal id="GSM_RX"/></pterm><pterm id="FB2_13"><signal id="GSM_DSR"/></pterm><pterm id="FB2_16"><signal id="GSM_CTS"/></pterm><pterm id="FB2_19"><signal id="GSM_RING"/></pterm><pterm id="FB2_22"><signal id="GSM_DCD"/></pterm><pterm id="FB2_43"><signal id="TRACE_TX"/></pterm><pterm id="FB2_46"><signal id="GPS_TX"/></pterm></PAL><bct id="FB2_bct7" use="CTE"><eq_pterm ptindx="FB2_7"/></bct><equation id="GSM_LD_RX"><d1><eq_pterm ptindx="FB2_10"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="GSM_LD_DSR"><d1><eq_pterm ptindx="FB2_13"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="GSM_LD_CTS"><d1><eq_pterm ptindx="FB2_16"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="GSM_LD_RING"><d1><eq_pterm ptindx="FB2_19"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="GSM_LD_DCD"><d1><eq_pterm ptindx="FB2_22"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="TRACE_LD_TX"><d1><eq_pterm ptindx="FB2_43"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="GPS_LD_TX"><d1><eq_pterm ptindx="FB2_46"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation></fblock><fblock id="FB3" pinUse="7"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN45" sigUse="2" signal="GSM_RTS"><eq_pterm ptindx="FB3_10"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN44"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN43" sigUse="4" signal="TRACE_RX"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></macrocell><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN39" sigUse="2" signal="SERVICE_OUT"><eq_pterm ptindx="FB3_22"/></macrocell><macrocell id="FB3_MC6" pin="FB3_MC6_PIN38"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN37"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN36"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN35"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN34"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN33"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN32"/><macrocell id="FB3_MC16"/><fbinput id="FB3_I1" signal="GPS_TX"/><fbinput id="FB3_I2" signal="GSM_LD_RTS"/><fbinput id="FB3_I3" signal="MODE0_SPECSIG"/><fbinput id="FB3_I4" signal="MODE1_SPECSIG"/><fbinput id="FB3_I5" signal="SERVICE_IN"/><fbinput id="FB3_I6" signal="TRACE_LD_RX"/><PAL><pterm id="FB3_0"><signal id="GPS_TX"/><signal id="MODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1"><signal id="MODE1_SPECSIG"/><signal id="TRACE_LD_RX"/></pterm><pterm id="FB3_7"><signal id="MODE0_SPECSIG"/></pterm><pterm id="FB3_10"><signal id="GSM_LD_RTS"/></pterm><pterm id="FB3_22"><signal id="SERVICE_IN"/></pterm></PAL><bct id="FB3_bct7" use="CTE"><eq_pterm ptindx="FB3_7"/></bct><equation id="GSM_RTS"><d1><eq_pterm ptindx="FB3_10"/></d1><oe><eq_pterm ptindx="FB3_7"/></oe></equation><equation id="TRACE_RX"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></d2><oe><eq_pterm ptindx="FB3_7"/></oe></equation><equation id="SERVICE_OUT"><d1><eq_pterm ptindx="FB3_22"/></d1><oe><eq_pterm ptindx="FB3_7"/></oe></equation></fblock><fblock id="FB4" pinUse="8"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN17"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN18"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN20" sigUse="1" signal="nFORCEOFF_LD0"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN24" sigUse="1" signal="FORCEON_LD0"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN25" sigUse="1" signal="nFORCEOFF_LD1"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN26" sigUse="1" signal="FORCEON_LD1"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN27"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN28" sigUse="4" signal="GPS_RX"><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_1"/></macrocell><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN30"/><fbinput id="FB4_I1" signal="GPS_LD_RX"/><fbinput id="FB4_I2" signal="MODE0_SPECSIG"/><fbinput id="FB4_I3" signal="MODE1_SPECSIG"/><fbinput id="FB4_I4" signal="TRACE_TX"/><PAL><pterm id="FB4_0"><signal id="TRACE_TX"/><signal id="MODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1"><signal id="MODE1_SPECSIG"/><signal id="GPS_LD_RX"/></pterm><pterm id="FB4_7"><signal id="MODE0_SPECSIG"/></pterm></PAL><bct id="FB4_bct7" use="CTE"><eq_pterm ptindx="FB4_7"/></bct><equation id="nFORCEOFF_LD0" negated="ON"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_7"/></oe></equation><equation id="FORCEON_LD0" negated="ON"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_7"/></oe></equation><equation id="nFORCEOFF_LD1" negated="ON"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_7"/></oe></equation><equation id="FORCEON_LD1" negated="ON"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_7"/></oe></equation><equation id="GPS_RX"><d2><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_1"/></d2><oe><eq_pterm ptindx="FB4_7"/></oe></equation></fblock><vcc/><gnd/><messages><warning>INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_DTR' based upon the LOC   constraint 'P12'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_RTS' based upon the LOC   constraint 'P13'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_TX' based upon the LOC   constraint 'P11'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'GSM_LD_TX_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'GSM_LD_RTS_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'GSM_LD_DTR_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS33" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-5-QFG48" prld="LOW" pterms="28" slew="FAST" terminate="FLOAT" unused="PULLUP" wysiwyg="OFF"/><specSig signal="MODE0_SPECSIG" value="MODE&lt;0&gt;"/><specSig signal="MODE1_SPECSIG" value="MODE&lt;1&gt;"/></document>
