{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534507337689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534507337690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 14:02:17 2018 " "Processing started: Fri Aug 17 14:02:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534507337690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534507337690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534507337690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534507338283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file transmitter_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_clock-rtl " "Found design unit 1: transmitter_clock-rtl" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338963 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_clock " "Found entity 1: transmitter_clock" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338968 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338973 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-rtl " "Found design unit 1: state_machine-rtl" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338978 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-rtl " "Found design unit 1: receiver-rtl" {  } { { "receiver.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/receiver.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338982 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/receiver.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-rtl " "Found design unit 1: demo-rtl" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338987 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534507338987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534507338987 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "start_rx demo.vhd(144) " "VHDL Association List error at demo.vhd(144): formal \"start_rx\" does not exist" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 144 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1534507338989 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock demo.vhd(142) " "VHDL error at demo.vhd(142): formal port or parameter \"clock\" must have actual or default value" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 142 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1534507338989 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock demo.vhd(69) " "HDL error at demo.vhd(69): see declaration for object \"clock\"" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 69 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534507338989 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input_signal demo.vhd(142) " "VHDL error at demo.vhd(142): formal port or parameter \"input_signal\" must have actual or default value" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 142 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1534507338989 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "input_signal demo.vhd(70) " "HDL error at demo.vhd(70): see declaration for object \"input_signal\"" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 70 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534507338989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534507339152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 17 14:02:19 2018 " "Processing ended: Fri Aug 17 14:02:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534507339152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534507339152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534507339152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534507339152 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534507339811 ""}
