
out/F401RE-Slave.elf:     file format elf32-littlearm


Disassembly of section .text:

08000198 <memcpy>:
 8000198:	4684      	mov	ip, r0
 800019a:	ea41 0300 	orr.w	r3, r1, r0
 800019e:	f013 0303 	ands.w	r3, r3, #3
 80001a2:	d16d      	bne.n	8000280 <memcpy+0xe8>
 80001a4:	3a40      	subs	r2, #64	; 0x40
 80001a6:	d341      	bcc.n	800022c <memcpy+0x94>
 80001a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001ac:	f840 3b04 	str.w	r3, [r0], #4
 80001b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80001b4:	f840 3b04 	str.w	r3, [r0], #4
 80001b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001bc:	f840 3b04 	str.w	r3, [r0], #4
 80001c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80001c4:	f840 3b04 	str.w	r3, [r0], #4
 80001c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001cc:	f840 3b04 	str.w	r3, [r0], #4
 80001d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80001d4:	f840 3b04 	str.w	r3, [r0], #4
 80001d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001dc:	f840 3b04 	str.w	r3, [r0], #4
 80001e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80001e4:	f840 3b04 	str.w	r3, [r0], #4
 80001e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001ec:	f840 3b04 	str.w	r3, [r0], #4
 80001f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f4:	f840 3b04 	str.w	r3, [r0], #4
 80001f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80001fc:	f840 3b04 	str.w	r3, [r0], #4
 8000200:	f851 3b04 	ldr.w	r3, [r1], #4
 8000204:	f840 3b04 	str.w	r3, [r0], #4
 8000208:	f851 3b04 	ldr.w	r3, [r1], #4
 800020c:	f840 3b04 	str.w	r3, [r0], #4
 8000210:	f851 3b04 	ldr.w	r3, [r1], #4
 8000214:	f840 3b04 	str.w	r3, [r0], #4
 8000218:	f851 3b04 	ldr.w	r3, [r1], #4
 800021c:	f840 3b04 	str.w	r3, [r0], #4
 8000220:	f851 3b04 	ldr.w	r3, [r1], #4
 8000224:	f840 3b04 	str.w	r3, [r0], #4
 8000228:	3a40      	subs	r2, #64	; 0x40
 800022a:	d2bd      	bcs.n	80001a8 <memcpy+0x10>
 800022c:	3230      	adds	r2, #48	; 0x30
 800022e:	d311      	bcc.n	8000254 <memcpy+0xbc>
 8000230:	f851 3b04 	ldr.w	r3, [r1], #4
 8000234:	f840 3b04 	str.w	r3, [r0], #4
 8000238:	f851 3b04 	ldr.w	r3, [r1], #4
 800023c:	f840 3b04 	str.w	r3, [r0], #4
 8000240:	f851 3b04 	ldr.w	r3, [r1], #4
 8000244:	f840 3b04 	str.w	r3, [r0], #4
 8000248:	f851 3b04 	ldr.w	r3, [r1], #4
 800024c:	f840 3b04 	str.w	r3, [r0], #4
 8000250:	3a10      	subs	r2, #16
 8000252:	d2ed      	bcs.n	8000230 <memcpy+0x98>
 8000254:	320c      	adds	r2, #12
 8000256:	d305      	bcc.n	8000264 <memcpy+0xcc>
 8000258:	f851 3b04 	ldr.w	r3, [r1], #4
 800025c:	f840 3b04 	str.w	r3, [r0], #4
 8000260:	3a04      	subs	r2, #4
 8000262:	d2f9      	bcs.n	8000258 <memcpy+0xc0>
 8000264:	3204      	adds	r2, #4
 8000266:	d008      	beq.n	800027a <memcpy+0xe2>
 8000268:	07d2      	lsls	r2, r2, #31
 800026a:	bf1c      	itt	ne
 800026c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000270:	f800 3b01 	strbne.w	r3, [r0], #1
 8000274:	d301      	bcc.n	800027a <memcpy+0xe2>
 8000276:	880b      	ldrh	r3, [r1, #0]
 8000278:	8003      	strh	r3, [r0, #0]
 800027a:	4660      	mov	r0, ip
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	2a08      	cmp	r2, #8
 8000282:	d313      	bcc.n	80002ac <memcpy+0x114>
 8000284:	078b      	lsls	r3, r1, #30
 8000286:	d08d      	beq.n	80001a4 <memcpy+0xc>
 8000288:	f010 0303 	ands.w	r3, r0, #3
 800028c:	d08a      	beq.n	80001a4 <memcpy+0xc>
 800028e:	f1c3 0304 	rsb	r3, r3, #4
 8000292:	1ad2      	subs	r2, r2, r3
 8000294:	07db      	lsls	r3, r3, #31
 8000296:	bf1c      	itt	ne
 8000298:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800029c:	f800 3b01 	strbne.w	r3, [r0], #1
 80002a0:	d380      	bcc.n	80001a4 <memcpy+0xc>
 80002a2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80002a6:	f820 3b02 	strh.w	r3, [r0], #2
 80002aa:	e77b      	b.n	80001a4 <memcpy+0xc>
 80002ac:	3a04      	subs	r2, #4
 80002ae:	d3d9      	bcc.n	8000264 <memcpy+0xcc>
 80002b0:	3a01      	subs	r2, #1
 80002b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002b6:	f800 3b01 	strb.w	r3, [r0], #1
 80002ba:	d2f9      	bcs.n	80002b0 <memcpy+0x118>
 80002bc:	780b      	ldrb	r3, [r1, #0]
 80002be:	7003      	strb	r3, [r0, #0]
 80002c0:	784b      	ldrb	r3, [r1, #1]
 80002c2:	7043      	strb	r3, [r0, #1]
 80002c4:	788b      	ldrb	r3, [r1, #2]
 80002c6:	7083      	strb	r3, [r0, #2]
 80002c8:	4660      	mov	r0, ip
 80002ca:	4770      	bx	lr

080002cc <__aeabi_drsub>:
 80002cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d0:	e002      	b.n	80002d8 <__adddf3>
 80002d2:	bf00      	nop

080002d4 <__aeabi_dsub>:
 80002d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d8 <__adddf3>:
 80002d8:	b530      	push	{r4, r5, lr}
 80002da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e2:	ea94 0f05 	teq	r4, r5
 80002e6:	bf08      	it	eq
 80002e8:	ea90 0f02 	teqeq	r0, r2
 80002ec:	bf1f      	itttt	ne
 80002ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fe:	f000 80e2 	beq.w	80004c6 <__adddf3+0x1ee>
 8000302:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000306:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030a:	bfb8      	it	lt
 800030c:	426d      	neglt	r5, r5
 800030e:	dd0c      	ble.n	800032a <__adddf3+0x52>
 8000310:	442c      	add	r4, r5
 8000312:	ea80 0202 	eor.w	r2, r0, r2
 8000316:	ea81 0303 	eor.w	r3, r1, r3
 800031a:	ea82 0000 	eor.w	r0, r2, r0
 800031e:	ea83 0101 	eor.w	r1, r3, r1
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	2d36      	cmp	r5, #54	; 0x36
 800032c:	bf88      	it	hi
 800032e:	bd30      	pophi	{r4, r5, pc}
 8000330:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000334:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000338:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800033c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x70>
 8000342:	4240      	negs	r0, r0
 8000344:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000348:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800034c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000350:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x84>
 8000356:	4252      	negs	r2, r2
 8000358:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800035c:	ea94 0f05 	teq	r4, r5
 8000360:	f000 80a7 	beq.w	80004b2 <__adddf3+0x1da>
 8000364:	f1a4 0401 	sub.w	r4, r4, #1
 8000368:	f1d5 0e20 	rsbs	lr, r5, #32
 800036c:	db0d      	blt.n	800038a <__adddf3+0xb2>
 800036e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000372:	fa22 f205 	lsr.w	r2, r2, r5
 8000376:	1880      	adds	r0, r0, r2
 8000378:	f141 0100 	adc.w	r1, r1, #0
 800037c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000380:	1880      	adds	r0, r0, r2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	4159      	adcs	r1, r3
 8000388:	e00e      	b.n	80003a8 <__adddf3+0xd0>
 800038a:	f1a5 0520 	sub.w	r5, r5, #32
 800038e:	f10e 0e20 	add.w	lr, lr, #32
 8000392:	2a01      	cmp	r2, #1
 8000394:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000398:	bf28      	it	cs
 800039a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039e:	fa43 f305 	asr.w	r3, r3, r5
 80003a2:	18c0      	adds	r0, r0, r3
 80003a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	d507      	bpl.n	80003be <__adddf3+0xe6>
 80003ae:	f04f 0e00 	mov.w	lr, #0
 80003b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80003be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c2:	d31b      	bcc.n	80003fc <__adddf3+0x124>
 80003c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c8:	d30c      	bcc.n	80003e4 <__adddf3+0x10c>
 80003ca:	0849      	lsrs	r1, r1, #1
 80003cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d4:	f104 0401 	add.w	r4, r4, #1
 80003d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e0:	f080 809a 	bcs.w	8000518 <__adddf3+0x240>
 80003e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e8:	bf08      	it	eq
 80003ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ee:	f150 0000 	adcs.w	r0, r0, #0
 80003f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f6:	ea41 0105 	orr.w	r1, r1, r5
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000400:	4140      	adcs	r0, r0
 8000402:	eb41 0101 	adc.w	r1, r1, r1
 8000406:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040a:	f1a4 0401 	sub.w	r4, r4, #1
 800040e:	d1e9      	bne.n	80003e4 <__adddf3+0x10c>
 8000410:	f091 0f00 	teq	r1, #0
 8000414:	bf04      	itt	eq
 8000416:	4601      	moveq	r1, r0
 8000418:	2000      	moveq	r0, #0
 800041a:	fab1 f381 	clz	r3, r1
 800041e:	bf08      	it	eq
 8000420:	3320      	addeq	r3, #32
 8000422:	f1a3 030b 	sub.w	r3, r3, #11
 8000426:	f1b3 0220 	subs.w	r2, r3, #32
 800042a:	da0c      	bge.n	8000446 <__adddf3+0x16e>
 800042c:	320c      	adds	r2, #12
 800042e:	dd08      	ble.n	8000442 <__adddf3+0x16a>
 8000430:	f102 0c14 	add.w	ip, r2, #20
 8000434:	f1c2 020c 	rsb	r2, r2, #12
 8000438:	fa01 f00c 	lsl.w	r0, r1, ip
 800043c:	fa21 f102 	lsr.w	r1, r1, r2
 8000440:	e00c      	b.n	800045c <__adddf3+0x184>
 8000442:	f102 0214 	add.w	r2, r2, #20
 8000446:	bfd8      	it	le
 8000448:	f1c2 0c20 	rsble	ip, r2, #32
 800044c:	fa01 f102 	lsl.w	r1, r1, r2
 8000450:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000454:	bfdc      	itt	le
 8000456:	ea41 010c 	orrle.w	r1, r1, ip
 800045a:	4090      	lslle	r0, r2
 800045c:	1ae4      	subs	r4, r4, r3
 800045e:	bfa2      	ittt	ge
 8000460:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000464:	4329      	orrge	r1, r5
 8000466:	bd30      	popge	{r4, r5, pc}
 8000468:	ea6f 0404 	mvn.w	r4, r4
 800046c:	3c1f      	subs	r4, #31
 800046e:	da1c      	bge.n	80004aa <__adddf3+0x1d2>
 8000470:	340c      	adds	r4, #12
 8000472:	dc0e      	bgt.n	8000492 <__adddf3+0x1ba>
 8000474:	f104 0414 	add.w	r4, r4, #20
 8000478:	f1c4 0220 	rsb	r2, r4, #32
 800047c:	fa20 f004 	lsr.w	r0, r0, r4
 8000480:	fa01 f302 	lsl.w	r3, r1, r2
 8000484:	ea40 0003 	orr.w	r0, r0, r3
 8000488:	fa21 f304 	lsr.w	r3, r1, r4
 800048c:	ea45 0103 	orr.w	r1, r5, r3
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	f1c4 040c 	rsb	r4, r4, #12
 8000496:	f1c4 0220 	rsb	r2, r4, #32
 800049a:	fa20 f002 	lsr.w	r0, r0, r2
 800049e:	fa01 f304 	lsl.w	r3, r1, r4
 80004a2:	ea40 0003 	orr.w	r0, r0, r3
 80004a6:	4629      	mov	r1, r5
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	fa21 f004 	lsr.w	r0, r1, r4
 80004ae:	4629      	mov	r1, r5
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	f094 0f00 	teq	r4, #0
 80004b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ba:	bf06      	itte	eq
 80004bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c0:	3401      	addeq	r4, #1
 80004c2:	3d01      	subne	r5, #1
 80004c4:	e74e      	b.n	8000364 <__adddf3+0x8c>
 80004c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ca:	bf18      	it	ne
 80004cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d0:	d029      	beq.n	8000526 <__adddf3+0x24e>
 80004d2:	ea94 0f05 	teq	r4, r5
 80004d6:	bf08      	it	eq
 80004d8:	ea90 0f02 	teqeq	r0, r2
 80004dc:	d005      	beq.n	80004ea <__adddf3+0x212>
 80004de:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e2:	bf04      	itt	eq
 80004e4:	4619      	moveq	r1, r3
 80004e6:	4610      	moveq	r0, r2
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea91 0f03 	teq	r1, r3
 80004ee:	bf1e      	ittt	ne
 80004f0:	2100      	movne	r1, #0
 80004f2:	2000      	movne	r0, #0
 80004f4:	bd30      	popne	{r4, r5, pc}
 80004f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fa:	d105      	bne.n	8000508 <__adddf3+0x230>
 80004fc:	0040      	lsls	r0, r0, #1
 80004fe:	4149      	adcs	r1, r1
 8000500:	bf28      	it	cs
 8000502:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000506:	bd30      	pop	{r4, r5, pc}
 8000508:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800050c:	bf3c      	itt	cc
 800050e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000512:	bd30      	popcc	{r4, r5, pc}
 8000514:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000518:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800051c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000520:	f04f 0000 	mov.w	r0, #0
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052a:	bf1a      	itte	ne
 800052c:	4619      	movne	r1, r3
 800052e:	4610      	movne	r0, r2
 8000530:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000534:	bf1c      	itt	ne
 8000536:	460b      	movne	r3, r1
 8000538:	4602      	movne	r2, r0
 800053a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053e:	bf06      	itte	eq
 8000540:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000544:	ea91 0f03 	teqeq	r1, r3
 8000548:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	bf00      	nop

08000550 <__aeabi_ui2d>:
 8000550:	f090 0f00 	teq	r0, #0
 8000554:	bf04      	itt	eq
 8000556:	2100      	moveq	r1, #0
 8000558:	4770      	bxeq	lr
 800055a:	b530      	push	{r4, r5, lr}
 800055c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000560:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000564:	f04f 0500 	mov.w	r5, #0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e750      	b.n	8000410 <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_i2d>:
 8000570:	f090 0f00 	teq	r0, #0
 8000574:	bf04      	itt	eq
 8000576:	2100      	moveq	r1, #0
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000580:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000584:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000588:	bf48      	it	mi
 800058a:	4240      	negmi	r0, r0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e73e      	b.n	8000410 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_f2d>:
 8000594:	0042      	lsls	r2, r0, #1
 8000596:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059a:	ea4f 0131 	mov.w	r1, r1, rrx
 800059e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a2:	bf1f      	itttt	ne
 80005a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b0:	4770      	bxne	lr
 80005b2:	f092 0f00 	teq	r2, #0
 80005b6:	bf14      	ite	ne
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005cc:	e720      	b.n	8000410 <__adddf3+0x138>
 80005ce:	bf00      	nop

080005d0 <__aeabi_ul2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f04f 0500 	mov.w	r5, #0
 80005de:	e00a      	b.n	80005f6 <__aeabi_l2d+0x16>

080005e0 <__aeabi_l2d>:
 80005e0:	ea50 0201 	orrs.w	r2, r0, r1
 80005e4:	bf08      	it	eq
 80005e6:	4770      	bxeq	lr
 80005e8:	b530      	push	{r4, r5, lr}
 80005ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ee:	d502      	bpl.n	80005f6 <__aeabi_l2d+0x16>
 80005f0:	4240      	negs	r0, r0
 80005f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000602:	f43f aedc 	beq.w	80003be <__adddf3+0xe6>
 8000606:	f04f 0203 	mov.w	r2, #3
 800060a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060e:	bf18      	it	ne
 8000610:	3203      	addne	r2, #3
 8000612:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000616:	bf18      	it	ne
 8000618:	3203      	addne	r2, #3
 800061a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061e:	f1c2 0320 	rsb	r3, r2, #32
 8000622:	fa00 fc03 	lsl.w	ip, r0, r3
 8000626:	fa20 f002 	lsr.w	r0, r0, r2
 800062a:	fa01 fe03 	lsl.w	lr, r1, r3
 800062e:	ea40 000e 	orr.w	r0, r0, lr
 8000632:	fa21 f102 	lsr.w	r1, r1, r2
 8000636:	4414      	add	r4, r2
 8000638:	e6c1      	b.n	80003be <__adddf3+0xe6>
 800063a:	bf00      	nop

0800063c <__aeabi_dmul>:
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000642:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000646:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064a:	bf1d      	ittte	ne
 800064c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000650:	ea94 0f0c 	teqne	r4, ip
 8000654:	ea95 0f0c 	teqne	r5, ip
 8000658:	f000 f8de 	bleq	8000818 <__aeabi_dmul+0x1dc>
 800065c:	442c      	add	r4, r5
 800065e:	ea81 0603 	eor.w	r6, r1, r3
 8000662:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000666:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066e:	bf18      	it	ne
 8000670:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800067c:	d038      	beq.n	80006f0 <__aeabi_dmul+0xb4>
 800067e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000682:	f04f 0500 	mov.w	r5, #0
 8000686:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000692:	f04f 0600 	mov.w	r6, #0
 8000696:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069a:	f09c 0f00 	teq	ip, #0
 800069e:	bf18      	it	ne
 80006a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b0:	d204      	bcs.n	80006bc <__aeabi_dmul+0x80>
 80006b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b6:	416d      	adcs	r5, r5
 80006b8:	eb46 0606 	adc.w	r6, r6, r6
 80006bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d4:	bf88      	it	hi
 80006d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006da:	d81e      	bhi.n	800071a <__aeabi_dmul+0xde>
 80006dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e0:	bf08      	it	eq
 80006e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e6:	f150 0000 	adcs.w	r0, r0, #0
 80006ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f4:	ea46 0101 	orr.w	r1, r6, r1
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000704:	bfc2      	ittt	gt
 8000706:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070e:	bd70      	popgt	{r4, r5, r6, pc}
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f04f 0e00 	mov.w	lr, #0
 8000718:	3c01      	subs	r4, #1
 800071a:	f300 80ab 	bgt.w	8000874 <__aeabi_dmul+0x238>
 800071e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000722:	bfde      	ittt	le
 8000724:	2000      	movle	r0, #0
 8000726:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072a:	bd70      	pople	{r4, r5, r6, pc}
 800072c:	f1c4 0400 	rsb	r4, r4, #0
 8000730:	3c20      	subs	r4, #32
 8000732:	da35      	bge.n	80007a0 <__aeabi_dmul+0x164>
 8000734:	340c      	adds	r4, #12
 8000736:	dc1b      	bgt.n	8000770 <__aeabi_dmul+0x134>
 8000738:	f104 0414 	add.w	r4, r4, #20
 800073c:	f1c4 0520 	rsb	r5, r4, #32
 8000740:	fa00 f305 	lsl.w	r3, r0, r5
 8000744:	fa20 f004 	lsr.w	r0, r0, r4
 8000748:	fa01 f205 	lsl.w	r2, r1, r5
 800074c:	ea40 0002 	orr.w	r0, r0, r2
 8000750:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000754:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	fa21 f604 	lsr.w	r6, r1, r4
 8000760:	eb42 0106 	adc.w	r1, r2, r6
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 040c 	rsb	r4, r4, #12
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f304 	lsl.w	r3, r0, r4
 800077c:	fa20 f005 	lsr.w	r0, r0, r5
 8000780:	fa01 f204 	lsl.w	r2, r1, r4
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000790:	f141 0100 	adc.w	r1, r1, #0
 8000794:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000798:	bf08      	it	eq
 800079a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079e:	bd70      	pop	{r4, r5, r6, pc}
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f205 	lsl.w	r2, r0, r5
 80007a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80007ac:	fa20 f304 	lsr.w	r3, r0, r4
 80007b0:	fa01 f205 	lsl.w	r2, r1, r5
 80007b4:	ea43 0302 	orr.w	r3, r3, r2
 80007b8:	fa21 f004 	lsr.w	r0, r1, r4
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c0:	fa21 f204 	lsr.w	r2, r1, r4
 80007c4:	ea20 0002 	bic.w	r0, r0, r2
 80007c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d0:	bf08      	it	eq
 80007d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d6:	bd70      	pop	{r4, r5, r6, pc}
 80007d8:	f094 0f00 	teq	r4, #0
 80007dc:	d10f      	bne.n	80007fe <__aeabi_dmul+0x1c2>
 80007de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e2:	0040      	lsls	r0, r0, #1
 80007e4:	eb41 0101 	adc.w	r1, r1, r1
 80007e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007ec:	bf08      	it	eq
 80007ee:	3c01      	subeq	r4, #1
 80007f0:	d0f7      	beq.n	80007e2 <__aeabi_dmul+0x1a6>
 80007f2:	ea41 0106 	orr.w	r1, r1, r6
 80007f6:	f095 0f00 	teq	r5, #0
 80007fa:	bf18      	it	ne
 80007fc:	4770      	bxne	lr
 80007fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000802:	0052      	lsls	r2, r2, #1
 8000804:	eb43 0303 	adc.w	r3, r3, r3
 8000808:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800080c:	bf08      	it	eq
 800080e:	3d01      	subeq	r5, #1
 8000810:	d0f7      	beq.n	8000802 <__aeabi_dmul+0x1c6>
 8000812:	ea43 0306 	orr.w	r3, r3, r6
 8000816:	4770      	bx	lr
 8000818:	ea94 0f0c 	teq	r4, ip
 800081c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000820:	bf18      	it	ne
 8000822:	ea95 0f0c 	teqne	r5, ip
 8000826:	d00c      	beq.n	8000842 <__aeabi_dmul+0x206>
 8000828:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082c:	bf18      	it	ne
 800082e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000832:	d1d1      	bne.n	80007d8 <__aeabi_dmul+0x19c>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000846:	bf06      	itte	eq
 8000848:	4610      	moveq	r0, r2
 800084a:	4619      	moveq	r1, r3
 800084c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000850:	d019      	beq.n	8000886 <__aeabi_dmul+0x24a>
 8000852:	ea94 0f0c 	teq	r4, ip
 8000856:	d102      	bne.n	800085e <__aeabi_dmul+0x222>
 8000858:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800085c:	d113      	bne.n	8000886 <__aeabi_dmul+0x24a>
 800085e:	ea95 0f0c 	teq	r5, ip
 8000862:	d105      	bne.n	8000870 <__aeabi_dmul+0x234>
 8000864:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000868:	bf1c      	itt	ne
 800086a:	4610      	movne	r0, r2
 800086c:	4619      	movne	r1, r3
 800086e:	d10a      	bne.n	8000886 <__aeabi_dmul+0x24a>
 8000870:	ea81 0103 	eor.w	r1, r1, r3
 8000874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000878:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000880:	f04f 0000 	mov.w	r0, #0
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <__aeabi_ddiv>:
 8000890:	b570      	push	{r4, r5, r6, lr}
 8000892:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000896:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089e:	bf1d      	ittte	ne
 80008a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a4:	ea94 0f0c 	teqne	r4, ip
 80008a8:	ea95 0f0c 	teqne	r5, ip
 80008ac:	f000 f8a7 	bleq	80009fe <__aeabi_ddiv+0x16e>
 80008b0:	eba4 0405 	sub.w	r4, r4, r5
 80008b4:	ea81 0e03 	eor.w	lr, r1, r3
 80008b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c0:	f000 8088 	beq.w	80009d4 <__aeabi_ddiv+0x144>
 80008c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e8:	429d      	cmp	r5, r3
 80008ea:	bf08      	it	eq
 80008ec:	4296      	cmpeq	r6, r2
 80008ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f6:	d202      	bcs.n	80008fe <__aeabi_ddiv+0x6e>
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	1ab6      	subs	r6, r6, r2
 8000900:	eb65 0503 	sbc.w	r5, r5, r3
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 000c 	orrcs.w	r0, r0, ip
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800096c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000970:	d018      	beq.n	80009a4 <__aeabi_ddiv+0x114>
 8000972:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000976:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000982:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000986:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098e:	d1c0      	bne.n	8000912 <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	d10b      	bne.n	80009ae <__aeabi_ddiv+0x11e>
 8000996:	ea41 0100 	orr.w	r1, r1, r0
 800099a:	f04f 0000 	mov.w	r0, #0
 800099e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a2:	e7b6      	b.n	8000912 <__aeabi_ddiv+0x82>
 80009a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a8:	bf04      	itt	eq
 80009aa:	4301      	orreq	r1, r0
 80009ac:	2000      	moveq	r0, #0
 80009ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b2:	bf88      	it	hi
 80009b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b8:	f63f aeaf 	bhi.w	800071a <__aeabi_dmul+0xde>
 80009bc:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c0:	bf04      	itt	eq
 80009c2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ca:	f150 0000 	adcs.w	r0, r0, #0
 80009ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
 80009d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e0:	bfc2      	ittt	gt
 80009e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	popgt	{r4, r5, r6, pc}
 80009ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f0:	f04f 0e00 	mov.w	lr, #0
 80009f4:	3c01      	subs	r4, #1
 80009f6:	e690      	b.n	800071a <__aeabi_dmul+0xde>
 80009f8:	ea45 0e06 	orr.w	lr, r5, r6
 80009fc:	e68d      	b.n	800071a <__aeabi_dmul+0xde>
 80009fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a02:	ea94 0f0c 	teq	r4, ip
 8000a06:	bf08      	it	eq
 8000a08:	ea95 0f0c 	teqeq	r5, ip
 8000a0c:	f43f af3b 	beq.w	8000886 <__aeabi_dmul+0x24a>
 8000a10:	ea94 0f0c 	teq	r4, ip
 8000a14:	d10a      	bne.n	8000a2c <__aeabi_ddiv+0x19c>
 8000a16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1a:	f47f af34 	bne.w	8000886 <__aeabi_dmul+0x24a>
 8000a1e:	ea95 0f0c 	teq	r5, ip
 8000a22:	f47f af25 	bne.w	8000870 <__aeabi_dmul+0x234>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e72c      	b.n	8000886 <__aeabi_dmul+0x24a>
 8000a2c:	ea95 0f0c 	teq	r5, ip
 8000a30:	d106      	bne.n	8000a40 <__aeabi_ddiv+0x1b0>
 8000a32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a36:	f43f aefd 	beq.w	8000834 <__aeabi_dmul+0x1f8>
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	e722      	b.n	8000886 <__aeabi_dmul+0x24a>
 8000a40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a44:	bf18      	it	ne
 8000a46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4a:	f47f aec5 	bne.w	80007d8 <__aeabi_dmul+0x19c>
 8000a4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a52:	f47f af0d 	bne.w	8000870 <__aeabi_dmul+0x234>
 8000a56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5a:	f47f aeeb 	bne.w	8000834 <__aeabi_dmul+0x1f8>
 8000a5e:	e712      	b.n	8000886 <__aeabi_dmul+0x24a>

08000a60 <__gedf2>:
 8000a60:	f04f 3cff 	mov.w	ip, #4294967295
 8000a64:	e006      	b.n	8000a74 <__cmpdf2+0x4>
 8000a66:	bf00      	nop

08000a68 <__ledf2>:
 8000a68:	f04f 0c01 	mov.w	ip, #1
 8000a6c:	e002      	b.n	8000a74 <__cmpdf2+0x4>
 8000a6e:	bf00      	nop

08000a70 <__cmpdf2>:
 8000a70:	f04f 0c01 	mov.w	ip, #1
 8000a74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	bf18      	it	ne
 8000a86:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8a:	d01b      	beq.n	8000ac4 <__cmpdf2+0x54>
 8000a8c:	b001      	add	sp, #4
 8000a8e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a92:	bf0c      	ite	eq
 8000a94:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a98:	ea91 0f03 	teqne	r1, r3
 8000a9c:	bf02      	ittt	eq
 8000a9e:	ea90 0f02 	teqeq	r0, r2
 8000aa2:	2000      	moveq	r0, #0
 8000aa4:	4770      	bxeq	lr
 8000aa6:	f110 0f00 	cmn.w	r0, #0
 8000aaa:	ea91 0f03 	teq	r1, r3
 8000aae:	bf58      	it	pl
 8000ab0:	4299      	cmppl	r1, r3
 8000ab2:	bf08      	it	eq
 8000ab4:	4290      	cmpeq	r0, r2
 8000ab6:	bf2c      	ite	cs
 8000ab8:	17d8      	asrcs	r0, r3, #31
 8000aba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000abe:	f040 0001 	orr.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__cmpdf2+0x64>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d107      	bne.n	8000ae4 <__cmpdf2+0x74>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d1d6      	bne.n	8000a8c <__cmpdf2+0x1c>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d0d3      	beq.n	8000a8c <__cmpdf2+0x1c>
 8000ae4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_cdrcmple>:
 8000aec:	4684      	mov	ip, r0
 8000aee:	4610      	mov	r0, r2
 8000af0:	4662      	mov	r2, ip
 8000af2:	468c      	mov	ip, r1
 8000af4:	4619      	mov	r1, r3
 8000af6:	4663      	mov	r3, ip
 8000af8:	e000      	b.n	8000afc <__aeabi_cdcmpeq>
 8000afa:	bf00      	nop

08000afc <__aeabi_cdcmpeq>:
 8000afc:	b501      	push	{r0, lr}
 8000afe:	f7ff ffb7 	bl	8000a70 <__cmpdf2>
 8000b02:	2800      	cmp	r0, #0
 8000b04:	bf48      	it	mi
 8000b06:	f110 0f00 	cmnmi.w	r0, #0
 8000b0a:	bd01      	pop	{r0, pc}

08000b0c <__aeabi_dcmpeq>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff fff4 	bl	8000afc <__aeabi_cdcmpeq>
 8000b14:	bf0c      	ite	eq
 8000b16:	2001      	moveq	r0, #1
 8000b18:	2000      	movne	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmplt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffea 	bl	8000afc <__aeabi_cdcmpeq>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmple>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffe0 	bl	8000afc <__aeabi_cdcmpeq>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpge>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffce 	bl	8000aec <__aeabi_cdrcmple>
 8000b50:	bf94      	ite	ls
 8000b52:	2001      	movls	r0, #1
 8000b54:	2000      	movhi	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpgt>:
 8000b5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b60:	f7ff ffc4 	bl	8000aec <__aeabi_cdrcmple>
 8000b64:	bf34      	ite	cc
 8000b66:	2001      	movcc	r0, #1
 8000b68:	2000      	movcs	r0, #0
 8000b6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_uldivmod>:
 8000bc0:	b94b      	cbnz	r3, 8000bd6 <__aeabi_uldivmod+0x16>
 8000bc2:	b942      	cbnz	r2, 8000bd6 <__aeabi_uldivmod+0x16>
 8000bc4:	2900      	cmp	r1, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	2800      	cmpeq	r0, #0
 8000bca:	d002      	beq.n	8000bd2 <__aeabi_uldivmod+0x12>
 8000bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	f000 b83b 	b.w	8000c4c <__aeabi_idiv0>
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	46ec      	mov	ip, sp
 8000bda:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000bde:	f000 f81d 	bl	8000c1c <__gnu_uldivmod_helper>
 8000be2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be6:	b002      	add	sp, #8
 8000be8:	bc0c      	pop	{r2, r3}
 8000bea:	4770      	bx	lr

08000bec <__gnu_ldivmod_helper>:
 8000bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bf0:	9c06      	ldr	r4, [sp, #24]
 8000bf2:	4615      	mov	r5, r2
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	460f      	mov	r7, r1
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	f000 f829 	bl	8000c50 <__divdi3>
 8000bfe:	fb05 f301 	mul.w	r3, r5, r1
 8000c02:	fb00 3808 	mla	r8, r0, r8, r3
 8000c06:	fba5 2300 	umull	r2, r3, r5, r0
 8000c0a:	1ab2      	subs	r2, r6, r2
 8000c0c:	4443      	add	r3, r8
 8000c0e:	eb67 0303 	sbc.w	r3, r7, r3
 8000c12:	e9c4 2300 	strd	r2, r3, [r4]
 8000c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c1a:	bf00      	nop

08000c1c <__gnu_uldivmod_helper>:
 8000c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c20:	9c06      	ldr	r4, [sp, #24]
 8000c22:	4690      	mov	r8, r2
 8000c24:	4606      	mov	r6, r0
 8000c26:	460f      	mov	r7, r1
 8000c28:	461d      	mov	r5, r3
 8000c2a:	f000 f95f 	bl	8000eec <__udivdi3>
 8000c2e:	fb00 f505 	mul.w	r5, r0, r5
 8000c32:	fba0 2308 	umull	r2, r3, r0, r8
 8000c36:	fb08 5501 	mla	r5, r8, r1, r5
 8000c3a:	1ab2      	subs	r2, r6, r2
 8000c3c:	442b      	add	r3, r5
 8000c3e:	eb67 0303 	sbc.w	r3, r7, r3
 8000c42:	e9c4 2300 	strd	r2, r3, [r4]
 8000c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c4a:	bf00      	nop

08000c4c <__aeabi_idiv0>:
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__divdi3>:
 8000c50:	2900      	cmp	r1, #0
 8000c52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c56:	f2c0 80a6 	blt.w	8000da6 <__divdi3+0x156>
 8000c5a:	2600      	movs	r6, #0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	f2c0 809c 	blt.w	8000d9a <__divdi3+0x14a>
 8000c62:	4688      	mov	r8, r1
 8000c64:	4694      	mov	ip, r2
 8000c66:	469e      	mov	lr, r3
 8000c68:	4615      	mov	r5, r2
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	460f      	mov	r7, r1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d13d      	bne.n	8000cee <__divdi3+0x9e>
 8000c72:	428a      	cmp	r2, r1
 8000c74:	d959      	bls.n	8000d2a <__divdi3+0xda>
 8000c76:	fab2 f382 	clz	r3, r2
 8000c7a:	b13b      	cbz	r3, 8000c8c <__divdi3+0x3c>
 8000c7c:	f1c3 0220 	rsb	r2, r3, #32
 8000c80:	409f      	lsls	r7, r3
 8000c82:	fa20 f202 	lsr.w	r2, r0, r2
 8000c86:	409d      	lsls	r5, r3
 8000c88:	4317      	orrs	r7, r2
 8000c8a:	409c      	lsls	r4, r3
 8000c8c:	0c29      	lsrs	r1, r5, #16
 8000c8e:	0c22      	lsrs	r2, r4, #16
 8000c90:	fbb7 fef1 	udiv	lr, r7, r1
 8000c94:	b2a8      	uxth	r0, r5
 8000c96:	fb01 771e 	mls	r7, r1, lr, r7
 8000c9a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8000c9e:	fb00 f30e 	mul.w	r3, r0, lr
 8000ca2:	42bb      	cmp	r3, r7
 8000ca4:	d90a      	bls.n	8000cbc <__divdi3+0x6c>
 8000ca6:	197f      	adds	r7, r7, r5
 8000ca8:	f10e 32ff 	add.w	r2, lr, #4294967295
 8000cac:	f080 8105 	bcs.w	8000eba <__divdi3+0x26a>
 8000cb0:	42bb      	cmp	r3, r7
 8000cb2:	f240 8102 	bls.w	8000eba <__divdi3+0x26a>
 8000cb6:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cba:	442f      	add	r7, r5
 8000cbc:	1aff      	subs	r7, r7, r3
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb7 f3f1 	udiv	r3, r7, r1
 8000cc4:	fb01 7713 	mls	r7, r1, r3, r7
 8000cc8:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000ccc:	fb00 f003 	mul.w	r0, r0, r3
 8000cd0:	42b8      	cmp	r0, r7
 8000cd2:	d908      	bls.n	8000ce6 <__divdi3+0x96>
 8000cd4:	197f      	adds	r7, r7, r5
 8000cd6:	f103 32ff 	add.w	r2, r3, #4294967295
 8000cda:	f080 80f0 	bcs.w	8000ebe <__divdi3+0x26e>
 8000cde:	42b8      	cmp	r0, r7
 8000ce0:	f240 80ed 	bls.w	8000ebe <__divdi3+0x26e>
 8000ce4:	3b02      	subs	r3, #2
 8000ce6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cea:	2200      	movs	r2, #0
 8000cec:	e003      	b.n	8000cf6 <__divdi3+0xa6>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d90f      	bls.n	8000d12 <__divdi3+0xc2>
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	1c34      	adds	r4, r6, #0
 8000cf8:	bf18      	it	ne
 8000cfa:	2401      	movne	r4, #1
 8000cfc:	4260      	negs	r0, r4
 8000cfe:	f04f 0500 	mov.w	r5, #0
 8000d02:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8000d06:	4058      	eors	r0, r3
 8000d08:	4051      	eors	r1, r2
 8000d0a:	1900      	adds	r0, r0, r4
 8000d0c:	4169      	adcs	r1, r5
 8000d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d12:	fab3 f283 	clz	r2, r3
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8086 	bne.w	8000e28 <__divdi3+0x1d8>
 8000d1c:	428b      	cmp	r3, r1
 8000d1e:	d302      	bcc.n	8000d26 <__divdi3+0xd6>
 8000d20:	4584      	cmp	ip, r0
 8000d22:	f200 80db 	bhi.w	8000edc <__divdi3+0x28c>
 8000d26:	2301      	movs	r3, #1
 8000d28:	e7e5      	b.n	8000cf6 <__divdi3+0xa6>
 8000d2a:	b912      	cbnz	r2, 8000d32 <__divdi3+0xe2>
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	fbb3 f5f2 	udiv	r5, r3, r2
 8000d32:	fab5 f085 	clz	r0, r5
 8000d36:	2800      	cmp	r0, #0
 8000d38:	d13b      	bne.n	8000db2 <__divdi3+0x162>
 8000d3a:	1b78      	subs	r0, r7, r5
 8000d3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d40:	fa1f fc85 	uxth.w	ip, r5
 8000d44:	2201      	movs	r2, #1
 8000d46:	fbb0 f8fe 	udiv	r8, r0, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 0718 	mls	r7, lr, r8, r0
 8000d50:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8000d54:	fb0c f308 	mul.w	r3, ip, r8
 8000d58:	42bb      	cmp	r3, r7
 8000d5a:	d907      	bls.n	8000d6c <__divdi3+0x11c>
 8000d5c:	197f      	adds	r7, r7, r5
 8000d5e:	f108 31ff 	add.w	r1, r8, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__divdi3+0x11a>
 8000d64:	42bb      	cmp	r3, r7
 8000d66:	f200 80bd 	bhi.w	8000ee4 <__divdi3+0x294>
 8000d6a:	4688      	mov	r8, r1
 8000d6c:	1aff      	subs	r7, r7, r3
 8000d6e:	b2a4      	uxth	r4, r4
 8000d70:	fbb7 f3fe 	udiv	r3, r7, lr
 8000d74:	fb0e 7713 	mls	r7, lr, r3, r7
 8000d78:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000d7c:	fb0c fc03 	mul.w	ip, ip, r3
 8000d80:	45bc      	cmp	ip, r7
 8000d82:	d907      	bls.n	8000d94 <__divdi3+0x144>
 8000d84:	197f      	adds	r7, r7, r5
 8000d86:	f103 31ff 	add.w	r1, r3, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__divdi3+0x142>
 8000d8c:	45bc      	cmp	ip, r7
 8000d8e:	f200 80a7 	bhi.w	8000ee0 <__divdi3+0x290>
 8000d92:	460b      	mov	r3, r1
 8000d94:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d98:	e7ad      	b.n	8000cf6 <__divdi3+0xa6>
 8000d9a:	4252      	negs	r2, r2
 8000d9c:	ea6f 0606 	mvn.w	r6, r6
 8000da0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000da4:	e75d      	b.n	8000c62 <__divdi3+0x12>
 8000da6:	4240      	negs	r0, r0
 8000da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dac:	f04f 36ff 	mov.w	r6, #4294967295
 8000db0:	e754      	b.n	8000c5c <__divdi3+0xc>
 8000db2:	f1c0 0220 	rsb	r2, r0, #32
 8000db6:	fa24 f102 	lsr.w	r1, r4, r2
 8000dba:	fa07 f300 	lsl.w	r3, r7, r0
 8000dbe:	4085      	lsls	r5, r0
 8000dc0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc4:	40d7      	lsrs	r7, r2
 8000dc6:	4319      	orrs	r1, r3
 8000dc8:	fbb7 f2fe 	udiv	r2, r7, lr
 8000dcc:	0c0b      	lsrs	r3, r1, #16
 8000dce:	fb0e 7712 	mls	r7, lr, r2, r7
 8000dd2:	fa1f fc85 	uxth.w	ip, r5
 8000dd6:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8000dda:	fb0c f702 	mul.w	r7, ip, r2
 8000dde:	429f      	cmp	r7, r3
 8000de0:	fa04 f400 	lsl.w	r4, r4, r0
 8000de4:	d907      	bls.n	8000df6 <__divdi3+0x1a6>
 8000de6:	195b      	adds	r3, r3, r5
 8000de8:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dec:	d274      	bcs.n	8000ed8 <__divdi3+0x288>
 8000dee:	429f      	cmp	r7, r3
 8000df0:	d972      	bls.n	8000ed8 <__divdi3+0x288>
 8000df2:	3a02      	subs	r2, #2
 8000df4:	442b      	add	r3, r5
 8000df6:	1bdf      	subs	r7, r3, r7
 8000df8:	b289      	uxth	r1, r1
 8000dfa:	fbb7 f8fe 	udiv	r8, r7, lr
 8000dfe:	fb0e 7318 	mls	r3, lr, r8, r7
 8000e02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e06:	fb0c f708 	mul.w	r7, ip, r8
 8000e0a:	429f      	cmp	r7, r3
 8000e0c:	d908      	bls.n	8000e20 <__divdi3+0x1d0>
 8000e0e:	195b      	adds	r3, r3, r5
 8000e10:	f108 31ff 	add.w	r1, r8, #4294967295
 8000e14:	d25c      	bcs.n	8000ed0 <__divdi3+0x280>
 8000e16:	429f      	cmp	r7, r3
 8000e18:	d95a      	bls.n	8000ed0 <__divdi3+0x280>
 8000e1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e1e:	442b      	add	r3, r5
 8000e20:	1bd8      	subs	r0, r3, r7
 8000e22:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8000e26:	e78e      	b.n	8000d46 <__divdi3+0xf6>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa2c f103 	lsr.w	r1, ip, r3
 8000e30:	fa0e fe02 	lsl.w	lr, lr, r2
 8000e34:	fa20 f703 	lsr.w	r7, r0, r3
 8000e38:	ea41 0e0e 	orr.w	lr, r1, lr
 8000e3c:	fa08 f002 	lsl.w	r0, r8, r2
 8000e40:	fa28 f103 	lsr.w	r1, r8, r3
 8000e44:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8000e48:	4338      	orrs	r0, r7
 8000e4a:	fbb1 f8f5 	udiv	r8, r1, r5
 8000e4e:	0c03      	lsrs	r3, r0, #16
 8000e50:	fb05 1118 	mls	r1, r5, r8, r1
 8000e54:	fa1f f78e 	uxth.w	r7, lr
 8000e58:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e5c:	fb07 f308 	mul.w	r3, r7, r8
 8000e60:	428b      	cmp	r3, r1
 8000e62:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e66:	d909      	bls.n	8000e7c <__divdi3+0x22c>
 8000e68:	eb11 010e 	adds.w	r1, r1, lr
 8000e6c:	f108 39ff 	add.w	r9, r8, #4294967295
 8000e70:	d230      	bcs.n	8000ed4 <__divdi3+0x284>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d92e      	bls.n	8000ed4 <__divdi3+0x284>
 8000e76:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7a:	4471      	add	r1, lr
 8000e7c:	1ac9      	subs	r1, r1, r3
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	fbb1 f3f5 	udiv	r3, r1, r5
 8000e84:	fb05 1113 	mls	r1, r5, r3, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb07 f703 	mul.w	r7, r7, r3
 8000e90:	428f      	cmp	r7, r1
 8000e92:	d908      	bls.n	8000ea6 <__divdi3+0x256>
 8000e94:	eb11 010e 	adds.w	r1, r1, lr
 8000e98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__divdi3+0x27c>
 8000e9e:	428f      	cmp	r7, r1
 8000ea0:	d914      	bls.n	8000ecc <__divdi3+0x27c>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	4471      	add	r1, lr
 8000ea6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eaa:	1bc9      	subs	r1, r1, r7
 8000eac:	fba3 890c 	umull	r8, r9, r3, ip
 8000eb0:	4549      	cmp	r1, r9
 8000eb2:	d309      	bcc.n	8000ec8 <__divdi3+0x278>
 8000eb4:	d005      	beq.n	8000ec2 <__divdi3+0x272>
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	e71d      	b.n	8000cf6 <__divdi3+0xa6>
 8000eba:	4696      	mov	lr, r2
 8000ebc:	e6fe      	b.n	8000cbc <__divdi3+0x6c>
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	e711      	b.n	8000ce6 <__divdi3+0x96>
 8000ec2:	4094      	lsls	r4, r2
 8000ec4:	4544      	cmp	r4, r8
 8000ec6:	d2f6      	bcs.n	8000eb6 <__divdi3+0x266>
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	e7f4      	b.n	8000eb6 <__divdi3+0x266>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	e7ea      	b.n	8000ea6 <__divdi3+0x256>
 8000ed0:	4688      	mov	r8, r1
 8000ed2:	e7a5      	b.n	8000e20 <__divdi3+0x1d0>
 8000ed4:	46c8      	mov	r8, r9
 8000ed6:	e7d1      	b.n	8000e7c <__divdi3+0x22c>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	e78c      	b.n	8000df6 <__divdi3+0x1a6>
 8000edc:	4613      	mov	r3, r2
 8000ede:	e70a      	b.n	8000cf6 <__divdi3+0xa6>
 8000ee0:	3b02      	subs	r3, #2
 8000ee2:	e757      	b.n	8000d94 <__divdi3+0x144>
 8000ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee8:	442f      	add	r7, r5
 8000eea:	e73f      	b.n	8000d6c <__divdi3+0x11c>

08000eec <__udivdi3>:
 8000eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d144      	bne.n	8000f7e <__udivdi3+0x92>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4615      	mov	r5, r2
 8000ef8:	4604      	mov	r4, r0
 8000efa:	d94f      	bls.n	8000f9c <__udivdi3+0xb0>
 8000efc:	fab2 f782 	clz	r7, r2
 8000f00:	460e      	mov	r6, r1
 8000f02:	b14f      	cbz	r7, 8000f18 <__udivdi3+0x2c>
 8000f04:	f1c7 0320 	rsb	r3, r7, #32
 8000f08:	40b9      	lsls	r1, r7
 8000f0a:	fa20 f603 	lsr.w	r6, r0, r3
 8000f0e:	fa02 f507 	lsl.w	r5, r2, r7
 8000f12:	430e      	orrs	r6, r1
 8000f14:	fa00 f407 	lsl.w	r4, r0, r7
 8000f18:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1c:	0c23      	lsrs	r3, r4, #16
 8000f1e:	fbb6 f0fe 	udiv	r0, r6, lr
 8000f22:	b2af      	uxth	r7, r5
 8000f24:	fb0e 6110 	mls	r1, lr, r0, r6
 8000f28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2c:	fb07 f100 	mul.w	r1, r7, r0
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d909      	bls.n	8000f48 <__udivdi3+0x5c>
 8000f34:	195b      	adds	r3, r3, r5
 8000f36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f3a:	f080 80ec 	bcs.w	8001116 <__udivdi3+0x22a>
 8000f3e:	4299      	cmp	r1, r3
 8000f40:	f240 80e9 	bls.w	8001116 <__udivdi3+0x22a>
 8000f44:	3802      	subs	r0, #2
 8000f46:	442b      	add	r3, r5
 8000f48:	1a5a      	subs	r2, r3, r1
 8000f4a:	b2a4      	uxth	r4, r4
 8000f4c:	fbb2 f3fe 	udiv	r3, r2, lr
 8000f50:	fb0e 2213 	mls	r2, lr, r3, r2
 8000f54:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8000f58:	fb07 f703 	mul.w	r7, r7, r3
 8000f5c:	4297      	cmp	r7, r2
 8000f5e:	d908      	bls.n	8000f72 <__udivdi3+0x86>
 8000f60:	1952      	adds	r2, r2, r5
 8000f62:	f103 31ff 	add.w	r1, r3, #4294967295
 8000f66:	f080 80d8 	bcs.w	800111a <__udivdi3+0x22e>
 8000f6a:	4297      	cmp	r7, r2
 8000f6c:	f240 80d5 	bls.w	800111a <__udivdi3+0x22e>
 8000f70:	3b02      	subs	r3, #2
 8000f72:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	d847      	bhi.n	8001012 <__udivdi3+0x126>
 8000f82:	fab3 f683 	clz	r6, r3
 8000f86:	2e00      	cmp	r6, #0
 8000f88:	d148      	bne.n	800101c <__udivdi3+0x130>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d302      	bcc.n	8000f94 <__udivdi3+0xa8>
 8000f8e:	4282      	cmp	r2, r0
 8000f90:	f200 80cd 	bhi.w	800112e <__udivdi3+0x242>
 8000f94:	2001      	movs	r0, #1
 8000f96:	4631      	mov	r1, r6
 8000f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f9c:	b912      	cbnz	r2, 8000fa4 <__udivdi3+0xb8>
 8000f9e:	2501      	movs	r5, #1
 8000fa0:	fbb5 f5f2 	udiv	r5, r5, r2
 8000fa4:	fab5 f885 	clz	r8, r5
 8000fa8:	f1b8 0f00 	cmp.w	r8, #0
 8000fac:	d177      	bne.n	800109e <__udivdi3+0x1b2>
 8000fae:	1b4a      	subs	r2, r1, r5
 8000fb0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fb4:	b2af      	uxth	r7, r5
 8000fb6:	2601      	movs	r6, #1
 8000fb8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fbc:	0c23      	lsrs	r3, r4, #16
 8000fbe:	fb0e 2110 	mls	r1, lr, r0, r2
 8000fc2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fc6:	fb07 f300 	mul.w	r3, r7, r0
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	d907      	bls.n	8000fde <__udivdi3+0xf2>
 8000fce:	1949      	adds	r1, r1, r5
 8000fd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000fd4:	d202      	bcs.n	8000fdc <__udivdi3+0xf0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	f200 80ba 	bhi.w	8001150 <__udivdi3+0x264>
 8000fdc:	4610      	mov	r0, r2
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	b2a4      	uxth	r4, r4
 8000fe2:	fbb1 f3fe 	udiv	r3, r1, lr
 8000fe6:	fb0e 1113 	mls	r1, lr, r3, r1
 8000fea:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000fee:	fb07 f703 	mul.w	r7, r7, r3
 8000ff2:	42a7      	cmp	r7, r4
 8000ff4:	d908      	bls.n	8001008 <__udivdi3+0x11c>
 8000ff6:	1964      	adds	r4, r4, r5
 8000ff8:	f103 32ff 	add.w	r2, r3, #4294967295
 8000ffc:	f080 808f 	bcs.w	800111e <__udivdi3+0x232>
 8001000:	42a7      	cmp	r7, r4
 8001002:	f240 808c 	bls.w	800111e <__udivdi3+0x232>
 8001006:	3b02      	subs	r3, #2
 8001008:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800100c:	4631      	mov	r1, r6
 800100e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001012:	2600      	movs	r6, #0
 8001014:	4630      	mov	r0, r6
 8001016:	4631      	mov	r1, r6
 8001018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800101c:	f1c6 0420 	rsb	r4, r6, #32
 8001020:	fa22 f504 	lsr.w	r5, r2, r4
 8001024:	40b3      	lsls	r3, r6
 8001026:	432b      	orrs	r3, r5
 8001028:	fa20 fc04 	lsr.w	ip, r0, r4
 800102c:	fa01 f706 	lsl.w	r7, r1, r6
 8001030:	fa21 f504 	lsr.w	r5, r1, r4
 8001034:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001038:	ea4c 0707 	orr.w	r7, ip, r7
 800103c:	fbb5 f8fe 	udiv	r8, r5, lr
 8001040:	0c39      	lsrs	r1, r7, #16
 8001042:	fb0e 5518 	mls	r5, lr, r8, r5
 8001046:	fa1f fc83 	uxth.w	ip, r3
 800104a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800104e:	fb0c f108 	mul.w	r1, ip, r8
 8001052:	42a9      	cmp	r1, r5
 8001054:	fa02 f206 	lsl.w	r2, r2, r6
 8001058:	d904      	bls.n	8001064 <__udivdi3+0x178>
 800105a:	18ed      	adds	r5, r5, r3
 800105c:	f108 34ff 	add.w	r4, r8, #4294967295
 8001060:	d367      	bcc.n	8001132 <__udivdi3+0x246>
 8001062:	46a0      	mov	r8, r4
 8001064:	1a6d      	subs	r5, r5, r1
 8001066:	b2bf      	uxth	r7, r7
 8001068:	fbb5 f4fe 	udiv	r4, r5, lr
 800106c:	fb0e 5514 	mls	r5, lr, r4, r5
 8001070:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 8001074:	fb0c fc04 	mul.w	ip, ip, r4
 8001078:	458c      	cmp	ip, r1
 800107a:	d904      	bls.n	8001086 <__udivdi3+0x19a>
 800107c:	18c9      	adds	r1, r1, r3
 800107e:	f104 35ff 	add.w	r5, r4, #4294967295
 8001082:	d35c      	bcc.n	800113e <__udivdi3+0x252>
 8001084:	462c      	mov	r4, r5
 8001086:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800108a:	ebcc 0101 	rsb	r1, ip, r1
 800108e:	fba4 2302 	umull	r2, r3, r4, r2
 8001092:	4299      	cmp	r1, r3
 8001094:	d348      	bcc.n	8001128 <__udivdi3+0x23c>
 8001096:	d044      	beq.n	8001122 <__udivdi3+0x236>
 8001098:	4620      	mov	r0, r4
 800109a:	2600      	movs	r6, #0
 800109c:	e76c      	b.n	8000f78 <__udivdi3+0x8c>
 800109e:	f1c8 0420 	rsb	r4, r8, #32
 80010a2:	fa01 f308 	lsl.w	r3, r1, r8
 80010a6:	fa05 f508 	lsl.w	r5, r5, r8
 80010aa:	fa20 f704 	lsr.w	r7, r0, r4
 80010ae:	40e1      	lsrs	r1, r4
 80010b0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80010b4:	431f      	orrs	r7, r3
 80010b6:	fbb1 f6fe 	udiv	r6, r1, lr
 80010ba:	0c3a      	lsrs	r2, r7, #16
 80010bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80010c0:	fa1f fc85 	uxth.w	ip, r5
 80010c4:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 80010c8:	fb0c f206 	mul.w	r2, ip, r6
 80010cc:	429a      	cmp	r2, r3
 80010ce:	fa00 f408 	lsl.w	r4, r0, r8
 80010d2:	d907      	bls.n	80010e4 <__udivdi3+0x1f8>
 80010d4:	195b      	adds	r3, r3, r5
 80010d6:	f106 31ff 	add.w	r1, r6, #4294967295
 80010da:	d237      	bcs.n	800114c <__udivdi3+0x260>
 80010dc:	429a      	cmp	r2, r3
 80010de:	d935      	bls.n	800114c <__udivdi3+0x260>
 80010e0:	3e02      	subs	r6, #2
 80010e2:	442b      	add	r3, r5
 80010e4:	1a9b      	subs	r3, r3, r2
 80010e6:	b2bf      	uxth	r7, r7
 80010e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80010ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80010f0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80010f4:	fb0c f100 	mul.w	r1, ip, r0
 80010f8:	4299      	cmp	r1, r3
 80010fa:	d907      	bls.n	800110c <__udivdi3+0x220>
 80010fc:	195b      	adds	r3, r3, r5
 80010fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8001102:	d221      	bcs.n	8001148 <__udivdi3+0x25c>
 8001104:	4299      	cmp	r1, r3
 8001106:	d91f      	bls.n	8001148 <__udivdi3+0x25c>
 8001108:	3802      	subs	r0, #2
 800110a:	442b      	add	r3, r5
 800110c:	1a5a      	subs	r2, r3, r1
 800110e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001112:	4667      	mov	r7, ip
 8001114:	e750      	b.n	8000fb8 <__udivdi3+0xcc>
 8001116:	4610      	mov	r0, r2
 8001118:	e716      	b.n	8000f48 <__udivdi3+0x5c>
 800111a:	460b      	mov	r3, r1
 800111c:	e729      	b.n	8000f72 <__udivdi3+0x86>
 800111e:	4613      	mov	r3, r2
 8001120:	e772      	b.n	8001008 <__udivdi3+0x11c>
 8001122:	40b0      	lsls	r0, r6
 8001124:	4290      	cmp	r0, r2
 8001126:	d2b7      	bcs.n	8001098 <__udivdi3+0x1ac>
 8001128:	1e60      	subs	r0, r4, #1
 800112a:	2600      	movs	r6, #0
 800112c:	e724      	b.n	8000f78 <__udivdi3+0x8c>
 800112e:	4630      	mov	r0, r6
 8001130:	e722      	b.n	8000f78 <__udivdi3+0x8c>
 8001132:	42a9      	cmp	r1, r5
 8001134:	d995      	bls.n	8001062 <__udivdi3+0x176>
 8001136:	f1a8 0802 	sub.w	r8, r8, #2
 800113a:	441d      	add	r5, r3
 800113c:	e792      	b.n	8001064 <__udivdi3+0x178>
 800113e:	458c      	cmp	ip, r1
 8001140:	d9a0      	bls.n	8001084 <__udivdi3+0x198>
 8001142:	3c02      	subs	r4, #2
 8001144:	4419      	add	r1, r3
 8001146:	e79e      	b.n	8001086 <__udivdi3+0x19a>
 8001148:	4610      	mov	r0, r2
 800114a:	e7df      	b.n	800110c <__udivdi3+0x220>
 800114c:	460e      	mov	r6, r1
 800114e:	e7c9      	b.n	80010e4 <__udivdi3+0x1f8>
 8001150:	3802      	subs	r0, #2
 8001152:	4429      	add	r1, r5
 8001154:	e743      	b.n	8000fde <__udivdi3+0xf2>
 8001156:	bf00      	nop

08001158 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001158:	f8df d030 	ldr.w	sp, [pc, #48]	; 800118c <LoopFillZerobss+0x10>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800115c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800115e:	e003      	b.n	8001168 <LoopCopyDataInit>

08001160 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001160:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001162:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001164:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001166:	3104      	adds	r1, #4

08001168 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001168:	480a      	ldr	r0, [pc, #40]	; (8001194 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800116c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800116e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001170:	d3f6      	bcc.n	8001160 <CopyDataInit>
  ldr  r2, =_sbss
 8001172:	4a0a      	ldr	r2, [pc, #40]	; (800119c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001174:	e002      	b.n	800117c <LoopFillZerobss>

08001176 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001176:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001178:	f842 3b04 	str.w	r3, [r2], #4

0800117c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800117e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001180:	d3f9      	bcc.n	8001176 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001182:	f000 f811 	bl	80011a8 <SystemInit>
/* Call static constructors */
   /* bl __libc_init_array */
/* Call the application's entry point.*/
  bl  main
 8001186:	f000 f8a7 	bl	80012d8 <main>
  bx  lr    
 800118a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800118c:	20017fff 	.word	0x20017fff
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8001190:	0800985c 	.word	0x0800985c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001194:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001198:	20000924 	.word	0x20000924
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800119c:	20000924 	.word	0x20000924
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011a0:	200015a8 	.word	0x200015a8

080011a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a4:	e7fe      	b.n	80011a4 <ADC_IRQHandler>
	...

080011a8 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <SystemInit+0x34>)
 80011aa:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011ac:	2100      	movs	r1, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011ae:	f042 0201 	orr.w	r2, r2, #1
 80011b2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011b4:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80011bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80011c0:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011c2:	4a07      	ldr	r2, [pc, #28]	; (80011e0 <SystemInit+0x38>)
 80011c4:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80011cc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80011ce:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <SystemInit+0x3c>)
 80011d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40023800 	.word	0x40023800
 80011e0:	24003010 	.word	0x24003010
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80011e8:	4770      	bx	lr

080011ea <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80011ea:	e7fe      	b.n	80011ea <HardFault_Handler>

080011ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80011ec:	e7fe      	b.n	80011ec <MemManage_Handler>

080011ee <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80011ee:	e7fe      	b.n	80011ee <BusFault_Handler>

080011f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80011f0:	e7fe      	b.n	80011f0 <UsageFault_Handler>

080011f2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80011f2:	4770      	bx	lr

080011f4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80011f4:	4770      	bx	lr

080011f6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80011f6:	4770      	bx	lr

080011f8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80011f8:	b508      	push	{r3, lr}
	HAL_IncTick();
 80011fa:	f002 fd47 	bl	8003c8c <HAL_IncTick>
	
	Timeout_Timer_0++;
 80011fe:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <SysTick_Handler+0x3c>)
 8001200:	6813      	ldr	r3, [r2, #0]
 8001202:	3301      	adds	r3, #1
 8001204:	6013      	str	r3, [r2, #0]
  
	//---------------------------
	// msec counter
	//---------------------------
	msec_counter++;
 8001206:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <SysTick_Handler+0x40>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	3201      	adds	r2, #1
 800120c:	601a      	str	r2, [r3, #0]
	switch(msec_counter % 10){
 800120e:	6819      	ldr	r1, [r3, #0]
 8001210:	230a      	movs	r3, #10
 8001212:	fbb1 f2f3 	udiv	r2, r1, r3
 8001216:	fb03 1312 	mls	r3, r3, r2, r1
 800121a:	b913      	cbnz	r3, 8001222 <SysTick_Handler+0x2a>
		case 0:
			gui_Exec = true;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <SysTick_Handler+0x44>)
 800121e:	2201      	movs	r2, #1
 8001220:	701a      	strb	r2, [r3, #0]
	}

	//---------------------------
	// Touch-Timer
	//---------------------------
	touch_timer++;
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <SysTick_Handler+0x48>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	3201      	adds	r2, #1
 8001228:	601a      	str	r2, [r3, #0]
	switch(touch_timer % 1){
 800122a:	681b      	ldr	r3, [r3, #0]
		case 0:
			Touch_Flagged = true;
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <SysTick_Handler+0x4c>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	bd08      	pop	{r3, pc}
 8001234:	20000924 	.word	0x20000924
 8001238:	2000092c 	.word	0x2000092c
 800123c:	20000930 	.word	0x20000930
 8001240:	20000928 	.word	0x20000928
 8001244:	20000931 	.word	0x20000931

08001248 <Error_Handler>:
/**
  * @brief	Handles general errors.
  * @param	None
  * @retval	None
  */
static void Error_Handler(void){
 8001248:	b508      	push	{r3, lr}
	
	while(1){
		/* Put error on LED3 */
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 800124a:	4804      	ldr	r0, [pc, #16]	; (800125c <Error_Handler+0x14>)
 800124c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001250:	f002 fce4 	bl	8003c1c <HAL_GPIO_TogglePin>
		printf("Peripheral config error\n");
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <Error_Handler+0x18>)
 8001256:	f002 fda1 	bl	8003d9c <puts>
	}
 800125a:	e7f6      	b.n	800124a <Error_Handler+0x2>
 800125c:	40020800 	.word	0x40020800
 8001260:	08008f80 	.word	0x08008f80

08001264 <Debug_ITMDebugEnable>:
void Debug_ITMDebugEnable(void){
	volatile unsigned int *ITM_TER      = (volatile unsigned int *)0xE0000E00;
	volatile unsigned int *SCB_DHCSR 		= (volatile unsigned int *)0xE000EDF0;
	volatile unsigned int *DBGMCU_CR 		= (volatile unsigned int *)0xE0042004;

	*DBGMCU_CR |= 0x27; // DBGMCU_CR
 8001264:	4a08      	ldr	r2, [pc, #32]	; (8001288 <Debug_ITMDebugEnable+0x24>)
 8001266:	6813      	ldr	r3, [r2, #0]
 8001268:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 800126c:	6013      	str	r3, [r2, #0]

  if ((*SCB_DHCSR & 1) && (*ITM_TER & 1)) // Enabled?
 800126e:	4b07      	ldr	r3, [pc, #28]	; (800128c <Debug_ITMDebugEnable+0x28>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	07da      	lsls	r2, r3, #31
 8001274:	d506      	bpl.n	8001284 <Debug_ITMDebugEnable+0x20>
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <Debug_ITMDebugEnable+0x2c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	07db      	lsls	r3, r3, #31
    Debug_ITMDebug = 1;
 800127c:	bf42      	ittt	mi
 800127e:	4b05      	ldrmi	r3, [pc, #20]	; (8001294 <Debug_ITMDebugEnable+0x30>)
 8001280:	2201      	movmi	r2, #1
 8001282:	601a      	strmi	r2, [r3, #0]
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e0042004 	.word	0xe0042004
 800128c:	e000edf0 	.word	0xe000edf0
 8001290:	e0000e00 	.word	0xe0000e00
 8001294:	20000e30 	.word	0x20000e30

08001298 <Debug_ITMDebugOutputChar>:

void Debug_ITMDebugOutputChar(char ch){
	static volatile unsigned int *ITM_STIM0 = (volatile unsigned int *)0xE0000000; // ITM Port 0
	static volatile unsigned int *SCB_DEMCR = (volatile unsigned int *)0xE000EDFC;

	if (Debug_ITMDebug && (*SCB_DEMCR & 0x01000000))
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <Debug_ITMDebugOutputChar+0x1c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	b14b      	cbz	r3, 80012b2 <Debug_ITMDebugOutputChar+0x1a>
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <Debug_ITMDebugOutputChar+0x20>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	01db      	lsls	r3, r3, #7
 80012a4:	d505      	bpl.n	80012b2 <Debug_ITMDebugOutputChar+0x1a>
	{
		while(*ITM_STIM0 == 0);
 80012a6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	2a00      	cmp	r2, #0
 80012ae:	d0fa      	beq.n	80012a6 <Debug_ITMDebugOutputChar+0xe>
  	*((volatile char *)ITM_STIM0) = ch;
 80012b0:	7018      	strb	r0, [r3, #0]
 80012b2:	4770      	bx	lr
 80012b4:	20000e30 	.word	0x20000e30
 80012b8:	e000edfc 	.word	0xe000edfc

080012bc <Debug_ITMDebugOutputString>:
}

//****************************************************************************

void Debug_ITMDebugOutputString(char *Buffer){
	if (Debug_ITMDebug)
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <Debug_ITMDebugOutputString+0x18>)
 80012be:	681b      	ldr	r3, [r3, #0]
	}
}

//****************************************************************************

void Debug_ITMDebugOutputString(char *Buffer){
 80012c0:	b510      	push	{r4, lr}
	if (Debug_ITMDebug)
 80012c2:	b133      	cbz	r3, 80012d2 <Debug_ITMDebugOutputString+0x16>
 80012c4:	1e44      	subs	r4, r0, #1
		while(*Buffer)
 80012c6:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80012ca:	b110      	cbz	r0, 80012d2 <Debug_ITMDebugOutputString+0x16>
			Debug_ITMDebugOutputChar(*Buffer++);
 80012cc:	f7ff ffe4 	bl	8001298 <Debug_ITMDebugOutputChar>
 80012d0:	e7f9      	b.n	80012c6 <Debug_ITMDebugOutputString+0xa>
 80012d2:	bd10      	pop	{r4, pc}
 80012d4:	20000e30 	.word	0x20000e30

080012d8 <main>:
  * @param	None
  *	@note	Init the system.
  * 		return here after a call.
  *	@retval	None
  */
int main(void){
 80012d8:	b530      	push	{r4, r5, lr}
 80012da:	b09b      	sub	sp, #108	; 0x6c
	/* STM32f4xx HAL library initialization:
	 - Cofigure Flash prefetch, flash preread and Buffer caches
	 - Systick timer config
	 - Low level init
	 */
	HAL_Init();
 80012dc:	f002 fcc0 	bl	8003c60 <HAL_Init>
static void SystemClock_Config(void){
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 80012e0:	4a89      	ldr	r2, [pc, #548]	; (8001508 <main+0x230>)
 80012e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40

	/* The voltage scaling allows optimizing the power consumption when the
	   device is clocked below the maximum system frequency, to update the
	   voltage scaling value regarding system frequency refer to product
	   datasheet. */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012ea:	f5a2 32e4 	sub.w	r2, r2, #116736	; 0x1c800

	 /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ee:	2402      	movs	r4, #2

	/* The voltage scaling allows optimizing the power consumption when the
	   device is clocked below the maximum system frequency, to update the
	   voltage scaling value regarding system frequency refer to product
	   datasheet. */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f0:	6813      	ldr	r3, [r2, #0]
 80012f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012f6:	6013      	str	r3, [r2, #0]

	 /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f8:	2301      	movs	r3, #1
 80012fa:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
 80012fc:	2310      	movs	r3, #16
 80012fe:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001300:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001302:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001306:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001308:	2304      	movs	r3, #4
	 /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800130a:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800130c:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 7;
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 800130e:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001310:	2307      	movs	r3, #7
	   voltage scaling value regarding system frequency refer to product
	   datasheet. */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

	 /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001312:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001314:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001316:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001318:	9319      	str	r3, [sp, #100]	; 0x64
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 800131a:	f001 f8ef 	bl	80024fc <HAL_RCC_OscConfig>
 800131e:	b108      	cbz	r0, 8001324 <main+0x4c>
		/* Initialization Error */
		Error_Handler();
 8001320:	f7ff ff92 	bl	8001248 <Error_Handler>
	}
	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001324:	230f      	movs	r3, #15
 8001326:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001328:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 800132a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 800132e:	9008      	str	r0, [sp, #32]
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001330:	4621      	mov	r1, r4
 8001332:	a804      	add	r0, sp, #16
		Error_Handler();
	}
	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001334:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8001336:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001338:	f001 fae2 	bl	8002900 <HAL_RCC_ClockConfig>
 800133c:	2800      	cmp	r0, #0
 800133e:	d1ef      	bne.n	8001320 <main+0x48>
  {
    Error_Handler();
  }

	/* STM32F407x Revision Z devices: prefetch is supported */
	if(HAL_GetREVID() == 0x1001){
 8001340:	f002 fcb2 	bl	8003ca8 <HAL_GetREVID>
 8001344:	f241 0301 	movw	r3, #4097	; 0x1001
 8001348:	4298      	cmp	r0, r3
		/* Enable the Flash prefetch */
		__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800134a:	bf01      	itttt	eq
 800134c:	4a6f      	ldreq	r2, [pc, #444]	; (800150c <main+0x234>)
 800134e:	6813      	ldreq	r3, [r2, #0]
 8001350:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
 8001354:	6013      	streq	r3, [r2, #0]

	/* configure the system clock to 168 MHz */
	SystemClock_Config();

	/* Enable TRACE debug -----------------------------------------------*/
	Debug_ITMDebugEnable();
 8001356:	f7ff ff85 	bl	8001264 <Debug_ITMDebugEnable>
 	Debug_ITMDebugOutputString("SWV Enabled\n");
 800135a:	486d      	ldr	r0, [pc, #436]	; (8001510 <main+0x238>)
 800135c:	f7ff ffae 	bl	80012bc <Debug_ITMDebugOutputString>
	SRAM_Timing.BusTurnAroundDuration = 1;
	SRAM_Timing.CLKDivision = 1;
	SRAM_Timing.DataLatency = 1;
	SRAM_Timing.AccessMode = FSMC_ACCESS_MODE_A;

	hsram.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001360:	486c      	ldr	r0, [pc, #432]	; (8001514 <main+0x23c>)
  * @param None
  * @retval None
  */
static void sram_init(void){
	/*	Configure the FSCM bus ---------------------------*/
	SRAM_Timing.AddressSetupTime = 1;
 8001362:	496d      	ldr	r1, [pc, #436]	; (8001518 <main+0x240>)
	SRAM_Timing.AccessMode = FSMC_ACCESS_MODE_A;

	hsram.Init.NSBank = FSMC_NORSRAM_BANK1;
	hsram.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
	hsram.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
	hsram.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001364:	2210      	movs	r2, #16
  * @param None
  * @retval None
  */
static void sram_init(void){
	/*	Configure the FSCM bus ---------------------------*/
	SRAM_Timing.AddressSetupTime = 1;
 8001366:	2301      	movs	r3, #1
	SRAM_Timing.AccessMode = FSMC_ACCESS_MODE_A;

	hsram.Init.NSBank = FSMC_NORSRAM_BANK1;
	hsram.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
	hsram.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
	hsram.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001368:	6142      	str	r2, [r0, #20]
	hsram.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
	hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
	hsram.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
	hsram.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
	hsram.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800136a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  * @param None
  * @retval None
  */
static void sram_init(void){
	/*	Configure the FSCM bus ---------------------------*/
	SRAM_Timing.AddressSetupTime = 1;
 800136e:	600b      	str	r3, [r1, #0]
	SRAM_Timing.AddressHoldTime = 1;
 8001370:	604b      	str	r3, [r1, #4]
	SRAM_Timing.DataSetupTime = 1;
 8001372:	608b      	str	r3, [r1, #8]
	SRAM_Timing.BusTurnAroundDuration = 1;
 8001374:	60cb      	str	r3, [r1, #12]
	SRAM_Timing.CLKDivision = 1;
 8001376:	610b      	str	r3, [r1, #16]
	SRAM_Timing.DataLatency = 1;
 8001378:	614b      	str	r3, [r1, #20]
	hsram.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
	hsram.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
	hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
	hsram.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
	hsram.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
	hsram.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800137a:	6282      	str	r2, [r0, #40]	; 0x28
	SRAM_Timing.AddressHoldTime = 1;
	SRAM_Timing.DataSetupTime = 1;
	SRAM_Timing.BusTurnAroundDuration = 1;
	SRAM_Timing.CLKDivision = 1;
	SRAM_Timing.DataLatency = 1;
	SRAM_Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800137c:	2300      	movs	r3, #0
	hsram.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
	hsram.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
	hsram.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;

	/* Initialize the SRAM controller ----------------------------*/
	if(HAL_SRAM_Init(&hsram, &SRAM_Timing, &SRAM_Timing) != HAL_OK){
 800137e:	460a      	mov	r2, r1
	SRAM_Timing.AddressHoldTime = 1;
	SRAM_Timing.DataSetupTime = 1;
	SRAM_Timing.BusTurnAroundDuration = 1;
	SRAM_Timing.CLKDivision = 1;
	SRAM_Timing.DataLatency = 1;
	SRAM_Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001380:	618b      	str	r3, [r1, #24]

	hsram.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001382:	6083      	str	r3, [r0, #8]
	hsram.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001384:	60c3      	str	r3, [r0, #12]
	hsram.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001386:	6103      	str	r3, [r0, #16]
	hsram.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
	hsram.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001388:	6183      	str	r3, [r0, #24]
	hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800138a:	61c3      	str	r3, [r0, #28]
	hsram.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800138c:	6203      	str	r3, [r0, #32]
	hsram.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800138e:	6243      	str	r3, [r0, #36]	; 0x24
	hsram.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
	hsram.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001390:	62c3      	str	r3, [r0, #44]	; 0x2c
	hsram.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001392:	6303      	str	r3, [r0, #48]	; 0x30
	hsram.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001394:	6343      	str	r3, [r0, #52]	; 0x34
	hsram.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001396:	6383      	str	r3, [r0, #56]	; 0x38

	/* Initialize the SRAM controller ----------------------------*/
	if(HAL_SRAM_Init(&hsram, &SRAM_Timing, &SRAM_Timing) != HAL_OK){
 8001398:	f002 f8ae 	bl	80034f8 <HAL_SRAM_Init>
 800139c:	2800      	cmp	r0, #0
 800139e:	d1bf      	bne.n	8001320 <main+0x48>
  * @param None
  * @retval None
  */
static void I2C_init(void){
	/*	Configure the I2C peripheral ---------------------------*/
  I2cHandle.Instance             = I2Cx;
 80013a0:	4b5e      	ldr	r3, [pc, #376]	; (800151c <main+0x244>)
 80013a2:	4a5f      	ldr	r2, [pc, #380]	; (8001520 <main+0x248>)
 80013a4:	601a      	str	r2, [r3, #0]

  I2cHandle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 80013a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013aa:	611a      	str	r2, [r3, #16]
  I2cHandle.Init.ClockSpeed      = 400000;
 80013ac:	4a5d      	ldr	r2, [pc, #372]	; (8001524 <main+0x24c>)
 80013ae:	605a      	str	r2, [r3, #4]
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  I2cHandle.Init.DutyCycle       = I2C_DUTYCYCLE_2;
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 80013b0:	2240      	movs	r2, #64	; 0x40
	/*	Configure the I2C peripheral ---------------------------*/
  I2cHandle.Instance             = I2Cx;

  I2cHandle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
  I2cHandle.Init.ClockSpeed      = 400000;
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b2:	6158      	str	r0, [r3, #20]
  I2cHandle.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 80013b4:	6098      	str	r0, [r3, #8]
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 80013b6:	61da      	str	r2, [r3, #28]
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 80013b8:	6218      	str	r0, [r3, #32]
  I2cHandle.Init.OwnAddress1     = I2C_ADDRESS;
 80013ba:	22fe      	movs	r2, #254	; 0xfe
  I2cHandle.Init.OwnAddress2	 = I2C_ADDRESS;

  if(HAL_I2C_Init(&I2cHandle) != HAL_OK)
 80013bc:	4618      	mov	r0, r3
  I2cHandle.Init.ClockSpeed      = 400000;
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  I2cHandle.Init.DutyCycle       = I2C_DUTYCYCLE_2;
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  I2cHandle.Init.OwnAddress1     = I2C_ADDRESS;
 80013be:	60da      	str	r2, [r3, #12]
  I2cHandle.Init.OwnAddress2	 = I2C_ADDRESS;
 80013c0:	619a      	str	r2, [r3, #24]

  if(HAL_I2C_Init(&I2cHandle) != HAL_OK)
 80013c2:	f001 fca1 	bl	8002d08 <HAL_I2C_Init>
 80013c6:	2800      	cmp	r0, #0
 80013c8:	d1aa      	bne.n	8001320 <main+0x48>
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = None
      - BaudRate = 115200 baud
      - Hardware flow control disabled (RTS and CTS signals) */
	UartHandle.Instance          = USARTx;
 80013ca:	4b57      	ldr	r3, [pc, #348]	; (8001528 <main+0x250>)
  
	UartHandle.Init.BaudRate     = baudrate;
 80013cc:	4957      	ldr	r1, [pc, #348]	; (800152c <main+0x254>)
	UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 80013ce:	6098      	str	r0, [r3, #8]
      - Parity = None
      - BaudRate = 115200 baud
      - Hardware flow control disabled (RTS and CTS signals) */
	UartHandle.Instance          = USARTx;
  
	UartHandle.Init.BaudRate     = baudrate;
 80013d0:	f44f 42e1 	mov.w	r2, #28800	; 0x7080
 80013d4:	e883 0006 	stmia.w	r3, {r1, r2}
	UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
	UartHandle.Init.StopBits     = UART_STOPBITS_1;
	UartHandle.Init.Parity       = UART_PARITY_NONE;
	UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
	UartHandle.Init.Mode         = UART_MODE_TX_RX;
 80013d8:	220c      	movs	r2, #12
      - Hardware flow control disabled (RTS and CTS signals) */
	UartHandle.Instance          = USARTx;
  
	UartHandle.Init.BaudRate     = baudrate;
	UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
	UartHandle.Init.StopBits     = UART_STOPBITS_1;
 80013da:	60d8      	str	r0, [r3, #12]
	UartHandle.Init.Parity       = UART_PARITY_NONE;
 80013dc:	6118      	str	r0, [r3, #16]
	UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80013de:	6198      	str	r0, [r3, #24]
	UartHandle.Init.Mode         = UART_MODE_TX_RX;
 80013e0:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_8;
    
	if(HAL_UART_Init(&UartHandle) != HAL_OK)
 80013e2:	4618      	mov	r0, r3
	UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
	UartHandle.Init.StopBits     = UART_STOPBITS_1;
	UartHandle.Init.Parity       = UART_PARITY_NONE;
	UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
	UartHandle.Init.Mode         = UART_MODE_TX_RX;
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_8;
 80013e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e8:	61da      	str	r2, [r3, #28]
    
	if(HAL_UART_Init(&UartHandle) != HAL_OK)
 80013ea:	f001 feb1 	bl	8003150 <HAL_UART_Init>
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d196      	bne.n	8001320 <main+0x48>
	RCC_ClkInitTypeDef sClokConfig;
	uint32_t uwTimclock, uwAPB1Prescaler = 0;
	uint32_t uwPrescalerValue = 0;
	uint32_t pFLatency;
	
	HAL_RCC_GetClockConfig(&sClokConfig, &pFLatency);
 80013f2:	a809      	add	r0, sp, #36	; 0x24
 80013f4:	a903      	add	r1, sp, #12
 80013f6:	f001 fc69 	bl	8002ccc <HAL_RCC_GetClockConfig>
	
	uwAPB1Prescaler = sClokConfig.APB1CLKDivider;
	if (uwAPB1Prescaler == 0) 
 80013fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013fc:	b913      	cbnz	r3, 8001404 <main+0x12c>
	{
		uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013fe:	f001 fc35 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8001402:	e002      	b.n	800140a <main+0x132>
	}
	else
	{
		uwTimclock = 2 * HAL_RCC_GetPCLK1Freq();
 8001404:	f001 fc32 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8001408:	0040      	lsls	r0, r0, #1
	}
	
	uwPrescalerValue = (uint32_t) ((uwTimclock / 20000) - 1);
	
	TimHandle.Instance = TIMx;
 800140a:	4b49      	ldr	r3, [pc, #292]	; (8001530 <main+0x258>)
 800140c:	4a49      	ldr	r2, [pc, #292]	; (8001534 <main+0x25c>)
 800140e:	601a      	str	r2, [r3, #0]
	
	TimHandle.Init.Period = 100 - 1;
 8001410:	2263      	movs	r2, #99	; 0x63
 8001412:	60da      	str	r2, [r3, #12]
	else
	{
		uwTimclock = 2 * HAL_RCC_GetPCLK1Freq();
	}
	
	uwPrescalerValue = (uint32_t) ((uwTimclock / 20000) - 1);
 8001414:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001418:	fbb0 f0f2 	udiv	r0, r0, r2
 800141c:	3801      	subs	r0, #1
	
	TimHandle.Instance = TIMx;
	
	TimHandle.Init.Period = 100 - 1;
	TimHandle.Init.Prescaler = uwPrescalerValue;
	TimHandle.Init.ClockDivision = 0;
 800141e:	2200      	movs	r2, #0
	uwPrescalerValue = (uint32_t) ((uwTimclock / 20000) - 1);
	
	TimHandle.Instance = TIMx;
	
	TimHandle.Init.Period = 100 - 1;
	TimHandle.Init.Prescaler = uwPrescalerValue;
 8001420:	6058      	str	r0, [r3, #4]
	TimHandle.Init.ClockDivision = 0;
	TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
	if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8001422:	4618      	mov	r0, r3
	
	TimHandle.Instance = TIMx;
	
	TimHandle.Init.Period = 100 - 1;
	TimHandle.Init.Prescaler = uwPrescalerValue;
	TimHandle.Init.ClockDivision = 0;
 8001424:	611a      	str	r2, [r3, #16]
	TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001426:	609a      	str	r2, [r3, #8]
	if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8001428:	f002 fa3e 	bl	80038a8 <HAL_TIM_Base_Init>
 800142c:	4604      	mov	r4, r0
 800142e:	2800      	cmp	r0, #0
 8001430:	f47f af76 	bne.w	8001320 <main+0x48>
  */
static void init_leds(void){
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable AHB1per Clock
	__GPIOC_CLK_ENABLE();
 8001434:	4a34      	ldr	r2, [pc, #208]	; (8001508 <main+0x230>)
	//Config pins
	GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001436:	4840      	ldr	r0, [pc, #256]	; (8001538 <main+0x260>)
  */
static void init_leds(void){
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable AHB1per Clock
	__GPIOC_CLK_ENABLE();
 8001438:	6b13      	ldr	r3, [r2, #48]	; 0x30
	init_leds();
	/*********************************************************************/
	
	/*	Init modbus	slave -----------------------------------------------*/
	eStatus = eMBInit(MB_RTU, 0x0A, 0, 28800, MB_PAR_NONE);
	printf("eStatus: %s\n", eStatus ? "error": "no'error");
 800143a:	4d40      	ldr	r5, [pc, #256]	; (800153c <main+0x264>)
  */
static void init_leds(void){
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable AHB1per Clock
	__GPIOC_CLK_ENABLE();
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	6313      	str	r3, [r2, #48]	; 0x30

	//Config pins
	GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001442:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8001446:	2203      	movs	r2, #3

	// Enable AHB1per Clock
	__GPIOC_CLK_ENABLE();

	//Config pins
	GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001448:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800144a:	a90e      	add	r1, sp, #56	; 0x38
	// Enable AHB1per Clock
	__GPIOC_CLK_ENABLE();

	//Config pins
	GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	930f      	str	r3, [sp, #60]	; 0x3c
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8001450:	9211      	str	r2, [sp, #68]	; 0x44
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8001452:	9310      	str	r3, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001454:	f002 fa98 	bl	8003988 <HAL_GPIO_Init>
	/*	Show us some status leds ----------------------------------------*/
	init_leds();
	/*********************************************************************/
	
	/*	Init modbus	slave -----------------------------------------------*/
	eStatus = eMBInit(MB_RTU, 0x0A, 0, 28800, MB_PAR_NONE);
 8001458:	4622      	mov	r2, r4
 800145a:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 800145e:	9400      	str	r4, [sp, #0]
 8001460:	4620      	mov	r0, r4
 8001462:	210a      	movs	r1, #10
 8001464:	f000 fbce 	bl	8001c04 <eMBInit>
	printf("eStatus: %s\n", eStatus ? "error": "no'error");
 8001468:	4c35      	ldr	r4, [pc, #212]	; (8001540 <main+0x268>)
 800146a:	2800      	cmp	r0, #0
 800146c:	bf14      	ite	ne
 800146e:	4621      	movne	r1, r4
 8001470:	4629      	moveq	r1, r5
 8001472:	4834      	ldr	r0, [pc, #208]	; (8001544 <main+0x26c>)
 8001474:	f002 fc50 	bl	8003d18 <printf>
	/*********************************************************************/
	
	/*	Enable the Modbus Protocol Stack --------------------------------*/
	eStatus = eMBEnable();
 8001478:	f000 fc20 	bl	8001cbc <eMBEnable>
	printf("eStatus: %s\n", eStatus ? "error": "no'error");
 800147c:	2800      	cmp	r0, #0
 800147e:	bf14      	ite	ne
 8001480:	4621      	movne	r1, r4
 8001482:	4629      	moveq	r1, r5
 8001484:	482f      	ldr	r0, [pc, #188]	; (8001544 <main+0x26c>)
 8001486:	f002 fc47 	bl	8003d18 <printf>

		//printf("HAL integrated...\n");
				
		//test_Cplusplus();
		
		if(gui_Exec == true){
 800148a:	4c2f      	ldr	r4, [pc, #188]	; (8001548 <main+0x270>)
 800148c:	7823      	ldrb	r3, [r4, #0]
 800148e:	b3a3      	cbz	r3, 80014fa <main+0x222>
			eStatus = eMBPoll();
 8001490:	f000 fc26 	bl	8001ce0 <eMBPoll>
			
			usRegInputBuf[499]++;
 8001494:	4b2d      	ldr	r3, [pc, #180]	; (800154c <main+0x274>)
 8001496:	f8b3 23e6 	ldrh.w	r2, [r3, #998]	; 0x3e6
 800149a:	3201      	adds	r2, #1
 800149c:	f8a3 23e6 	strh.w	r2, [r3, #998]	; 0x3e6
			usRegInputBuf[500]++;
 80014a0:	f8b3 23e8 	ldrh.w	r2, [r3, #1000]	; 0x3e8
 80014a4:	3201      	adds	r2, #1
 80014a6:	f8a3 23e8 	strh.w	r2, [r3, #1000]	; 0x3e8
			usRegInputBuf[501]++;
 80014aa:	f8b3 23ea 	ldrh.w	r2, [r3, #1002]	; 0x3ea
 80014ae:	3201      	adds	r2, #1
 80014b0:	f8a3 23ea 	strh.w	r2, [r3, #1002]	; 0x3ea
			usRegInputBuf[502]++;
 80014b4:	f8b3 23ec 	ldrh.w	r2, [r3, #1004]	; 0x3ec
 80014b8:	3201      	adds	r2, #1
 80014ba:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
			usSRegHoldBuf[149]++;
 80014be:	4b24      	ldr	r3, [pc, #144]	; (8001550 <main+0x278>)
 80014c0:	f8b3 212a 	ldrh.w	r2, [r3, #298]	; 0x12a
 80014c4:	3201      	adds	r2, #1
 80014c6:	f8a3 212a 	strh.w	r2, [r3, #298]	; 0x12a
			usSRegHoldBuf[150]++;
 80014ca:	f8b3 212c 	ldrh.w	r2, [r3, #300]	; 0x12c
 80014ce:	3201      	adds	r2, #1
 80014d0:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
			usSRegHoldBuf[151]++;
 80014d4:	f8b3 212e 	ldrh.w	r2, [r3, #302]	; 0x12e
 80014d8:	3201      	adds	r2, #1
 80014da:	f8a3 212e 	strh.w	r2, [r3, #302]	; 0x12e
			usSRegHoldBuf[152]++;
 80014de:	f8b3 2130 	ldrh.w	r2, [r3, #304]	; 0x130
 80014e2:	3201      	adds	r2, #1
 80014e4:	f8a3 2130 	strh.w	r2, [r3, #304]	; 0x130
			ucSCoilBuf[10] = 0b00010001;
 80014e8:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <main+0x27c>)
 80014ea:	2211      	movs	r2, #17
 80014ec:	729a      	strb	r2, [r3, #10]
			ucSCoilBuf[11] = 0b10010001;
 80014ee:	2291      	movs	r2, #145	; 0x91
 80014f0:	72da      	strb	r2, [r3, #11]
			ucSCoilBuf[12] = 0b11010001;
 80014f2:	22d1      	movs	r2, #209	; 0xd1
 80014f4:	731a      	strb	r2, [r3, #12]
			//printf("eStatus: %s\n", eStatus ? "error": "no'error");
			//printf("SystemCoreClock: %d\n", SystemCoreClock);
			
			/*Clear Flag*/
			gui_Exec = false;
 80014f6:	2300      	movs	r3, #0
 80014f8:	7023      	strb	r3, [r4, #0]
		}
		
		if(Touch_Flagged == true){
 80014fa:	4b17      	ldr	r3, [pc, #92]	; (8001558 <main+0x280>)
 80014fc:	781a      	ldrb	r2, [r3, #0]
 80014fe:	2a00      	cmp	r2, #0
 8001500:	d0c3      	beq.n	800148a <main+0x1b2>
			
			//Uart_Error = HAL_UART_GetError(&UartHandle);
			//printf("Uart_Error: %d\n", Uart_Error);
			
			Touch_Flagged = false;
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
 8001506:	e7c0      	b.n	800148a <main+0x1b2>
 8001508:	40023800 	.word	0x40023800
 800150c:	40023c00 	.word	0x40023c00
 8001510:	08008fa1 	.word	0x08008fa1
 8001514:	200013d4 	.word	0x200013d4
 8001518:	200013b8 	.word	0x200013b8
 800151c:	20001454 	.word	0x20001454
 8001520:	40005400 	.word	0x40005400
 8001524:	00061a80 	.word	0x00061a80
 8001528:	20001378 	.word	0x20001378
 800152c:	40011000 	.word	0x40011000
 8001530:	20001418 	.word	0x20001418
 8001534:	40000c00 	.word	0x40000c00
 8001538:	40020800 	.word	0x40020800
 800153c:	08008f98 	.word	0x08008f98
 8001540:	08008f92 	.word	0x08008f92
 8001544:	08008fae 	.word	0x08008fae
 8001548:	20000930 	.word	0x20000930
 800154c:	20000932 	.word	0x20000932
 8001550:	20000e34 	.word	0x20000e34
 8001554:	20000de2 	.word	0x20000de2
 8001558:	20000931 	.word	0x20000931

0800155c <eMBRegInputCB>:
{
    eMBErrorCode    eStatus = MB_ENOERR;
    int             iRegIndex;

	/* it already plus one in modbus function method. */
    usAddress--;
 800155c:	3901      	subs	r1, #1
 800155e:	b289      	uxth	r1, r1
	
    if( (usAddress >= REG_INPUT_START)
        && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8001560:	188b      	adds	r3, r1, r2
    int             iRegIndex;

	/* it already plus one in modbus function method. */
    usAddress--;
	
    if( (usAddress >= REG_INPUT_START)
 8001562:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
  * @param	usNRegs
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegInputCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNRegs)
{
 8001566:	b530      	push	{r4, r5, lr}
    int             iRegIndex;

	/* it already plus one in modbus function method. */
    usAddress--;
	
    if( (usAddress >= REG_INPUT_START)
 8001568:	dc11      	bgt.n	800158e <eMBRegInputCB+0x32>
 800156a:	2300      	movs	r3, #0
        && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
    {
        iRegIndex = (int)(usAddress - usRegInputStart);
        while( usNRegs > 0 )
 800156c:	4293      	cmp	r3, r2
 800156e:	f100 0002 	add.w	r0, r0, #2
 8001572:	d00a      	beq.n	800158a <eMBRegInputCB+0x2e>
 8001574:	185d      	adds	r5, r3, r1
        {
            *pucRegBuffer++ = (unsigned char)(usRegInputBuf[iRegIndex] >> 8);
 8001576:	4c07      	ldr	r4, [pc, #28]	; (8001594 <eMBRegInputCB+0x38>)
 8001578:	f834 4015 	ldrh.w	r4, [r4, r5, lsl #1]
            *pucRegBuffer++ = (unsigned char)(usRegInputBuf[iRegIndex] & 0xFF);
 800157c:	f800 4c01 	strb.w	r4, [r0, #-1]
        && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
    {
        iRegIndex = (int)(usAddress - usRegInputStart);
        while( usNRegs > 0 )
        {
            *pucRegBuffer++ = (unsigned char)(usRegInputBuf[iRegIndex] >> 8);
 8001580:	0a25      	lsrs	r5, r4, #8
 8001582:	f800 5c02 	strb.w	r5, [r0, #-2]
 8001586:	3301      	adds	r3, #1
 8001588:	e7f0      	b.n	800156c <eMBRegInputCB+0x10>
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegInputCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNRegs)
{
    eMBErrorCode    eStatus = MB_ENOERR;
 800158a:	2000      	movs	r0, #0
 800158c:	bd30      	pop	{r4, r5, pc}
            usNRegs--;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 800158e:	2001      	movs	r0, #1
    }

    return eStatus;
}
 8001590:	bd30      	pop	{r4, r5, pc}
 8001592:	bf00      	nop
 8001594:	20000932 	.word	0x20000932

08001598 <eMBRegHoldingCB>:
  * @param	eMode
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegHoldingCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNRegs, eMBRegisterMode eMode)
{
 8001598:	b570      	push	{r4, r5, r6, lr}
    REG_HOLDING_START = S_REG_HOLDING_START;
    REG_HOLDING_NREGS = S_REG_HOLDING_NREGS;
    usRegHoldStart = usSRegHoldStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 800159a:	1e4c      	subs	r4, r1, #1
  * @param	eMode
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegHoldingCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNRegs, eMBRegisterMode eMode)
{
 800159c:	461d      	mov	r5, r3
    REG_HOLDING_START = S_REG_HOLDING_START;
    REG_HOLDING_NREGS = S_REG_HOLDING_NREGS;
    usRegHoldStart = usSRegHoldStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 800159e:	b2a3      	uxth	r3, r4

    if ((usAddress >= REG_HOLDING_START)
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 80015a0:	189c      	adds	r4, r3, r2
 80015a2:	f5b4 7f16 	cmp.w	r4, #600	; 0x258
 80015a6:	dc2c      	bgt.n	8001602 <eMBRegHoldingCB+0x6a>
    {
        iRegIndex = usAddress - usRegHoldStart;
        switch (eMode)
 80015a8:	b125      	cbz	r5, 80015b4 <eMBRegHoldingCB+0x1c>
 80015aa:	2d01      	cmp	r5, #1
 80015ac:	d12b      	bne.n	8001606 <eMBRegHoldingCB+0x6e>
 80015ae:	440a      	add	r2, r1
 80015b0:	b292      	uxth	r2, r2
 80015b2:	e013      	b.n	80015dc <eMBRegHoldingCB+0x44>
 80015b4:	440a      	add	r2, r1
 80015b6:	b292      	uxth	r2, r2
 80015b8:	1c59      	adds	r1, r3, #1
 80015ba:	b289      	uxth	r1, r1
        {
        /* read current register values from the protocol stack. */
        case MB_REG_READ:
            while (usNRegs > 0)
 80015bc:	4291      	cmp	r1, r2
 80015be:	f100 0002 	add.w	r0, r0, #2
 80015c2:	d020      	beq.n	8001606 <eMBRegHoldingCB+0x6e>
            {
                *pucRegBuffer++ = (uint8_t) (pusRegHoldingBuf[iRegIndex] >> 8);
 80015c4:	4d11      	ldr	r5, [pc, #68]	; (800160c <eMBRegHoldingCB+0x74>)
 80015c6:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 80015ca:	0a24      	lsrs	r4, r4, #8
 80015cc:	f800 4c02 	strb.w	r4, [r0, #-2]
                *pucRegBuffer++ = (uint8_t) (pusRegHoldingBuf[iRegIndex] & 0xFF);
 80015d0:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
 80015d4:	f800 3c01 	strb.w	r3, [r0, #-1]
 80015d8:	460b      	mov	r3, r1
 80015da:	e7ed      	b.n	80015b8 <eMBRegHoldingCB+0x20>
 80015dc:	1c59      	adds	r1, r3, #1
 80015de:	b289      	uxth	r1, r1
            }
            break;

        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
 80015e0:	4291      	cmp	r1, r2
 80015e2:	f100 0002 	add.w	r0, r0, #2
 80015e6:	d00e      	beq.n	8001606 <eMBRegHoldingCB+0x6e>
            {
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 80015e8:	f810 4c02 	ldrb.w	r4, [r0, #-2]
 80015ec:	4e07      	ldr	r6, [pc, #28]	; (800160c <eMBRegHoldingCB+0x74>)
 80015ee:	0224      	lsls	r4, r4, #8
 80015f0:	f826 4013 	strh.w	r4, [r6, r3, lsl #1]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 80015f4:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 80015f8:	432c      	orrs	r4, r5
 80015fa:	f826 4013 	strh.w	r4, [r6, r3, lsl #1]
 80015fe:	460b      	mov	r3, r1
 8001600:	e7ec      	b.n	80015dc <eMBRegHoldingCB+0x44>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8001602:	2001      	movs	r0, #1
 8001604:	bd70      	pop	{r4, r5, r6, pc}
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegHoldingCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNRegs, eMBRegisterMode eMode)
{
    eMBErrorCode    eStatus = MB_ENOERR;
 8001606:	2000      	movs	r0, #0
    else
    {
        eStatus = MB_ENOREG;
    }
    return eStatus;
}
 8001608:	bd70      	pop	{r4, r5, r6, pc}
 800160a:	bf00      	nop
 800160c:	20000e34 	.word	0x20000e34

08001610 <eMBRegCoilsCB>:
  * @param	eMode
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegCoilsCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNCoils, eMBRegisterMode eMode)
{
 8001610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t          iRegIndex , iRegBitIndex , iNReg;
    uint8_t *         pucCoilBuf;
    uint16_t          COIL_START;
    uint16_t          COIL_NCOILS;
    uint16_t          usCoilStart;
    iNReg =  (usNCoils / 8) + 1;
 8001614:	ea4f 09d2 	mov.w	r9, r2, lsr #3
  * @param	eMode
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegCoilsCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNCoils, eMBRegisterMode eMode)
{
 8001618:	460d      	mov	r5, r1
 800161a:	4607      	mov	r7, r0
    uint8_t *         pucCoilBuf;
    uint16_t          COIL_START;
    uint16_t          COIL_NCOILS;
    uint16_t          usCoilStart;
    iNReg =  (usNCoils / 8) + 1;
	printf("usNCoils: %d\n", usNCoils);
 800161c:	4611      	mov	r1, r2
 800161e:	4832      	ldr	r0, [pc, #200]	; (80016e8 <eMBRegCoilsCB+0xd8>)
    uint16_t          iRegIndex , iRegBitIndex , iNReg;
    uint8_t *         pucCoilBuf;
    uint16_t          COIL_START;
    uint16_t          COIL_NCOILS;
    uint16_t          usCoilStart;
    iNReg =  (usNCoils / 8) + 1;
 8001620:	f109 0801 	add.w	r8, r9, #1
    COIL_START = S_COIL_START;
    COIL_NCOILS = S_COIL_NCOILS;
    usCoilStart = usSCoilStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8001624:	3d01      	subs	r5, #1
  * @param	eMode
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegCoilsCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNCoils, eMBRegisterMode eMode)
{
 8001626:	4614      	mov	r4, r2
 8001628:	469a      	mov	sl, r3
    COIL_START = S_COIL_START;
    COIL_NCOILS = S_COIL_NCOILS;
    usCoilStart = usSCoilStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 800162a:	b2ad      	uxth	r5, r5
    uint8_t *         pucCoilBuf;
    uint16_t          COIL_START;
    uint16_t          COIL_NCOILS;
    uint16_t          usCoilStart;
    iNReg =  (usNCoils / 8) + 1;
	printf("usNCoils: %d\n", usNCoils);
 800162c:	f002 fb74 	bl	8003d18 <printf>
	printf("iNReg: %d\n", iNReg);
 8001630:	fa1f f188 	uxth.w	r1, r8
 8001634:	482d      	ldr	r0, [pc, #180]	; (80016ec <eMBRegCoilsCB+0xdc>)
 8001636:	f002 fb6f 	bl	8003d18 <printf>
    COIL_NCOILS = S_COIL_NCOILS;
    usCoilStart = usSCoilStart;

    /* it already plus one in modbus function method. */
    usAddress--;
	printf("usAddress: %d\n", usAddress);
 800163a:	482d      	ldr	r0, [pc, #180]	; (80016f0 <eMBRegCoilsCB+0xe0>)
 800163c:	4629      	mov	r1, r5
 800163e:	f002 fb6b 	bl	8003d18 <printf>

    if( (usAddress >= COIL_START) &&
        (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
 8001642:	192b      	adds	r3, r5, r4

    /* it already plus one in modbus function method. */
    usAddress--;
	printf("usAddress: %d\n", usAddress);

    if( (usAddress >= COIL_START) &&
 8001644:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001648:	dc4b      	bgt.n	80016e2 <eMBRegCoilsCB+0xd2>
        (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
    {
        iRegIndex = (uint16_t) (usAddress - usCoilStart) / 8;
 800164a:	08ee      	lsrs	r6, r5, #3
        iRegBitIndex = (uint16_t) (usAddress - usCoilStart) % 8;
		printf("iRegIndex: %d\n", iRegIndex);
 800164c:	4631      	mov	r1, r6
 800164e:	4829      	ldr	r0, [pc, #164]	; (80016f4 <eMBRegCoilsCB+0xe4>)
		printf("iRegBitIndex: %d\n", iRegBitIndex);
 8001650:	f005 0507 	and.w	r5, r5, #7
    if( (usAddress >= COIL_START) &&
        (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
    {
        iRegIndex = (uint16_t) (usAddress - usCoilStart) / 8;
        iRegBitIndex = (uint16_t) (usAddress - usCoilStart) % 8;
		printf("iRegIndex: %d\n", iRegIndex);
 8001654:	f002 fb60 	bl	8003d18 <printf>
		printf("iRegBitIndex: %d\n", iRegBitIndex);
 8001658:	4827      	ldr	r0, [pc, #156]	; (80016f8 <eMBRegCoilsCB+0xe8>)
 800165a:	4629      	mov	r1, r5
 800165c:	f002 fb5c 	bl	8003d18 <printf>
        switch (eMode)
 8001660:	f1ba 0f00 	cmp.w	sl, #0
 8001664:	d006      	beq.n	8001674 <eMBRegCoilsCB+0x64>
 8001666:	f1ba 0f01 	cmp.w	sl, #1
 800166a:	d11c      	bne.n	80016a6 <eMBRegCoilsCB+0x96>
 800166c:	eb09 0b06 	add.w	fp, r9, r6
 8001670:	46ba      	mov	sl, r7
 8001672:	e01b      	b.n	80016ac <eMBRegCoilsCB+0x9c>
 8001674:	44b8      	add	r8, r7
 8001676:	46b9      	mov	r9, r7
 8001678:	1bf3      	subs	r3, r6, r7
        {
        /* read current coil values from the protocol stack. */
        case MB_REG_READ:
            while (iNReg > 0)
            {
                *pucRegBuffer++ = xMBUtilGetBits(&pucCoilBuf[iRegIndex++],
 800167a:	4820      	ldr	r0, [pc, #128]	; (80016fc <eMBRegCoilsCB+0xec>)
 800167c:	444b      	add	r3, r9
 800167e:	fa10 f083 	uxtah	r0, r0, r3
 8001682:	4629      	mov	r1, r5
 8001684:	2208      	movs	r2, #8
 8001686:	f000 fd69 	bl	800215c <xMBUtilGetBits>
 800168a:	b2c0      	uxtb	r0, r0
 800168c:	f809 0b01 	strb.w	r0, [r9], #1
		printf("iRegBitIndex: %d\n", iRegBitIndex);
        switch (eMode)
        {
        /* read current coil values from the protocol stack. */
        case MB_REG_READ:
            while (iNReg > 0)
 8001690:	45c1      	cmp	r9, r8
 8001692:	d1f1      	bne.n	8001678 <eMBRegCoilsCB+0x68>
            }
            pucRegBuffer--;
            /* last coils */
            usNCoils = usNCoils % 8;
            /* filling zero to high bit */
            *pucRegBuffer = *pucRegBuffer << (8 - usNCoils);
 8001694:	f004 0407 	and.w	r4, r4, #7
 8001698:	f1c4 0408 	rsb	r4, r4, #8
 800169c:	40a0      	lsls	r0, r4
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
 800169e:	b2c0      	uxtb	r0, r0
 80016a0:	4120      	asrs	r0, r4
 80016a2:	f809 0c01 	strb.w	r0, [r9, #-1]
  * @retval	eMBErrorCode
  */
eMBErrorCode
eMBRegCoilsCB(uint8_t* pucRegBuffer, uint16_t usAddress, uint16_t usNCoils, eMBRegisterMode eMode)
{
    eMBErrorCode    eStatus = MB_ENOERR;
 80016a6:	2000      	movs	r0, #0
            /* last coils */
            usNCoils = usNCoils % 8;
            /* filling zero to high bit */
            *pucRegBuffer = *pucRegBuffer << (8 - usNCoils);
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
            break;
 80016a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

            /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
 80016ac:	455e      	cmp	r6, fp
 80016ae:	d00d      	beq.n	80016cc <eMBRegCoilsCB+0xbc>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 80016b0:	4812      	ldr	r0, [pc, #72]	; (80016fc <eMBRegCoilsCB+0xec>)
 80016b2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 80016b6:	f106 0801 	add.w	r8, r6, #1
 80016ba:	4430      	add	r0, r6
 80016bc:	fa1f f888 	uxth.w	r8, r8
 80016c0:	4629      	mov	r1, r5
 80016c2:	2208      	movs	r2, #8
 80016c4:	f000 fd22 	bl	800210c <xMBUtilSetBits>
 80016c8:	4646      	mov	r6, r8
 80016ca:	e7ef      	b.n	80016ac <eMBRegCoilsCB+0x9c>
                iNReg--;
            }
            /* last coils */
            usNCoils = usNCoils % 8;
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 80016cc:	f014 0207 	ands.w	r2, r4, #7
 80016d0:	d0e9      	beq.n	80016a6 <eMBRegCoilsCB+0x96>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 80016d2:	480a      	ldr	r0, [pc, #40]	; (80016fc <eMBRegCoilsCB+0xec>)
 80016d4:	f817 3009 	ldrb.w	r3, [r7, r9]
 80016d8:	4430      	add	r0, r6
 80016da:	4629      	mov	r1, r5
 80016dc:	f000 fd16 	bl	800210c <xMBUtilSetBits>
 80016e0:	e7e1      	b.n	80016a6 <eMBRegCoilsCB+0x96>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80016e2:	2001      	movs	r0, #1
 80016e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016e8:	08008fbb 	.word	0x08008fbb
 80016ec:	08008fc9 	.word	0x08008fc9
 80016f0:	08008fd4 	.word	0x08008fd4
 80016f4:	08008fe3 	.word	0x08008fe3
 80016f8:	08008ff2 	.word	0x08008ff2
 80016fc:	20000de2 	.word	0x20000de2

08001700 <eMBRegDiscreteCB>:
{
    ( void )pucRegBuffer;
    ( void )usAddress;
    ( void )usNDiscrete;
    return MB_ENOREG;
}
 8001700:	2001      	movs	r0, #1
 8001702:	4770      	bx	lr

08001704 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART (GNU)
  * @param  None
  * @retval None
  */
int __io_putchar(int ch){
 8001704:	b510      	push	{r4, lr}
 8001706:	4604      	mov	r4, r0
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART */

	Debug_ITMDebugOutputChar(ch); // SWV
 8001708:	b2c0      	uxtb	r0, r0
 800170a:	f7ff fdc5 	bl	8001298 <Debug_ITMDebugOutputChar>

  return(ch);
}
 800170e:	4620      	mov	r0, r4
 8001710:	bd10      	pop	{r4, pc}

08001712 <__io_getchar>:
int __io_getchar(void){
  /* Place your implementation of fgetc here */
  /* e.g. read a character from the USART */

  return((int)-1);
}
 8001712:	f04f 30ff 	mov.w	r0, #4294967295
 8001716:	4770      	bx	lr

08001718 <assert_failed>:
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line){
 8001718:	b508      	push	{r3, lr}
 800171a:	4603      	mov	r3, r0
 800171c:	460a      	mov	r2, r1
  printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 800171e:	4802      	ldr	r0, [pc, #8]	; (8001728 <assert_failed+0x10>)
 8001720:	4619      	mov	r1, r3
 8001722:	f002 faf9 	bl	8003d18 <printf>

  while(1); /* Infinite loop */
 8001726:	e7fe      	b.n	8001726 <assert_failed+0xe>
 8001728:	08009004 	.word	0x08009004

0800172c <HAL_TIM_Base_MspInit>:
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  TIMx_CLK_ENABLE();
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <HAL_TIM_Base_MspInit+0x20>)
  *           - Peripheral's GPIO Configuration  
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800172e:	b508      	push	{r3, lr}
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  TIMx_CLK_ENABLE();
 8001730:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	6413      	str	r3, [r2, #64]	; 0x40
  
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 8001738:	2032      	movs	r0, #50	; 0x32
 800173a:	2104      	movs	r1, #4
 800173c:	2200      	movs	r2, #0
 800173e:	f001 fbcb 	bl	8002ed8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8001742:	2032      	movs	r0, #50	; 0x32
}
 8001744:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
  
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8001748:	f001 bc08 	b.w	8002f5c <HAL_NVIC_EnableIRQ>
 800174c:	40023800 	.word	0x40023800

08001750 <HAL_UART_MspInit>:
  
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <HAL_UART_MspInit+0x60>)
 8001752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001754:	f042 0201 	orr.w	r2, r2, #1
  *           - NVIC configuration for DMA interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001758:	b570      	push	{r4, r5, r6, lr}
  
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 800175a:	631a      	str	r2, [r3, #48]	; 0x30
  USARTx_RX_GPIO_CLK_ENABLE();
 800175c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800175e:	4d15      	ldr	r5, [pc, #84]	; (80017b4 <HAL_UART_MspInit+0x64>)
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
  USARTx_RX_GPIO_CLK_ENABLE();
 8001760:	f042 0201 	orr.w	r2, r2, #1
 8001764:	631a      	str	r2, [r3, #48]	; 0x30
  /* Enable USART2 clock */
  USARTx_CLK_ENABLE(); 
 8001766:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  *           - NVIC configuration for DMA interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001768:	b086      	sub	sp, #24
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
  USARTx_RX_GPIO_CLK_ENABLE();
  /* Enable USART2 clock */
  USARTx_CLK_ENABLE(); 
 800176a:	f042 0210 	orr.w	r2, r2, #16
 800176e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Enable DMA1 clock */
  //DMAx_CLK_ENABLE();   
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8001770:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001774:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001776:	2401      	movs	r4, #1
  //DMAx_CLK_ENABLE();   
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 800177a:	2607      	movs	r6, #7
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800177c:	4628      	mov	r0, r5
 800177e:	a901      	add	r1, sp, #4
  //DMAx_CLK_ENABLE();   
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001780:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8001782:	9304      	str	r3, [sp, #16]
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001784:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001786:	9605      	str	r6, [sp, #20]
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001788:	f002 f8fe 	bl	8003988 <HAL_GPIO_Init>
    
  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800178c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
    
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001790:	4628      	mov	r0, r5
 8001792:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
    
  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001794:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001796:	9605      	str	r6, [sp, #20]
    
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001798:	f002 f8f6 	bl	8003988 <HAL_GPIO_Init>
  /* NVIC configuration for DMA transfer complete interrupt (USARTx_RX) */
  //HAL_NVIC_SetPriority(USARTx_DMA_RX_IRQn, 2, 0);   
  //HAL_NVIC_EnableIRQ(USARTx_DMA_RX_IRQn);
  
  /* NVIC configuration for USART TC interrupt */
  HAL_NVIC_SetPriority(USARTx_IRQn, 0, 1);
 800179c:	2100      	movs	r1, #0
 800179e:	4622      	mov	r2, r4
 80017a0:	2025      	movs	r0, #37	; 0x25
 80017a2:	f001 fb99 	bl	8002ed8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTx_IRQn);
 80017a6:	2025      	movs	r0, #37	; 0x25
 80017a8:	f001 fbd8 	bl	8002f5c <HAL_NVIC_EnableIRQ>
}
 80017ac:	b006      	add	sp, #24
 80017ae:	bd70      	pop	{r4, r5, r6, pc}
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020000 	.word	0x40020000

080017b8 <HAL_I2C_MspInit>:
  *           - DMA configuration for transmission request by peripheral 
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c){
 80017b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable GPIO Clocks #################################################*/
  /* Enable GPIO TX/RX clock */
  I2Cx_SCL_GPIO_CLK_ENABLE();
 80017bc:	4c26      	ldr	r4, [pc, #152]	; (8001858 <HAL_I2C_MspInit+0xa0>)
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80017be:	4e27      	ldr	r6, [pc, #156]	; (800185c <HAL_I2C_MspInit+0xa4>)
  
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable GPIO Clocks #################################################*/
  /* Enable GPIO TX/RX clock */
  I2Cx_SCL_GPIO_CLK_ENABLE();
 80017c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017c2:	f043 0302 	orr.w	r3, r3, #2
 80017c6:	6323      	str	r3, [r4, #48]	; 0x30
  I2Cx_SDA_GPIO_CLK_ENABLE();
 80017c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	6323      	str	r3, [r4, #48]	; 0x30
  /* PORTC-Reset pin bus enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  *           - DMA configuration for transmission request by peripheral 
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c){
 80017d2:	b087      	sub	sp, #28
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
 80017d4:	f04f 0904 	mov.w	r9, #4
  /*##-1- Enable GPIO Clocks #################################################*/
  /* Enable GPIO TX/RX clock */
  I2Cx_SCL_GPIO_CLK_ENABLE();
  I2Cx_SDA_GPIO_CLK_ENABLE();
  /* PORTC-Reset pin bus enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	6323      	str	r3, [r4, #48]	; 0x30

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80017de:	2501      	movs	r5, #1


  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80017e0:	2312      	movs	r3, #18
  __HAL_RCC_GPIOC_CLK_ENABLE();


  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
 80017e2:	f04f 0840 	mov.w	r8, #64	; 0x40
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80017e6:	2702      	movs	r7, #2
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80017e8:	4630      	mov	r0, r6
 80017ea:	eb0d 0109 	add.w	r1, sp, r9


  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80017ee:	9302      	str	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();


  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
 80017f0:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80017f4:	9704      	str	r7, [sp, #16]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80017f6:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
 80017f8:	f8cd 9014 	str.w	r9, [sp, #20]
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80017fc:	f002 f8c4 	bl	8003988 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001800:	462a      	mov	r2, r5
 8001802:	4630      	mov	r0, r6
 8001804:	4641      	mov	r1, r8
 8001806:	f002 f9f1 	bl	8003bec <HAL_GPIO_WritePin>

  /* I2C RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 800180a:	f44f 7800 	mov.w	r8, #512	; 0x200
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800180e:	4630      	mov	r0, r6
 8001810:	eb0d 0109 	add.w	r1, sp, r9
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);

  /* I2C RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 8001814:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
 8001818:	f8cd 9014 	str.w	r9, [sp, #20]
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800181c:	f002 f8b4 	bl	8003988 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001820:	462a      	mov	r2, r5
 8001822:	4630      	mov	r0, r6
 8001824:	4641      	mov	r1, r8
 8001826:	f002 f9e1 	bl	8003bec <HAL_GPIO_WritePin>
  
  /* Init Reset Pin Touch */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800182a:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800182c:	4f0c      	ldr	r7, [pc, #48]	; (8001860 <HAL_I2C_MspInit+0xa8>)
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
  
  /* Init Reset Pin Touch */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	9502      	str	r5, [sp, #8]
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
  
  /* Init Reset Pin Touch */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001830:	2608      	movs	r6, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001832:	4638      	mov	r0, r7
 8001834:	eb0d 0109 	add.w	r1, sp, r9
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
  
  /* Init Reset Pin Touch */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001838:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800183a:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183c:	f002 f8a4 	bl	8003988 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001840:	4638      	mov	r0, r7
 8001842:	4631      	mov	r1, r6
 8001844:	462a      	mov	r2, r5
 8001846:	f002 f9d1 	bl	8003bec <HAL_GPIO_WritePin>
 
  /*##-3- Enable peripheral Clock ############################################*/
  /* Enable I2C1 clock */
  I2Cx_CLK_ENABLE();
 800184a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800184c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001850:	6423      	str	r3, [r4, #64]	; 0x40
  
}
 8001852:	b007      	add	sp, #28
 8001854:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001858:	40023800 	.word	0x40023800
 800185c:	40020400 	.word	0x40020400
 8001860:	40020800 	.word	0x40020800

08001864 <HAL_SRAM_MspInit>:
	// TODO -> PUT RESET ON GPIO PIN SO WE CAN RESET DISPLAY
	// now reset is on NRST pin on the STM32F4 discovery
	GPIO_InitTypeDef GPIO_InitStructure;

	// Clock Enable FSMC
	__HAL_RCC_FSMC_CLK_ENABLE();
 8001864:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <HAL_SRAM_MspInit+0x84>)
	GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001866:	4821      	ldr	r0, [pc, #132]	; (80018ec <HAL_SRAM_MspInit+0x88>)
	// TODO -> PUT RESET ON GPIO PIN SO WE CAN RESET DISPLAY
	// now reset is on NRST pin on the STM32F4 discovery
	GPIO_InitTypeDef GPIO_InitStructure;

	// Clock Enable FSMC
	__HAL_RCC_FSMC_CLK_ENABLE();
 8001868:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800186a:	f042 0201 	orr.w	r2, r2, #1
/**
  * @brief SRAM init
  * param  handle to sram
  * retval None
  */
void HAL_SRAM_MspInit(SRAM_HandleTypeDef * hsram){
 800186e:	b5f0      	push	{r4, r5, r6, r7, lr}
	// TODO -> PUT RESET ON GPIO PIN SO WE CAN RESET DISPLAY
	// now reset is on NRST pin on the STM32F4 discovery
	GPIO_InitTypeDef GPIO_InitStructure;

	// Clock Enable FSMC
	__HAL_RCC_FSMC_CLK_ENABLE();
 8001870:	639a      	str	r2, [r3, #56]	; 0x38

	// Clock Enable Port-D and Port-E
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001874:	f042 0208 	orr.w	r2, r2, #8
 8001878:	631a      	str	r2, [r3, #48]	; 0x30
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800187a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800187c:	f042 0210 	orr.w	r2, r2, #16
 8001880:	631a      	str	r2, [r3, #48]	; 0x30
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	6b1a      	ldr	r2, [r3, #48]	; 0x30
/**
  * @brief SRAM init
  * param  handle to sram
  * retval None
  */
void HAL_SRAM_MspInit(SRAM_HandleTypeDef * hsram){
 8001884:	b087      	sub	sp, #28
	__HAL_RCC_FSMC_CLK_ENABLE();

	// Clock Enable Port-D and Port-E
	__HAL_RCC_GPIOD_CLK_ENABLE();
	__HAL_RCC_GPIOE_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	f042 0202 	orr.w	r2, r2, #2
 800188a:	631a      	str	r2, [r3, #48]	; 0x30
	// PD10=FSMC_D15->DB17
	// PD11=FSMC_A16->RS
	// PD14=FSMC_D0->DB0
	// PD15=FSMC_D1->DB1
	GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800188c:	2402      	movs	r4, #2
	// PD9=FSMC_D14->DB16
	// PD10=FSMC_D15->DB17
	// PD11=FSMC_A16->RS
	// PD14=FSMC_D0->DB0
	// PD15=FSMC_D1->DB1
	GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15;
 800188e:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8001892:	2703      	movs	r7, #3
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001894:	2600      	movs	r6, #0
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
 8001896:	250c      	movs	r5, #12
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001898:	a901      	add	r1, sp, #4
	// PD9=FSMC_D14->DB16
	// PD10=FSMC_D15->DB17
	// PD11=FSMC_A16->RS
	// PD14=FSMC_D0->DB0
	// PD15=FSMC_D1->DB1
	GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15;
 800189a:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800189c:	9603      	str	r6, [sp, #12]
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
 800189e:	9505      	str	r5, [sp, #20]
	// PD10=FSMC_D15->DB17
	// PD11=FSMC_A16->RS
	// PD14=FSMC_D0->DB0
	// PD15=FSMC_D1->DB1
	GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80018a0:	9402      	str	r4, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80018a2:	9704      	str	r7, [sp, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80018a4:	f002 f870 	bl	8003988 <HAL_GPIO_Init>
	// PE14=FSMC_D11->DB13
	// PE15=FSMC_D12->DB14
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 80018a8:	9603      	str	r6, [sp, #12]
	/* Init Reset Pin Display */
	GPIO_InitStructure.Pin = GPIO_PIN_1;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018aa:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
	// PE11=FSMC_D8->DB10
	// PE12=FSMC_D9->DB11
	// PE13=FSMC_D10->DB12
	// PE14=FSMC_D11->DB13
	// PE15=FSMC_D12->DB14
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80018ae:	f64f 7380 	movw	r3, #65408	; 0xff80
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80018b2:	a901      	add	r1, sp, #4
	/* Init Reset Pin Display */
	GPIO_InitStructure.Pin = GPIO_PIN_1;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018b4:	f506 3601 	add.w	r6, r6, #132096	; 0x20400
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80018b8:	480d      	ldr	r0, [pc, #52]	; (80018f0 <HAL_SRAM_MspInit+0x8c>)
	// PE11=FSMC_D8->DB10
	// PE12=FSMC_D9->DB11
	// PE13=FSMC_D10->DB12
	// PE14=FSMC_D11->DB13
	// PE15=FSMC_D12->DB14
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80018ba:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
 80018bc:	9505      	str	r5, [sp, #20]
	// PE12=FSMC_D9->DB11
	// PE13=FSMC_D10->DB12
	// PE14=FSMC_D11->DB13
	// PE15=FSMC_D12->DB14
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80018be:	9402      	str	r4, [sp, #8]
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);

	/* Init Reset Pin Display */
	GPIO_InitStructure.Pin = GPIO_PIN_1;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80018c0:	2501      	movs	r5, #1
	// PE13=FSMC_D10->DB12
	// PE14=FSMC_D11->DB13
	// PE15=FSMC_D12->DB14
	GPIO_InitStructure.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80018c2:	9704      	str	r7, [sp, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80018c4:	f002 f860 	bl	8003988 <HAL_GPIO_Init>
	/* Init Reset Pin Display */
	GPIO_InitStructure.Pin = GPIO_PIN_1;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018c8:	4630      	mov	r0, r6
 80018ca:	a901      	add	r1, sp, #4
	GPIO_InitStructure.Pull = GPIO_NOPULL;
	GPIO_InitStructure.Alternate = GPIO_AF12_FSMC;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);

	/* Init Reset Pin Display */
	GPIO_InitStructure.Pin = GPIO_PIN_1;
 80018cc:	9401      	str	r4, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	9502      	str	r5, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80018d0:	9404      	str	r4, [sp, #16]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 80018d2:	9503      	str	r5, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018d4:	f002 f858 	bl	8003988 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80018d8:	4630      	mov	r0, r6
 80018da:	4621      	mov	r1, r4
 80018dc:	462a      	mov	r2, r5
 80018de:	f002 f985 	bl	8003bec <HAL_GPIO_WritePin>
 
}
 80018e2:	b007      	add	sp, #28
 80018e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40020c00 	.word	0x40020c00
 80018f0:	40021000 	.word	0x40021000

080018f4 <HAL_MspInit>:
  * @brief  Initializes the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 80018f4:	4770      	bx	lr

080018f6 <_close>:
    }
}

int _close(int file) {
    return -1;
}
 80018f6:	f04f 30ff 	mov.w	r0, #4294967295
 80018fa:	4770      	bx	lr

080018fc <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
    st->st_mode = S_IFCHR;
 80018fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001900:	604b      	str	r3, [r1, #4]
    return 0;
}
 8001902:	2000      	movs	r0, #0
 8001904:	4770      	bx	lr

08001906 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
    return 1;
}
 8001906:	2001      	movs	r0, #1
 8001908:	4770      	bx	lr
	...

0800190c <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
    switch (file){
 800190c:	2802      	cmp	r0, #2
    case STDERR_FILENO:
    case STDIN_FILENO:
        return 1;
    default:
        //errno = ENOTTY;
        errno = EBADF;
 800190e:	bf81      	itttt	hi
 8001910:	4b03      	ldrhi	r3, [pc, #12]	; (8001920 <_isatty+0x14>)
 8001912:	2209      	movhi	r2, #9
        return 0;
 8001914:	2000      	movhi	r0, #0
    case STDERR_FILENO:
    case STDIN_FILENO:
        return 1;
    default:
        //errno = ENOTTY;
        errno = EBADF;
 8001916:	601a      	strhi	r2, [r3, #0]
int _isatty(int file) {
    switch (file){
    case STDOUT_FILENO:
    case STDERR_FILENO:
    case STDIN_FILENO:
        return 1;
 8001918:	bf98      	it	ls
 800191a:	2001      	movls	r0, #1
    default:
        //errno = ENOTTY;
        errno = EBADF;
        return 0;
    }
}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	200015a4 	.word	0x200015a4

08001924 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
    errno = EINVAL;
 8001924:	4b02      	ldr	r3, [pc, #8]	; (8001930 <_kill+0xc>)
 8001926:	2216      	movs	r2, #22
 8001928:	601a      	str	r2, [r3, #0]
    return (-1);
}
 800192a:	f04f 30ff 	mov.w	r0, #4294967295
 800192e:	4770      	bx	lr
 8001930:	200015a4 	.word	0x200015a4

08001934 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
    return 0;
}
 8001934:	2000      	movs	r0, #0
 8001936:	4770      	bx	lr

08001938 <_read>:
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */


int _read(int file, char *ptr, int len) {
 8001938:	b570      	push	{r4, r5, r6, lr}
 800193a:	460e      	mov	r6, r1
 800193c:	4614      	mov	r4, r2
    int n;
    int num = 0;
    switch (file) {
 800193e:	b940      	cbnz	r0, 8001952 <_read+0x1a>
 8001940:	460d      	mov	r5, r1
 8001942:	1bab      	subs	r3, r5, r6
    case STDIN_FILENO:
        for (n = 0; n < len; n++) {
 8001944:	42a3      	cmp	r3, r4
 8001946:	da0a      	bge.n	800195e <_read+0x26>
            *ptr++ = __io_getchar();
 8001948:	f7ff fee3 	bl	8001712 <__io_getchar>
 800194c:	f805 0b01 	strb.w	r0, [r5], #1
 8001950:	e7f7      	b.n	8001942 <_read+0xa>
            num++;
        }
        break;
    default:
        errno = EBADF;
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <_read+0x2c>)
 8001954:	2209      	movs	r2, #9
 8001956:	601a      	str	r2, [r3, #0]
        return -1;
 8001958:	f04f 30ff 	mov.w	r0, #4294967295
 800195c:	bd70      	pop	{r4, r5, r6, pc}
 800195e:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
    }
    return num;
}
 8001962:	bd70      	pop	{r4, r5, r6, pc}
 8001964:	200015a4 	.word	0x200015a4

08001968 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
    int n;
    switch (file) {
 8001968:	3801      	subs	r0, #1
 800196a:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 800196c:	b570      	push	{r4, r5, r6, lr}
 800196e:	460e      	mov	r6, r1
 8001970:	4614      	mov	r4, r2
    int n;
    switch (file) {
 8001972:	d80a      	bhi.n	800198a <_write+0x22>
 8001974:	460d      	mov	r5, r1
 8001976:	1bab      	subs	r3, r5, r6
    case STDOUT_FILENO: /*stdout*/
    case STDERR_FILENO: /* stderr */
        for (n = 0; n < len; n++) {
 8001978:	42a3      	cmp	r3, r4
 800197a:	da04      	bge.n	8001986 <_write+0x1e>
					__io_putchar(*ptr++);
 800197c:	f815 0b01 	ldrb.w	r0, [r5], #1
 8001980:	f7ff fec0 	bl	8001704 <__io_putchar>
 8001984:	e7f7      	b.n	8001976 <_write+0xe>
 8001986:	4620      	mov	r0, r4
 8001988:	bd70      	pop	{r4, r5, r6, pc}
        }
        break;
    default:
        errno = EBADF;
 800198a:	4b03      	ldr	r3, [pc, #12]	; (8001998 <_write+0x30>)
 800198c:	2209      	movs	r2, #9
 800198e:	601a      	str	r2, [r3, #0]
        return -1;
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
    }
    return len;
}
 8001994:	bd70      	pop	{r4, r5, r6, pc}
 8001996:	bf00      	nop
 8001998:	200015a4 	.word	0x200015a4

0800199c <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 800199c:	b508      	push	{r3, lr}
    _write(1, "exit", 4);
 800199e:	2001      	movs	r0, #1
 80019a0:	4902      	ldr	r1, [pc, #8]	; (80019ac <_exit+0x10>)
 80019a2:	2204      	movs	r2, #4
 80019a4:	f7ff ffe0 	bl	8001968 <_write>
    while (1) {
        ;
    }
 80019a8:	e7fe      	b.n	80019a8 <_exit+0xc>
 80019aa:	bf00      	nop
 80019ac:	08009031 	.word	0x08009031

080019b0 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 80019b0:	b508      	push	{r3, lr}

    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <_sbrk+0x38>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	b90a      	cbnz	r2, 80019bc <_sbrk+0xc>
        heap_end = &_ebss;
 80019b8:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <_sbrk+0x3c>)
 80019ba:	601a      	str	r2, [r3, #0]
    }
    prev_heap_end = heap_end;
 80019bc:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 80019be:	f3ef 8208 	mrs	r2, MSP

char * stack = (char*) __get_MSP();

     if (heap_end + incr >  stack)
 80019c2:	4418      	add	r0, r3
 80019c4:	4290      	cmp	r0, r2
 80019c6:	d90a      	bls.n	80019de <_sbrk+0x2e>
     {
         _write (STDERR_FILENO, "Heap and stack collision\n", 25);
 80019c8:	4909      	ldr	r1, [pc, #36]	; (80019f0 <_sbrk+0x40>)
 80019ca:	2219      	movs	r2, #25
 80019cc:	2002      	movs	r0, #2
 80019ce:	f7ff ffcb 	bl	8001968 <_write>
         errno = ENOMEM;
 80019d2:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <_sbrk+0x44>)
 80019d4:	220c      	movs	r2, #12
 80019d6:	601a      	str	r2, [r3, #0]
         return  (caddr_t) -1;
 80019d8:	f04f 30ff 	mov.w	r0, #4294967295
 80019dc:	bd08      	pop	{r3, pc}
         //abort ();
     }

    heap_end += incr;
 80019de:	4a02      	ldr	r2, [pc, #8]	; (80019e8 <_sbrk+0x38>)
 80019e0:	6010      	str	r0, [r2, #0]
    return (caddr_t) prev_heap_end;
 80019e2:	4618      	mov	r0, r3

}
 80019e4:	bd08      	pop	{r3, pc}
 80019e6:	bf00      	nop
 80019e8:	200012e4 	.word	0x200012e4
 80019ec:	200015a8 	.word	0x200015a8
 80019f0:	08009036 	.word	0x08009036
 80019f4:	200015a4 	.word	0x200015a4

080019f8 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <xMBPortEventInit+0xc>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
    return TRUE;
}
 80019fe:	2001      	movs	r0, #1
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	200012e8 	.word	0x200012e8

08001a08 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
 8001a08:	4a03      	ldr	r2, [pc, #12]	; (8001a18 <xMBPortEventPost+0x10>)
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	7013      	strb	r3, [r2, #0]
    eQueuedEvent = eEvent;
 8001a0e:	4a03      	ldr	r2, [pc, #12]	; (8001a1c <xMBPortEventPost+0x14>)
 8001a10:	7010      	strb	r0, [r2, #0]
    return TRUE;
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	200012e8 	.word	0x200012e8
 8001a1c:	200012e9 	.word	0x200012e9

08001a20 <xMBPortEventGet>:
BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
 8001a20:	4a05      	ldr	r2, [pc, #20]	; (8001a38 <xMBPortEventGet+0x18>)
 8001a22:	7813      	ldrb	r3, [r2, #0]
 8001a24:	b133      	cbz	r3, 8001a34 <xMBPortEventGet+0x14>
    {
        *eEvent = eQueuedEvent;
 8001a26:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <xMBPortEventGet+0x1c>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	7003      	strb	r3, [r0, #0]
        xEventInQueue = FALSE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	7013      	strb	r3, [r2, #0]
        xEventHappened = TRUE;
 8001a30:	2001      	movs	r0, #1
 8001a32:	4770      	bx	lr
}

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    BOOL            xEventHappened = FALSE;
 8001a34:	4618      	mov	r0, r3
        *eEvent = eQueuedEvent;
        xEventInQueue = FALSE;
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
 8001a36:	4770      	bx	lr
 8001a38:	200012e8 	.word	0x200012e8
 8001a3c:	200012e9 	.word	0x200012e9

08001a40 <vMBPortSerialEnable>:
__IO ITStatus UartReady_Transmit = RESET;
__IO ITStatus UartReady_Receive = RESET;

/* ----------------------- Start implementation -----------------------------*/
void vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 8001a40:	b570      	push	{r4, r5, r6, lr}
 8001a42:	4c0f      	ldr	r4, [pc, #60]	; (8001a80 <vMBPortSerialEnable+0x40>)
    if( xRxEnable )
    {
		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_RXNE);
 8001a44:	6822      	ldr	r2, [r4, #0]
__IO ITStatus UartReady_Transmit = RESET;
__IO ITStatus UartReady_Receive = RESET;

/* ----------------------- Start implementation -----------------------------*/
void vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 8001a46:	460d      	mov	r5, r1
    if( xRxEnable )
    {
		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_RXNE);
 8001a48:	68d3      	ldr	r3, [r2, #12]
__IO ITStatus UartReady_Receive = RESET;

/* ----------------------- Start implementation -----------------------------*/
void vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
    if( xRxEnable )
 8001a4a:	b130      	cbz	r0, 8001a5a <vMBPortSerialEnable+0x1a>
    {
		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_RXNE);
 8001a4c:	f043 0320 	orr.w	r3, r3, #32
 8001a50:	60d3      	str	r3, [r2, #12]
		printf("Receive enabled\n");
 8001a52:	480c      	ldr	r0, [pc, #48]	; (8001a84 <vMBPortSerialEnable+0x44>)
 8001a54:	f002 f9a2 	bl	8003d9c <puts>
 8001a58:	e002      	b.n	8001a60 <vMBPortSerialEnable+0x20>
    }
    else
    {
		/* Disable the UART Data Register not empty Interrupt */
		__HAL_UART_DISABLE_IT(&UartHandle, UART_IT_RXNE);
 8001a5a:	f023 0320 	bic.w	r3, r3, #32
 8001a5e:	60d3      	str	r3, [r2, #12]
    }
    if( xTxEnable )
    {
		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_TXE);
 8001a60:	6822      	ldr	r2, [r4, #0]
 8001a62:	68d3      	ldr	r3, [r2, #12]
    else
    {
		/* Disable the UART Data Register not empty Interrupt */
		__HAL_UART_DISABLE_IT(&UartHandle, UART_IT_RXNE);
    }
    if( xTxEnable )
 8001a64:	b13d      	cbz	r5, 8001a76 <vMBPortSerialEnable+0x36>
    {
		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_TXE);
 8001a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a6a:	60d3      	str	r3, [r2, #12]
 * xMBPortSerialPutByte( ) to send the character.
 */
static void
prvvUARTTxReadyISR( void )
{
    pxMBFrameCBTransmitterEmpty();
 8001a6c:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <vMBPortSerialEnable+0x48>)
    else
    {
		/* Disable the UART Transmit data register empty Interrupt */
		__HAL_UART_DISABLE_IT(&UartHandle, UART_IT_TXE);
    }
}
 8001a6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 * xMBPortSerialPutByte( ) to send the character.
 */
static void
prvvUARTTxReadyISR( void )
{
    pxMBFrameCBTransmitterEmpty();
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4718      	bx	r3
        prvvUARTTxReadyISR();
    }
    else
    {
		/* Disable the UART Transmit data register empty Interrupt */
		__HAL_UART_DISABLE_IT(&UartHandle, UART_IT_TXE);
 8001a76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a7a:	60d3      	str	r3, [r2, #12]
 8001a7c:	bd70      	pop	{r4, r5, r6, pc}
 8001a7e:	bf00      	nop
 8001a80:	20001378 	.word	0x20001378
 8001a84:	08009050 	.word	0x08009050
 8001a88:	20001490 	.word	0x20001490

08001a8c <xMBPortSerialInit>:
	
	//Uart_Error = HAL_UART_GetError(&UartHandle);
	//printf("Uart_Error: %d\n", Uart_Error);

    return bInitialized;
}
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	4770      	bx	lr

08001a90 <xMBPortSerialPutByte>:
{
	UART_HandleTypeDef *huart;
	
	huart = &UartHandle;
	
	huart->Instance->DR = (uint8_t)ucByte;
 8001a90:	4b02      	ldr	r3, [pc, #8]	; (8001a9c <xMBPortSerialPutByte+0xc>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6058      	str	r0, [r3, #4]
    return TRUE;
}
 8001a96:	2001      	movs	r0, #1
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	20001378 	.word	0x20001378

08001aa0 <xMBPortSerialGetByte>:
{
	UART_HandleTypeDef *huart;
	
	huart = &UartHandle;
	
	*pucByte = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001aa0:	4b02      	ldr	r3, [pc, #8]	; (8001aac <xMBPortSerialGetByte+0xc>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	7003      	strb	r3, [r0, #0]
	
    return TRUE;
}
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	4770      	bx	lr
 8001aac:	20001378 	.word	0x20001378

08001ab0 <HAL_UART_ErrorCallback>:
  * @param  UartHandle: UART handle
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle){
 8001ab0:	b510      	push	{r4, lr}
 8001ab2:	4604      	mov	r4, r0
  /* Transfer error in reception/transmission process */
	printf("USART bus Error\n"); 
 8001ab4:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <HAL_UART_ErrorCallback+0x18>)
 8001ab6:	f002 f971 	bl	8003d9c <puts>
	printf("Uart Error Code: %d\n", UartHandle->ErrorCode);
 8001aba:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001abc:	4803      	ldr	r0, [pc, #12]	; (8001acc <HAL_UART_ErrorCallback+0x1c>)
}
 8001abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle){
  /* Transfer error in reception/transmission process */
	printf("USART bus Error\n"); 
	printf("Uart Error Code: %d\n", UartHandle->ErrorCode);
 8001ac2:	f002 b929 	b.w	8003d18 <printf>
 8001ac6:	bf00      	nop
 8001ac8:	0800907b 	.word	0x0800907b
 8001acc:	0800908b 	.word	0x0800908b

08001ad0 <USART1_IRQHandler>:
  * @brief  This function handles USARTx interrupt request.
  * @param  None
  * @retval None
  */
void USARTx_IRQHandler(void)
{
 8001ad0:	b530      	push	{r4, r5, lr}
	UART_HandleTypeDef *huart;
	//printf("IRQ event\n");
	//HAL_UART_IRQHandler(&UartHandle);
	huart = &UartHandle;
	
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8001ad2:	4c2f      	ldr	r4, [pc, #188]	; (8001b90 <USART1_IRQHandler+0xc0>)
 8001ad4:	6823      	ldr	r3, [r4, #0]
 8001ad6:	6819      	ldr	r1, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 8001ad8:	68da      	ldr	r2, [r3, #12]
	/* UART parity error interrupt occurred ------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001ada:	07cd      	lsls	r5, r1, #31
  * @brief  This function handles USARTx interrupt request.
  * @param  None
  * @retval None
  */
void USARTx_IRQHandler(void)
{
 8001adc:	b085      	sub	sp, #20
	huart = &UartHandle;
	
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
	/* UART parity error interrupt occurred ------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001ade:	d50a      	bpl.n	8001af6 <USART1_IRQHandler+0x26>
 8001ae0:	05d0      	lsls	r0, r2, #23
 8001ae2:	d508      	bpl.n	8001af6 <USART1_IRQHandler+0x26>
	{
		__HAL_UART_CLEAR_PEFLAG(huart);
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	9200      	str	r2, [sp, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	9200      	str	r2, [sp, #0]
 8001aec:	9a00      	ldr	r2, [sp, #0]
		
		huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001aee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001af0:	f042 0201 	orr.w	r2, r2, #1
 8001af4:	63e2      	str	r2, [r4, #60]	; 0x3c
	}
	
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8001af6:	6819      	ldr	r1, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8001af8:	695a      	ldr	r2, [r3, #20]
	/* UART frame error interrupt occurred -------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001afa:	0789      	lsls	r1, r1, #30
 8001afc:	d50a      	bpl.n	8001b14 <USART1_IRQHandler+0x44>
 8001afe:	07d2      	lsls	r2, r2, #31
 8001b00:	d508      	bpl.n	8001b14 <USART1_IRQHandler+0x44>
	{
		__HAL_UART_CLEAR_FEFLAG(huart);
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	9201      	str	r2, [sp, #4]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	9201      	str	r2, [sp, #4]
 8001b0a:	9a01      	ldr	r2, [sp, #4]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b0c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b0e:	f042 0204 	orr.w	r2, r2, #4
 8001b12:	63e2      	str	r2, [r4, #60]	; 0x3c
	}
	
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8001b14:	6819      	ldr	r1, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8001b16:	695a      	ldr	r2, [r3, #20]
	/* UART noise error interrupt occurred -------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001b18:	074d      	lsls	r5, r1, #29
 8001b1a:	d50a      	bpl.n	8001b32 <USART1_IRQHandler+0x62>
 8001b1c:	07d0      	lsls	r0, r2, #31
 8001b1e:	d508      	bpl.n	8001b32 <USART1_IRQHandler+0x62>
	{ 
		__HAL_UART_CLEAR_NEFLAG(huart);
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	9202      	str	r2, [sp, #8]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	9202      	str	r2, [sp, #8]
 8001b28:	9a02      	ldr	r2, [sp, #8]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b2a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b2c:	f042 0202 	orr.w	r2, r2, #2
 8001b30:	63e2      	str	r2, [r4, #60]	; 0x3c
	}
  
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8001b32:	6819      	ldr	r1, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8001b34:	695a      	ldr	r2, [r3, #20]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001b36:	0709      	lsls	r1, r1, #28
 8001b38:	d50a      	bpl.n	8001b50 <USART1_IRQHandler+0x80>
 8001b3a:	07d5      	lsls	r5, r2, #31
 8001b3c:	d508      	bpl.n	8001b50 <USART1_IRQHandler+0x80>
	{ 
		__HAL_UART_CLEAR_OREFLAG(huart);
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	9203      	str	r2, [sp, #12]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	9203      	str	r2, [sp, #12]
 8001b46:	9a03      	ldr	r2, [sp, #12]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001b48:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b4a:	f042 0208 	orr.w	r2, r2, #8
 8001b4e:	63e2      	str	r2, [r4, #60]	; 0x3c
	}
	
	tmp1 = __HAL_UART_GET_FLAG(&UartHandle, UART_FLAG_RXNE);
 8001b50:	681a      	ldr	r2, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(&UartHandle, UART_IT_RXNE);
 8001b52:	68db      	ldr	r3, [r3, #12]
	//printf("Flag_RxNE : %s\n", tmp1 ? "SET" : "RESET");
	//printf("IT_RxNE : %s\n", tmp2 ? "SET" : "RESET");
	/* UART in mode Receiver ---------------------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001b54:	0690      	lsls	r0, r2, #26
 8001b56:	d504      	bpl.n	8001b62 <USART1_IRQHandler+0x92>
 8001b58:	0699      	lsls	r1, r3, #26
 8001b5a:	d502      	bpl.n	8001b62 <USART1_IRQHandler+0x92>
	{
		//vRxBuffer_Usart[index] = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
		//printf("aRxBuffer[%d]: %d\n", index, vRxBuffer_Usart[index]);
		
		//prvvUARTRxISR();
		pxMBFrameCBByteReceived();
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <USART1_IRQHandler+0xc4>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4798      	blx	r3
	}
	
	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8001b66:	68db      	ldr	r3, [r3, #12]
	/* UART in mode Transmitter ------------------------------------------------*/
	if((tmp1 != RESET) && (tmp2 != RESET))
 8001b68:	0612      	lsls	r2, r2, #24
 8001b6a:	d504      	bpl.n	8001b76 <USART1_IRQHandler+0xa6>
 8001b6c:	061b      	lsls	r3, r3, #24
 8001b6e:	d502      	bpl.n	8001b76 <USART1_IRQHandler+0xa6>
	{
		pxMBFrameCBTransmitterEmpty();
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <USART1_IRQHandler+0xc8>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4798      	blx	r3
	}
	
	if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001b76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b78:	4d05      	ldr	r5, [pc, #20]	; (8001b90 <USART1_IRQHandler+0xc0>)
 8001b7a:	b133      	cbz	r3, 8001b8a <USART1_IRQHandler+0xba>
	{
		HAL_UART_ErrorCallback(huart);
 8001b7c:	4628      	mov	r0, r5
 8001b7e:	f7ff ff97 	bl	8001ab0 <HAL_UART_ErrorCallback>
		printf("Uart_ErrCode: %d\n", huart->ErrorCode);
 8001b82:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8001b84:	4805      	ldr	r0, [pc, #20]	; (8001b9c <USART1_IRQHandler+0xcc>)
 8001b86:	f002 f8c7 	bl	8003d18 <printf>
	}
}
 8001b8a:	b005      	add	sp, #20
 8001b8c:	bd30      	pop	{r4, r5, pc}
 8001b8e:	bf00      	nop
 8001b90:	20001378 	.word	0x20001378
 8001b94:	20001498 	.word	0x20001498
 8001b98:	20001490 	.word	0x20001490
 8001b9c:	080090a0 	.word	0x080090a0

08001ba0 <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    return TRUE;
}
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	4770      	bx	lr

08001ba4 <vMBPortTimersEnable>:


void
vMBPortTimersEnable(  )
{
 8001ba4:	b510      	push	{r4, lr}
	HAL_TIM_Base_Stop_IT(&TimHandle);	// Disable Timer and Reset Counter
 8001ba6:	4c06      	ldr	r4, [pc, #24]	; (8001bc0 <vMBPortTimersEnable+0x1c>)
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f001 fd1b 	bl	80035e4 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&TimHandle, 0);
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	2200      	movs	r2, #0
	
	HAL_TIM_Base_Start_IT(&TimHandle);	// Enable Timer
 8001bb2:	4620      	mov	r0, r4

void
vMBPortTimersEnable(  )
{
	HAL_TIM_Base_Stop_IT(&TimHandle);	// Disable Timer and Reset Counter
	__HAL_TIM_SET_COUNTER(&TimHandle, 0);
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24
	
	HAL_TIM_Base_Start_IT(&TimHandle);	// Enable Timer
}
 8001bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
vMBPortTimersEnable(  )
{
	HAL_TIM_Base_Stop_IT(&TimHandle);	// Disable Timer and Reset Counter
	__HAL_TIM_SET_COUNTER(&TimHandle, 0);
	
	HAL_TIM_Base_Start_IT(&TimHandle);	// Enable Timer
 8001bba:	f001 bcc5 	b.w	8003548 <HAL_TIM_Base_Start_IT>
 8001bbe:	bf00      	nop
 8001bc0:	20001418 	.word	0x20001418

08001bc4 <vMBPortTimersDisable>:
}

void
vMBPortTimersDisable(  )
{
	HAL_TIM_Base_Stop_IT(&TimHandle);		// Disable Timer and Reset Counter
 8001bc4:	4801      	ldr	r0, [pc, #4]	; (8001bcc <vMBPortTimersDisable+0x8>)
 8001bc6:	f001 bd0d 	b.w	80035e4 <HAL_TIM_Base_Stop_IT>
 8001bca:	bf00      	nop
 8001bcc:	20001418 	.word	0x20001418

08001bd0 <TIM5_IRQHandler>:
  * @param  None
  * @retval None
  */
void TIMx_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&TimHandle);
 8001bd0:	4801      	ldr	r0, [pc, #4]	; (8001bd8 <TIM5_IRQHandler+0x8>)
 8001bd2:	f001 bd63 	b.w	800369c <HAL_TIM_IRQHandler>
 8001bd6:	bf00      	nop
 8001bd8:	20001418 	.word	0x20001418

08001bdc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bdc:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8001be0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001be4:	f002 f81a 	bl	8003c1c <HAL_GPIO_TogglePin>
	//counter_val = __HAL_TIM_GET_COUNTER(&TimHandle);
	//printf("Counter at interrupt: %d\n", counter_val);
	pxMBPortCBTimerExpired();
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
}
 8001bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
	//counter_val = __HAL_TIM_GET_COUNTER(&TimHandle);
	//printf("Counter at interrupt: %d\n", counter_val);
	pxMBPortCBTimerExpired();
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4718      	bx	r3
 8001bf2:	bf00      	nop
 8001bf4:	40020800 	.word	0x40020800
 8001bf8:	20001494 	.word	0x20001494

08001bfc <EnterCriticalSection>:
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bfc:	b672      	cpsid	i
 8001bfe:	4770      	bx	lr

08001c00 <ExitCriticalSection>:
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001c00:	b662      	cpsie	i
 8001c02:	4770      	bx	lr

08001c04 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8001c04:	b538      	push	{r3, r4, r5, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8001c06:	1e4c      	subs	r4, r1, #1
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8001c08:	b2e4      	uxtb	r4, r4
 8001c0a:	2cf6      	cmp	r4, #246	; 0xf6
 8001c0c:	d82c      	bhi.n	8001c68 <eMBInit+0x64>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8001c0e:	4c19      	ldr	r4, [pc, #100]	; (8001c74 <eMBInit+0x70>)
 8001c10:	7021      	strb	r1, [r4, #0]

        switch ( eMode )
 8001c12:	2800      	cmp	r0, #0
 8001c14:	d128      	bne.n	8001c68 <eMBInit+0x64>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8001c16:	4c18      	ldr	r4, [pc, #96]	; (8001c78 <eMBInit+0x74>)
 8001c18:	4d18      	ldr	r5, [pc, #96]	; (8001c7c <eMBInit+0x78>)
 8001c1a:	6025      	str	r5, [r4, #0]
            pvMBFrameStopCur = eMBRTUStop;
 8001c1c:	4c18      	ldr	r4, [pc, #96]	; (8001c80 <eMBInit+0x7c>)
 8001c1e:	4d19      	ldr	r5, [pc, #100]	; (8001c84 <eMBInit+0x80>)
 8001c20:	6025      	str	r5, [r4, #0]
            peMBFrameSendCur = eMBRTUSend;
 8001c22:	4c19      	ldr	r4, [pc, #100]	; (8001c88 <eMBInit+0x84>)
 8001c24:	4d19      	ldr	r5, [pc, #100]	; (8001c8c <eMBInit+0x88>)
 8001c26:	6025      	str	r5, [r4, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8001c28:	4c19      	ldr	r4, [pc, #100]	; (8001c90 <eMBInit+0x8c>)
 8001c2a:	4d1a      	ldr	r5, [pc, #104]	; (8001c94 <eMBInit+0x90>)
 8001c2c:	6025      	str	r5, [r4, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8001c2e:	4c1a      	ldr	r4, [pc, #104]	; (8001c98 <eMBInit+0x94>)
 8001c30:	6020      	str	r0, [r4, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8001c32:	481a      	ldr	r0, [pc, #104]	; (8001c9c <eMBInit+0x98>)
 8001c34:	4c1a      	ldr	r4, [pc, #104]	; (8001ca0 <eMBInit+0x9c>)
 8001c36:	6004      	str	r4, [r0, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8001c38:	481a      	ldr	r0, [pc, #104]	; (8001ca4 <eMBInit+0xa0>)
 8001c3a:	4c1b      	ldr	r4, [pc, #108]	; (8001ca8 <eMBInit+0xa4>)
 8001c3c:	6004      	str	r4, [r0, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8001c3e:	481b      	ldr	r0, [pc, #108]	; (8001cac <eMBInit+0xa8>)
 8001c40:	4c1b      	ldr	r4, [pc, #108]	; (8001cb0 <eMBInit+0xac>)
 8001c42:	6004      	str	r4, [r0, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8001c44:	4608      	mov	r0, r1
 8001c46:	4611      	mov	r1, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8001c4e:	f000 f8bf 	bl	8001dd0 <eMBRTUInit>
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
 8001c52:	4604      	mov	r4, r0
 8001c54:	b958      	cbnz	r0, 8001c6e <eMBInit+0x6a>
        {
            if( !xMBPortEventInit(  ) )
 8001c56:	f7ff fecf 	bl	80019f8 <xMBPortEventInit>
 8001c5a:	b138      	cbz	r0, 8001c6c <eMBInit+0x68>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
 8001c5c:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <eMBInit+0xb0>)
 8001c5e:	701c      	strb	r4, [r3, #0]
                eMBState = STATE_DISABLED;
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <eMBInit+0xb4>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]
 8001c66:	e002      	b.n	8001c6e <eMBInit+0x6a>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8001c68:	2402      	movs	r4, #2
 8001c6a:	e000      	b.n	8001c6e <eMBInit+0x6a>
        if( eStatus == MB_ENOERR )
        {
            if( !xMBPortEventInit(  ) )
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8001c6c:	2403      	movs	r4, #3
                eMBState = STATE_DISABLED;
            }
        }
    }
    return eStatus;
}
 8001c6e:	4620      	mov	r0, r4
 8001c70:	bd38      	pop	{r3, r4, r5, pc}
 8001c72:	bf00      	nop
 8001c74:	20001308 	.word	0x20001308
 8001c78:	200012f8 	.word	0x200012f8
 8001c7c:	08001e1d 	.word	0x08001e1d
 8001c80:	200012ec 	.word	0x200012ec
 8001c84:	08001e41 	.word	0x08001e41
 8001c88:	200012fc 	.word	0x200012fc
 8001c8c:	08001ed1 	.word	0x08001ed1
 8001c90:	200012f4 	.word	0x200012f4
 8001c94:	08001e5d 	.word	0x08001e5d
 8001c98:	2000130c 	.word	0x2000130c
 8001c9c:	20001498 	.word	0x20001498
 8001ca0:	08001f59 	.word	0x08001f59
 8001ca4:	20001490 	.word	0x20001490
 8001ca8:	08001fed 	.word	0x08001fed
 8001cac:	20001494 	.word	0x20001494
 8001cb0:	08002079 	.word	0x08002079
 8001cb4:	20001300 	.word	0x20001300
 8001cb8:	20000084 	.word	0x20000084

08001cbc <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8001cbc:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 8001cbe:	4c06      	ldr	r4, [pc, #24]	; (8001cd8 <eMBEnable+0x1c>)
 8001cc0:	7823      	ldrb	r3, [r4, #0]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d105      	bne.n	8001cd2 <eMBEnable+0x16>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8001cc6:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <eMBEnable+0x20>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8001ccc:	2000      	movs	r0, #0
 8001cce:	7020      	strb	r0, [r4, #0]
 8001cd0:	bd10      	pop	{r4, pc}
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8001cd2:	2006      	movs	r0, #6
    }
    return eStatus;
}
 8001cd4:	bd10      	pop	{r4, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000084 	.word	0x20000084
 8001cdc:	200012f8 	.word	0x200012f8

08001ce0 <eMBPoll>:
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8001ce0:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <eMBPoll+0xc8>)
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 8001ce2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8001ce6:	781c      	ldrb	r4, [r3, #0]
 8001ce8:	2c00      	cmp	r4, #0
 8001cea:	d156      	bne.n	8001d9a <eMBPoll+0xba>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8001cec:	f10d 0007 	add.w	r0, sp, #7
 8001cf0:	f7ff fe96 	bl	8001a20 <xMBPortEventGet>
 8001cf4:	2801      	cmp	r0, #1
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	d14d      	bne.n	8001d96 <eMBPoll+0xb6>
    {
        switch ( eEvent )
 8001cfa:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001cfe:	2a01      	cmp	r2, #1
 8001d00:	d00c      	beq.n	8001d1c <eMBPoll+0x3c>
 8001d02:	2a02      	cmp	r2, #2
 8001d04:	d14b      	bne.n	8001d9e <eMBPoll+0xbe>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8001d06:	4e29      	ldr	r6, [pc, #164]	; (8001dac <eMBPoll+0xcc>)
 8001d08:	4a29      	ldr	r2, [pc, #164]	; (8001db0 <eMBPoll+0xd0>)
 8001d0a:	6830      	ldr	r0, [r6, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8001d0c:	4d29      	ldr	r5, [pc, #164]	; (8001db4 <eMBPoll+0xd4>)
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8001d0e:	7801      	ldrb	r1, [r0, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8001d10:	702b      	strb	r3, [r5, #0]
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8001d12:	7011      	strb	r1, [r2, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8001d14:	4623      	mov	r3, r4
 8001d16:	4690      	mov	r8, r2
 8001d18:	4634      	mov	r4, r6
 8001d1a:	e016      	b.n	8001d4a <eMBPoll+0x6a>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8001d1c:	4c26      	ldr	r4, [pc, #152]	; (8001db8 <eMBPoll+0xd8>)
 8001d1e:	4b27      	ldr	r3, [pc, #156]	; (8001dbc <eMBPoll+0xdc>)
 8001d20:	4922      	ldr	r1, [pc, #136]	; (8001dac <eMBPoll+0xcc>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a26      	ldr	r2, [pc, #152]	; (8001dc0 <eMBPoll+0xe0>)
 8001d26:	4620      	mov	r0, r4
 8001d28:	4798      	blx	r3
            if( eStatus == MB_ENOERR )
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d133      	bne.n	8001d96 <eMBPoll+0xb6>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8001d2e:	4a25      	ldr	r2, [pc, #148]	; (8001dc4 <eMBPoll+0xe4>)
 8001d30:	7823      	ldrb	r3, [r4, #0]
 8001d32:	7812      	ldrb	r2, [r2, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d001      	beq.n	8001d3c <eMBPoll+0x5c>
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d12c      	bne.n	8001d96 <eMBPoll+0xb6>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f7ff fe63 	bl	8001a08 <xMBPortEventPost>
 8001d42:	e028      	b.n	8001d96 <eMBPoll+0xb6>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8001d44:	3301      	adds	r3, #1
 8001d46:	2b10      	cmp	r3, #16
 8001d48:	d00b      	beq.n	8001d62 <eMBPoll+0x82>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8001d4a:	4e1f      	ldr	r6, [pc, #124]	; (8001dc8 <eMBPoll+0xe8>)
 8001d4c:	f816 7033 	ldrb.w	r7, [r6, r3, lsl #3]
 8001d50:	00da      	lsls	r2, r3, #3
 8001d52:	b137      	cbz	r7, 8001d62 <eMBPoll+0x82>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8001d54:	428f      	cmp	r7, r1
 8001d56:	d1f5      	bne.n	8001d44 <eMBPoll+0x64>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8001d58:	18b3      	adds	r3, r6, r2
 8001d5a:	4919      	ldr	r1, [pc, #100]	; (8001dc0 <eMBPoll+0xe0>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4798      	blx	r3
 8001d60:	7028      	strb	r0, [r5, #0]
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <eMBPoll+0xd8>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b1b3      	cbz	r3, 8001d96 <eMBPoll+0xb6>
            {
                if( eException != MB_EX_NONE )
 8001d68:	782a      	ldrb	r2, [r5, #0]
 8001d6a:	4d15      	ldr	r5, [pc, #84]	; (8001dc0 <eMBPoll+0xe0>)
 8001d6c:	b162      	cbz	r2, 8001d88 <eMBPoll+0xa8>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8001d6e:	2301      	movs	r3, #1
 8001d70:	802b      	strh	r3, [r5, #0]
 8001d72:	f898 3000 	ldrb.w	r3, [r8]
 8001d76:	6821      	ldr	r1, [r4, #0]
 8001d78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d7c:	700b      	strb	r3, [r1, #0]
                    ucMBFrame[usLength++] = eException;
 8001d7e:	882b      	ldrh	r3, [r5, #0]
 8001d80:	6821      	ldr	r1, [r4, #0]
 8001d82:	1c58      	adds	r0, r3, #1
 8001d84:	8028      	strh	r0, [r5, #0]
 8001d86:	54ca      	strb	r2, [r1, r3]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8001d88:	4a0e      	ldr	r2, [pc, #56]	; (8001dc4 <eMBPoll+0xe4>)
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <eMBPoll+0xec>)
 8001d8c:	7810      	ldrb	r0, [r2, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6821      	ldr	r1, [r4, #0]
 8001d92:	882a      	ldrh	r2, [r5, #0]
 8001d94:	4798      	blx	r3

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8001d96:	2000      	movs	r0, #0
 8001d98:	e002      	b.n	8001da0 <eMBPoll+0xc0>
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    {
        return MB_EILLSTATE;
 8001d9a:	2006      	movs	r0, #6
 8001d9c:	e000      	b.n	8001da0 <eMBPoll+0xc0>

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8001d9e:	4620      	mov	r0, r4
}
 8001da0:	b002      	add	sp, #8
 8001da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001da6:	bf00      	nop
 8001da8:	20000084 	.word	0x20000084
 8001dac:	20001304 	.word	0x20001304
 8001db0:	20001310 	.word	0x20001310
 8001db4:	20001302 	.word	0x20001302
 8001db8:	20001301 	.word	0x20001301
 8001dbc:	200012f4 	.word	0x200012f4
 8001dc0:	200012f0 	.word	0x200012f0
 8001dc4:	20001308 	.word	0x20001308
 8001dc8:	20000004 	.word	0x20000004
 8001dcc:	200012fc 	.word	0x200012fc

08001dd0 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8001dd0:	b570      	push	{r4, r5, r6, lr}
 8001dd2:	460e      	mov	r6, r1
 8001dd4:	4614      	mov	r4, r2
 8001dd6:	461d      	mov	r5, r3
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 8001dd8:	f7ff ff10 	bl	8001bfc <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8001ddc:	4630      	mov	r0, r6
 8001dde:	4621      	mov	r1, r4
 8001de0:	2208      	movs	r2, #8
 8001de2:	462b      	mov	r3, r5
 8001de4:	f7ff fe52 	bl	8001a8c <xMBPortSerialInit>
 8001de8:	2801      	cmp	r0, #1
 8001dea:	d10f      	bne.n	8001e0c <eMBRTUInit+0x3c>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 8001dec:	f5b4 4f96 	cmp.w	r4, #19200	; 0x4b00
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8001df0:	bf97      	itett	ls
 8001df2:	4809      	ldrls	r0, [pc, #36]	; (8001e18 <eMBRTUInit+0x48>)
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
        {
            usTimerT35_50us = 35;       /* 1800us. */
 8001df4:	2023      	movhi	r0, #35	; 0x23
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8001df6:	0064      	lslls	r4, r4, #1
 8001df8:	fbb0 f0f4 	udivls	r0, r0, r4
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8001dfc:	b280      	uxth	r0, r0
 8001dfe:	f7ff fecf 	bl	8001ba0 <xMBPortTimersInit>
 8001e02:	2801      	cmp	r0, #1
        {
            eStatus = MB_EPORTERR;
 8001e04:	bf0c      	ite	eq
 8001e06:	2400      	moveq	r4, #0
 8001e08:	2403      	movne	r4, #3
 8001e0a:	e000      	b.n	8001e0e <eMBRTUInit+0x3e>
    ENTER_CRITICAL_SECTION(  );

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
    {
        eStatus = MB_EPORTERR;
 8001e0c:	2403      	movs	r4, #3
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8001e0e:	f7ff fef7 	bl	8001c00 <ExitCriticalSection>

    return eStatus;
}
 8001e12:	4620      	mov	r0, r4
 8001e14:	bd70      	pop	{r4, r5, r6, pc}
 8001e16:	bf00      	nop
 8001e18:	00177fa0 	.word	0x00177fa0

08001e1c <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8001e1c:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8001e1e:	f7ff feed 	bl	8001bfc <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8001e22:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <eMBRTUStart+0x20>)
 8001e24:	2100      	movs	r1, #0
    vMBPortSerialEnable( TRUE, FALSE );
 8001e26:	2001      	movs	r0, #1
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8001e28:	7019      	strb	r1, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8001e2a:	f7ff fe09 	bl	8001a40 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8001e2e:	f7ff feb9 	bl	8001ba4 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
}
 8001e32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     */
    eRcvState = STATE_RX_INIT;
    vMBPortSerialEnable( TRUE, FALSE );
    vMBPortTimersEnable(  );

    EXIT_CRITICAL_SECTION(  );
 8001e36:	f7ff bee3 	b.w	8001c00 <ExitCriticalSection>
 8001e3a:	bf00      	nop
 8001e3c:	2000131d 	.word	0x2000131d

08001e40 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
 8001e40:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8001e42:	f7ff fedb 	bl	8001bfc <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 8001e46:	2000      	movs	r0, #0
 8001e48:	4601      	mov	r1, r0
 8001e4a:	f7ff fdf9 	bl	8001a40 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 8001e4e:	f7ff feb9 	bl	8001bc4 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
}
 8001e52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    vMBPortSerialEnable( FALSE, FALSE );
    vMBPortTimersDisable(  );
    EXIT_CRITICAL_SECTION(  );
 8001e56:	f7ff bed3 	b.w	8001c00 <ExitCriticalSection>
	...

08001e5c <eMBRTUReceive>:
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8001e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8001e60:	4d16      	ldr	r5, [pc, #88]	; (8001ebc <eMBRTUReceive+0x60>)
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8001e62:	4680      	mov	r8, r0
 8001e64:	460e      	mov	r6, r1
 8001e66:	4617      	mov	r7, r2
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 8001e68:	f7ff fec8 	bl	8001bfc <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8001e6c:	882b      	ldrh	r3, [r5, #0]
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	2bff      	cmp	r3, #255	; 0xff
 8001e72:	d905      	bls.n	8001e80 <eMBRTUReceive+0x24>
 8001e74:	4812      	ldr	r0, [pc, #72]	; (8001ec0 <eMBRTUReceive+0x64>)
 8001e76:	4a13      	ldr	r2, [pc, #76]	; (8001ec4 <eMBRTUReceive+0x68>)
 8001e78:	4b13      	ldr	r3, [pc, #76]	; (8001ec8 <eMBRTUReceive+0x6c>)
 8001e7a:	219d      	movs	r1, #157	; 0x9d
 8001e7c:	f001 ff1a 	bl	8003cb4 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8001e80:	882b      	ldrh	r3, [r5, #0]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	d801      	bhi.n	8001e8c <eMBRTUReceive+0x30>
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
        xFrameReceived = TRUE;
    }
    else
    {
        eStatus = MB_EIO;
 8001e88:	2405      	movs	r4, #5
 8001e8a:	e011      	b.n	8001eb0 <eMBRTUReceive+0x54>
    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 8001e8c:	8829      	ldrh	r1, [r5, #0]
 8001e8e:	4c0f      	ldr	r4, [pc, #60]	; (8001ecc <eMBRTUReceive+0x70>)
 8001e90:	b289      	uxth	r1, r1
 8001e92:	4620      	mov	r0, r4
 8001e94:	f000 f920 	bl	80020d8 <usMBCRC16>
 8001e98:	2800      	cmp	r0, #0
 8001e9a:	d1f5      	bne.n	8001e88 <eMBRTUReceive+0x2c>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8001e9c:	4623      	mov	r3, r4

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;
 8001e9e:	4604      	mov	r4, r0
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8001ea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001ea4:	f888 2000 	strb.w	r2, [r8]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8001ea8:	882a      	ldrh	r2, [r5, #0]
 8001eaa:	3a03      	subs	r2, #3
 8001eac:	803a      	strh	r2, [r7, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8001eae:	6033      	str	r3, [r6, #0]
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
 8001eb0:	f7ff fea6 	bl	8001c00 <ExitCriticalSection>
    return eStatus;
}
 8001eb4:	4620      	mov	r0, r4
 8001eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000131a 	.word	0x2000131a
 8001ec0:	080090b2 	.word	0x080090b2
 8001ec4:	080091a7 	.word	0x080091a7
 8001ec8:	080090d7 	.word	0x080090d7
 8001ecc:	200014a4 	.word	0x200014a4

08001ed0 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8001ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ed4:	4680      	mov	r8, r0
 8001ed6:	460e      	mov	r6, r1
 8001ed8:	4617      	mov	r7, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8001eda:	f7ff fe8f 	bl	8001bfc <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8001ede:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <eMBRTUSend+0x74>)
 8001ee0:	781d      	ldrb	r5, [r3, #0]
 8001ee2:	b2ed      	uxtb	r5, r5
 8001ee4:	2d01      	cmp	r5, #1
 8001ee6:	d127      	bne.n	8001f38 <eMBRTUSend+0x68>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
        usSndBufferCount = 1;
 8001ee8:	4c17      	ldr	r4, [pc, #92]	; (8001f48 <eMBRTUSend+0x78>)
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8001eea:	4b18      	ldr	r3, [pc, #96]	; (8001f4c <eMBRTUSend+0x7c>)
        usSndBufferCount = 1;
 8001eec:	8025      	strh	r5, [r4, #0]
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8001eee:	1e70      	subs	r0, r6, #1
        usSndBufferCount = 1;

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8001ef0:	f806 8c01 	strb.w	r8, [r6, #-1]
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8001ef4:	6018      	str	r0, [r3, #0]
        usSndBufferCount = 1;

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;
 8001ef6:	8823      	ldrh	r3, [r4, #0]
 8001ef8:	fa17 f283 	uxtah	r2, r7, r3
 8001efc:	b292      	uxth	r2, r2
 8001efe:	8022      	strh	r2, [r4, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8001f00:	8821      	ldrh	r1, [r4, #0]
 8001f02:	b289      	uxth	r1, r1
 8001f04:	f000 f8e8 	bl	80020d8 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8001f08:	8823      	ldrh	r3, [r4, #0]
 8001f0a:	4911      	ldr	r1, [pc, #68]	; (8001f50 <eMBRTUSend+0x80>)
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	b292      	uxth	r2, r2
 8001f12:	8022      	strh	r2, [r4, #0]
 8001f14:	b2c2      	uxtb	r2, r0
 8001f16:	54ca      	strb	r2, [r1, r3]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8001f18:	8823      	ldrh	r3, [r4, #0]
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	b292      	uxth	r2, r2
 8001f20:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001f24:	8022      	strh	r2, [r4, #0]
 8001f26:	54c8      	strb	r0, [r1, r3]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 8001f28:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <eMBRTUSend+0x84>)
        vMBPortSerialEnable( FALSE, TRUE );
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	4629      	mov	r1, r5
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 8001f2e:	701d      	strb	r5, [r3, #0]
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
 8001f30:	2400      	movs	r4, #0
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
 8001f32:	f7ff fd85 	bl	8001a40 <vMBPortSerialEnable>
 8001f36:	e000      	b.n	8001f3a <eMBRTUSend+0x6a>
    }
    else
    {
        eStatus = MB_EIO;
 8001f38:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 8001f3a:	f7ff fe61 	bl	8001c00 <ExitCriticalSection>
    return eStatus;
}
 8001f3e:	4620      	mov	r0, r4
 8001f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f44:	2000131d 	.word	0x2000131d
 8001f48:	20001318 	.word	0x20001318
 8001f4c:	20001314 	.word	0x20001314
 8001f50:	200014a4 	.word	0x200014a4
 8001f54:	2000131c 	.word	0x2000131c

08001f58 <xMBRTUReceiveFSM>:
xMBRTUReceiveFSM( void )
{
    BOOL            xTaskNeedSwitch = FALSE;
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <xMBRTUReceiveFSM+0x78>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
 8001f5c:	b507      	push	{r0, r1, r2, lr}
    BOOL            xTaskNeedSwitch = FALSE;
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 8001f5e:	b12b      	cbz	r3, 8001f6c <xMBRTUReceiveFSM+0x14>
 8001f60:	481c      	ldr	r0, [pc, #112]	; (8001fd4 <xMBRTUReceiveFSM+0x7c>)
 8001f62:	4a1d      	ldr	r2, [pc, #116]	; (8001fd8 <xMBRTUReceiveFSM+0x80>)
 8001f64:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <xMBRTUReceiveFSM+0x84>)
 8001f66:	21e7      	movs	r1, #231	; 0xe7
 8001f68:	f001 fea4 	bl	8003cb4 <__assert_func>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8001f6c:	f10d 0007 	add.w	r0, sp, #7
 8001f70:	f7ff fd96 	bl	8001aa0 <xMBPortSerialGetByte>

    switch ( eRcvState )
 8001f74:	4b1a      	ldr	r3, [pc, #104]	; (8001fe0 <xMBRTUReceiveFSM+0x88>)
 8001f76:	781a      	ldrb	r2, [r3, #0]
 8001f78:	2a03      	cmp	r2, #3
 8001f7a:	d824      	bhi.n	8001fc6 <xMBRTUReceiveFSM+0x6e>
 8001f7c:	e8df f002 	tbb	[pc, r2]
 8001f80:	21100221 	.word	0x21100221
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 8001f84:	4917      	ldr	r1, [pc, #92]	; (8001fe4 <xMBRTUReceiveFSM+0x8c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	800a      	strh	r2, [r1, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8001f8a:	880a      	ldrh	r2, [r1, #0]
 8001f8c:	b292      	uxth	r2, r2
 8001f8e:	1c50      	adds	r0, r2, #1
 8001f90:	b280      	uxth	r0, r0
 8001f92:	8008      	strh	r0, [r1, #0]
 8001f94:	4914      	ldr	r1, [pc, #80]	; (8001fe8 <xMBRTUReceiveFSM+0x90>)
 8001f96:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001f9a:	5488      	strb	r0, [r1, r2]
        eRcvState = STATE_RX_RCV;
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	e00f      	b.n	8001fc0 <xMBRTUReceiveFSM+0x68>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8001fa0:	4a10      	ldr	r2, [pc, #64]	; (8001fe4 <xMBRTUReceiveFSM+0x8c>)
 8001fa2:	8811      	ldrh	r1, [r2, #0]
 8001fa4:	b289      	uxth	r1, r1
 8001fa6:	29ff      	cmp	r1, #255	; 0xff
 8001fa8:	d809      	bhi.n	8001fbe <xMBRTUReceiveFSM+0x66>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8001faa:	8813      	ldrh	r3, [r2, #0]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	1c59      	adds	r1, r3, #1
 8001fb0:	b289      	uxth	r1, r1
 8001fb2:	8011      	strh	r1, [r2, #0]
 8001fb4:	4a0c      	ldr	r2, [pc, #48]	; (8001fe8 <xMBRTUReceiveFSM+0x90>)
 8001fb6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001fba:	54d1      	strb	r1, [r2, r3]
 8001fbc:	e001      	b.n	8001fc2 <xMBRTUReceiveFSM+0x6a>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 8001fc2:	f7ff fdef 	bl	8001ba4 <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	b003      	add	sp, #12
 8001fca:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fce:	bf00      	nop
 8001fd0:	2000131c 	.word	0x2000131c
 8001fd4:	080090b2 	.word	0x080090b2
 8001fd8:	080091b5 	.word	0x080091b5
 8001fdc:	080090fc 	.word	0x080090fc
 8001fe0:	2000131d 	.word	0x2000131d
 8001fe4:	2000131a 	.word	0x2000131a
 8001fe8:	200014a4 	.word	0x200014a4

08001fec <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8001fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );
 8001fee:	4b1b      	ldr	r3, [pc, #108]	; (800205c <xMBRTUTransmitFSM+0x70>)
 8001ff0:	7818      	ldrb	r0, [r3, #0]
 8001ff2:	b2c0      	uxtb	r0, r0
 8001ff4:	2801      	cmp	r0, #1
 8001ff6:	d006      	beq.n	8002006 <xMBRTUTransmitFSM+0x1a>
 8001ff8:	4819      	ldr	r0, [pc, #100]	; (8002060 <xMBRTUTransmitFSM+0x74>)
 8001ffa:	4a1a      	ldr	r2, [pc, #104]	; (8002064 <xMBRTUTransmitFSM+0x78>)
 8001ffc:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <xMBRTUTransmitFSM+0x7c>)
 8001ffe:	f44f 7191 	mov.w	r1, #290	; 0x122
 8002002:	f001 fe57 	bl	8003cb4 <__assert_func>

    switch ( eSndState )
 8002006:	4f19      	ldr	r7, [pc, #100]	; (800206c <xMBRTUTransmitFSM+0x80>)
 8002008:	783b      	ldrb	r3, [r7, #0]
 800200a:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 800200e:	b113      	cbz	r3, 8002016 <xMBRTUTransmitFSM+0x2a>
 8002010:	2e01      	cmp	r6, #1
 8002012:	d005      	beq.n	8002020 <xMBRTUTransmitFSM+0x34>
 8002014:	e01f      	b.n	8002056 <xMBRTUTransmitFSM+0x6a>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 8002016:	4631      	mov	r1, r6
 8002018:	f7ff fd12 	bl	8001a40 <vMBPortSerialEnable>
}

BOOL
xMBRTUTransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
 800201c:	4635      	mov	r5, r6
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
        break;
 800201e:	e01b      	b.n	8002058 <xMBRTUTransmitFSM+0x6c>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 8002020:	4d13      	ldr	r5, [pc, #76]	; (8002070 <xMBRTUTransmitFSM+0x84>)
 8002022:	882c      	ldrh	r4, [r5, #0]
 8002024:	b2a4      	uxth	r4, r4
 8002026:	b164      	cbz	r4, 8002042 <xMBRTUTransmitFSM+0x56>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8002028:	4c12      	ldr	r4, [pc, #72]	; (8002074 <xMBRTUTransmitFSM+0x88>)
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	7818      	ldrb	r0, [r3, #0]
 800202e:	f7ff fd2f 	bl	8001a90 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8002032:	6823      	ldr	r3, [r4, #0]
 8002034:	3301      	adds	r3, #1
 8002036:	6023      	str	r3, [r4, #0]
            usSndBufferCount--;
 8002038:	882b      	ldrh	r3, [r5, #0]
 800203a:	3b01      	subs	r3, #1
 800203c:	b29b      	uxth	r3, r3
 800203e:	802b      	strh	r3, [r5, #0]
 8002040:	e009      	b.n	8002056 <xMBRTUTransmitFSM+0x6a>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8002042:	2003      	movs	r0, #3
 8002044:	f7ff fce0 	bl	8001a08 <xMBPortEventPost>
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
 8002048:	4621      	mov	r1, r4
            pucSndBufferCur++;  /* next byte in sendbuffer. */
            usSndBufferCount--;
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800204a:	4605      	mov	r5, r0
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
 800204c:	4630      	mov	r0, r6
 800204e:	f7ff fcf7 	bl	8001a40 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 8002052:	703c      	strb	r4, [r7, #0]
 8002054:	e000      	b.n	8002058 <xMBRTUTransmitFSM+0x6c>
}

BOOL
xMBRTUTransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
 8002056:	2500      	movs	r5, #0
        }
        break;
    }

    return xNeedPoll;
}
 8002058:	4628      	mov	r0, r5
 800205a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800205c:	2000131d 	.word	0x2000131d
 8002060:	080090b2 	.word	0x080090b2
 8002064:	08009195 	.word	0x08009195
 8002068:	08009117 	.word	0x08009117
 800206c:	2000131c 	.word	0x2000131c
 8002070:	20001318 	.word	0x20001318
 8002074:	20001314 	.word	0x20001314

08002078 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 8002078:	b538      	push	{r3, r4, r5, lr}
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
 800207a:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <xMBRTUTimerT35Expired+0x50>)
 800207c:	7818      	ldrb	r0, [r3, #0]
 800207e:	b2c0      	uxtb	r0, r0
 8002080:	2802      	cmp	r0, #2
 8002082:	461d      	mov	r5, r3
 8002084:	d003      	beq.n	800208e <xMBRTUTimerT35Expired+0x16>
 8002086:	2803      	cmp	r0, #3
 8002088:	d017      	beq.n	80020ba <xMBRTUTimerT35Expired+0x42>
 800208a:	b928      	cbnz	r0, 8002098 <xMBRTUTimerT35Expired+0x20>
 800208c:	e000      	b.n	8002090 <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 800208e:	2001      	movs	r0, #1
 8002090:	f7ff fcba 	bl	8001a08 <xMBPortEventPost>
 8002094:	4604      	mov	r4, r0
        break;
 8002096:	e011      	b.n	80020bc <xMBRTUTimerT35Expired+0x44>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8002098:	781a      	ldrb	r2, [r3, #0]
 800209a:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 800209e:	b16a      	cbz	r2, 80020bc <xMBRTUTimerT35Expired+0x44>
 80020a0:	781a      	ldrb	r2, [r3, #0]
 80020a2:	2a02      	cmp	r2, #2
 80020a4:	d009      	beq.n	80020ba <xMBRTUTimerT35Expired+0x42>
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d006      	beq.n	80020ba <xMBRTUTimerT35Expired+0x42>
 80020ac:	4807      	ldr	r0, [pc, #28]	; (80020cc <xMBRTUTimerT35Expired+0x54>)
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <xMBRTUTimerT35Expired+0x58>)
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <xMBRTUTimerT35Expired+0x5c>)
 80020b2:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 80020b6:	f001 fdfd 	bl	8003cb4 <__assert_func>
}

BOOL
xMBRTUTimerT35Expired( void )
{
    BOOL            xNeedPoll = FALSE;
 80020ba:	2400      	movs	r4, #0
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 80020bc:	f7ff fd82 	bl	8001bc4 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 80020c0:	2301      	movs	r3, #1
 80020c2:	702b      	strb	r3, [r5, #0]

    return xNeedPoll;
}
 80020c4:	4620      	mov	r0, r4
 80020c6:	bd38      	pop	{r3, r4, r5, pc}
 80020c8:	2000131d 	.word	0x2000131d
 80020cc:	080090b2 	.word	0x080090b2
 80020d0:	080091c6 	.word	0x080091c6
 80020d4:	08009132 	.word	0x08009132

080020d8 <usMBCRC16>:

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
 80020d8:	23ff      	movs	r3, #255	; 0xff
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 80020da:	b510      	push	{r4, lr}
    UCHAR           ucCRCHi = 0xFF;
 80020dc:	461c      	mov	r4, r3
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
 80020de:	3901      	subs	r1, #1
 80020e0:	b289      	uxth	r1, r1
 80020e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020e6:	4291      	cmp	r1, r2
 80020e8:	d008      	beq.n	80020fc <usMBCRC16+0x24>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 80020ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80020ee:	405a      	eors	r2, r3
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <usMBCRC16+0x2c>)
 80020f2:	5c9b      	ldrb	r3, [r3, r2]
 80020f4:	4063      	eors	r3, r4
        ucCRCHi = aucCRCLo[iIndex];
 80020f6:	4c04      	ldr	r4, [pc, #16]	; (8002108 <usMBCRC16+0x30>)
 80020f8:	5ca4      	ldrb	r4, [r4, r2]
 80020fa:	e7f0      	b.n	80020de <usMBCRC16+0x6>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
 80020fc:	ea43 2004 	orr.w	r0, r3, r4, lsl #8
 8002100:	bd10      	pop	{r4, pc}
 8002102:	bf00      	nop
 8002104:	080092dc 	.word	0x080092dc
 8002108:	080091dc 	.word	0x080091dc

0800210c <xMBUtilSetBits>:
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;

    assert( ucNBits <= 8 );
 800210c:	2a08      	cmp	r2, #8

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 800210e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002110:	4616      	mov	r6, r2
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;

    assert( ucNBits <= 8 );
 8002112:	d905      	bls.n	8002120 <xMBUtilSetBits+0x14>
 8002114:	480e      	ldr	r0, [pc, #56]	; (8002150 <xMBUtilSetBits+0x44>)
 8002116:	4a0f      	ldr	r2, [pc, #60]	; (8002154 <xMBUtilSetBits+0x48>)
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <xMBUtilSetBits+0x4c>)
 800211a:	2138      	movs	r1, #56	; 0x38
 800211c:	f001 fdca 	bl	8003cb4 <__assert_func>
    assert( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8002120:	08cd      	lsrs	r5, r1, #3
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8002122:	1c6c      	adds	r4, r5, #1

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8002124:	2201      	movs	r2, #1
 8002126:	40b2      	lsls	r2, r6
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8002128:	5d07      	ldrb	r7, [r0, r4]
 800212a:	5d46      	ldrb	r6, [r0, r5]

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 800212c:	3a01      	subs	r2, #1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 800212e:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
 8002132:	b292      	uxth	r2, r2
 8002134:	408a      	lsls	r2, r1

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8002136:	ea46 2607 	orr.w	r6, r6, r7, lsl #8

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 800213a:	b289      	uxth	r1, r1
    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 800213c:	ea26 0202 	bic.w	r2, r6, r2

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 8002140:	408b      	lsls	r3, r1
    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8002142:	4313      	orrs	r3, r2
 8002144:	b29b      	uxth	r3, r3

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8002146:	5543      	strb	r3, [r0, r5]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8002148:	0a1b      	lsrs	r3, r3, #8
 800214a:	5503      	strb	r3, [r0, r4]
 800214c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800214e:	bf00      	nop
 8002150:	080093e4 	.word	0x080093e4
 8002154:	0800941e 	.word	0x0800941e
 8002158:	08009411 	.word	0x08009411

0800215c <xMBUtilGetBits>:
}

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 800215c:	b530      	push	{r4, r5, lr}
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 800215e:	08cc      	lsrs	r4, r1, #3
    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8002160:	1903      	adds	r3, r0, r4
    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 8002162:	eba1 01c4 	sub.w	r1, r1, r4, lsl #3
    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8002166:	785d      	ldrb	r5, [r3, #1]
 8002168:	5d03      	ldrb	r3, [r0, r4]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 800216a:	ea43 2005 	orr.w	r0, r3, r5, lsl #8

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 800216e:	2301      	movs	r3, #1
    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8002170:	b289      	uxth	r1, r1

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8002172:	4093      	lsls	r3, r2
    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8002174:	4108      	asrs	r0, r1

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8002176:	3b01      	subs	r3, #1

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8002178:	4018      	ands	r0, r3

    return ( UCHAR ) usWordBuf;
}
 800217a:	b2c0      	uxtb	r0, r0
 800217c:	bd30      	pop	{r4, r5, pc}
	...

08002180 <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8002180:	2807      	cmp	r0, #7
 8002182:	bf9a      	itte	ls
 8002184:	4b01      	ldrls	r3, [pc, #4]	; (800218c <prveMBError2Exception+0xc>)
 8002186:	5c18      	ldrbls	r0, [r3, r0]
 8002188:	2004      	movhi	r0, #4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
 800218a:	4770      	bx	lr
 800218c:	080093dc 	.word	0x080093dc

08002190 <eMBFuncReadCoils>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8002190:	880b      	ldrh	r3, [r1, #0]
 8002192:	2b05      	cmp	r3, #5

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8002194:	b570      	push	{r4, r5, r6, lr}
 8002196:	460c      	mov	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8002198:	d12e      	bne.n	80021f8 <eMBFuncReadCoils+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 800219a:	78c5      	ldrb	r5, [r0, #3]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 800219c:	7902      	ldrb	r2, [r0, #4]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800219e:	7841      	ldrb	r1, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80021a0:	7883      	ldrb	r3, [r0, #2]
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 80021a2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 80021a6:	1e55      	subs	r5, r2, #1
 80021a8:	b2ad      	uxth	r5, r5
 80021aa:	f240 76ce 	movw	r6, #1998	; 0x7ce
 80021ae:	42b5      	cmp	r5, r6
 80021b0:	d822      	bhi.n	80021f8 <eMBFuncReadCoils+0x68>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 80021b2:	2500      	movs	r5, #0
 80021b4:	8025      	strh	r5, [r4, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 80021b6:	2501      	movs	r5, #1
 80021b8:	7005      	strb	r5, [r0, #0]
            *usLen += 1;
 80021ba:	8825      	ldrh	r5, [r4, #0]
 80021bc:	3501      	adds	r5, #1
 80021be:	8025      	strh	r5, [r4, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80021c0:	f012 0f07 	tst.w	r2, #7
 80021c4:	ea4f 05d2 	mov.w	r5, r2, lsr #3
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80021c8:	bf18      	it	ne
 80021ca:	3501      	addne	r5, #1
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80021cc:	b2ed      	uxtb	r5, r5
            }
            *pucFrameCur++ = ucNBytes;
 80021ce:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
 80021d0:	8826      	ldrh	r6, [r4, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80021d2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;
 80021d6:	3601      	adds	r6, #1

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;
 80021d8:	3101      	adds	r1, #1
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;
 80021da:	8026      	strh	r6, [r4, #0]

            eRegStatus =
 80021dc:	3002      	adds	r0, #2
 80021de:	b289      	uxth	r1, r1
 80021e0:	2300      	movs	r3, #0
 80021e2:	f7ff fa15 	bl	8001610 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80021e6:	b118      	cbz	r0, 80021f0 <eMBFuncReadCoils+0x60>
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80021e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80021ec:	f7ff bfc8 	b.w	8002180 <prveMBError2Exception>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 80021f0:	8822      	ldrh	r2, [r4, #0]
 80021f2:	4415      	add	r5, r2
 80021f4:	8025      	strh	r5, [r4, #0]
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80021f8:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80021fa:	bd70      	pop	{r4, r5, r6, pc}

080021fc <eMBFuncWriteCoil>:
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80021fc:	880b      	ldrh	r3, [r1, #0]
 80021fe:	2b05      	cmp	r3, #5
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8002200:	b513      	push	{r0, r1, r4, lr}
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8002202:	d11c      	bne.n	800223e <eMBFuncWriteCoil+0x42>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8002204:	7902      	ldrb	r2, [r0, #4]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8002206:	7841      	ldrb	r1, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8002208:	7883      	ldrb	r3, [r0, #2]
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800220a:	b9c2      	cbnz	r2, 800223e <eMBFuncWriteCoil+0x42>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 800220c:	78c4      	ldrb	r4, [r0, #3]
 800220e:	1e60      	subs	r0, r4, #1
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8002210:	b2c0      	uxtb	r0, r0
 8002212:	28fd      	cmp	r0, #253	; 0xfd
 8002214:	d913      	bls.n	800223e <eMBFuncWriteCoil+0x42>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8002216:	2cff      	cmp	r4, #255	; 0xff

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
 8002218:	f88d 2005 	strb.w	r2, [sp, #5]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800221c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
            {
                ucBuf[0] = 1;
 8002220:	bf08      	it	eq
 8002222:	2201      	moveq	r2, #1
            }
            else
            {
                ucBuf[0] = 0;
 8002224:	f88d 2004 	strb.w	r2, [sp, #4]

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
        usRegAddress++;
 8002228:	3101      	adds	r1, #1
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
 800222a:	2201      	movs	r2, #1
 800222c:	a801      	add	r0, sp, #4
 800222e:	b289      	uxth	r1, r1
 8002230:	4613      	mov	r3, r2
 8002232:	f7ff f9ed 	bl	8001610 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8002236:	b120      	cbz	r0, 8002242 <eMBFuncWriteCoil+0x46>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8002238:	f7ff ffa2 	bl	8002180 <prveMBError2Exception>
 800223c:	e001      	b.n	8002242 <eMBFuncWriteCoil+0x46>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800223e:	2003      	movs	r0, #3
 8002240:	e7ff      	b.n	8002242 <eMBFuncWriteCoil+0x46>
    }
    return eStatus;
}
 8002242:	b002      	add	sp, #8
 8002244:	bd10      	pop	{r4, pc}

08002246 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8002246:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8002248:	880b      	ldrh	r3, [r1, #0]
 800224a:	2b05      	cmp	r3, #5
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 800224c:	460c      	mov	r4, r1
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800224e:	d924      	bls.n	800229a <eMBFuncWriteMultipleCoils+0x54>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8002250:	7903      	ldrb	r3, [r0, #4]
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8002252:	78c2      	ldrb	r2, [r0, #3]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8002254:	7845      	ldrb	r5, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8002256:	7881      	ldrb	r1, [r0, #2]
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8002258:	7946      	ldrb	r6, [r0, #5]
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 800225a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800225e:	f012 0f07 	tst.w	r2, #7
 8002262:	ea4f 03d2 	mov.w	r3, r2, lsr #3
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 8002266:	f102 37ff 	add.w	r7, r2, #4294967295
        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 800226a:	bf18      	it	ne
 800226c:	3301      	addne	r3, #1
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 800226e:	f5b7 6ff6 	cmp.w	r7, #1968	; 0x7b0
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8002272:	b2db      	uxtb	r3, r3
        }

        if( ( usCoilCnt >= 1 ) &&
 8002274:	d211      	bcs.n	800229a <eMBFuncWriteMultipleCoils+0x54>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8002276:	42b3      	cmp	r3, r6
 8002278:	d10f      	bne.n	800229a <eMBFuncWriteMultipleCoils+0x54>
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800227a:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
        usRegAddress++;
 800227e:	3101      	adds	r1, #1

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
 8002280:	3006      	adds	r0, #6
 8002282:	b289      	uxth	r1, r1
 8002284:	2301      	movs	r3, #1
 8002286:	f7ff f9c3 	bl	8001610 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800228a:	b118      	cbz	r0, 8002294 <eMBFuncWriteMultipleCoils+0x4e>
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800228c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8002290:	f7ff bf76 	b.w	8002180 <prveMBError2Exception>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8002294:	2205      	movs	r2, #5
 8002296:	8022      	strh	r2, [r4, #0]
 8002298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800229a:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800229c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080022a0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80022a0:	b538      	push	{r3, r4, r5, lr}
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <eMBFuncReportSlaveID+0x1c>)
 80022a4:	881c      	ldrh	r4, [r3, #0]
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80022a6:	460d      	mov	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80022a8:	4622      	mov	r2, r4
 80022aa:	4905      	ldr	r1, [pc, #20]	; (80022c0 <eMBFuncReportSlaveID+0x20>)
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 80022ac:	3401      	adds	r4, #1
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80022ae:	3001      	adds	r0, #1
 80022b0:	f7fd ff72 	bl	8000198 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 80022b4:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 80022b6:	2000      	movs	r0, #0
 80022b8:	bd38      	pop	{r3, r4, r5, pc}
 80022ba:	bf00      	nop
 80022bc:	2000131e 	.word	0x2000131e
 80022c0:	20001320 	.word	0x20001320

080022c4 <eMBFuncReadDiscreteInputs>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80022c4:	880b      	ldrh	r3, [r1, #0]
 80022c6:	2b05      	cmp	r3, #5

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80022c8:	b570      	push	{r4, r5, r6, lr}
 80022ca:	460c      	mov	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80022cc:	d12d      	bne.n	800232a <eMBFuncReadDiscreteInputs+0x66>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 80022ce:	78c5      	ldrb	r5, [r0, #3]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80022d0:	7902      	ldrb	r2, [r0, #4]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80022d2:	7841      	ldrb	r1, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80022d4:	7883      	ldrb	r3, [r0, #2]
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80022d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 80022da:	1e55      	subs	r5, r2, #1
 80022dc:	b2ad      	uxth	r5, r5
 80022de:	f240 76ce 	movw	r6, #1998	; 0x7ce
 80022e2:	42b5      	cmp	r5, r6
 80022e4:	d821      	bhi.n	800232a <eMBFuncReadDiscreteInputs+0x66>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 80022e6:	2500      	movs	r5, #0
 80022e8:	8025      	strh	r5, [r4, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 80022ea:	2502      	movs	r5, #2
 80022ec:	7005      	strb	r5, [r0, #0]
            *usLen += 1;
 80022ee:	8825      	ldrh	r5, [r4, #0]
 80022f0:	3501      	adds	r5, #1
 80022f2:	8025      	strh	r5, [r4, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80022f4:	f012 0f07 	tst.w	r2, #7
 80022f8:	ea4f 05d2 	mov.w	r5, r2, lsr #3
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 80022fc:	bf18      	it	ne
 80022fe:	3501      	addne	r5, #1
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8002300:	b2ed      	uxtb	r5, r5
            }
            *pucFrameCur++ = ucNBytes;
 8002302:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
 8002304:	8826      	ldrh	r6, [r4, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8002306:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;
 800230a:	3601      	adds	r6, #1

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;
 800230c:	3101      	adds	r1, #1
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;
 800230e:	8026      	strh	r6, [r4, #0]

            eRegStatus =
 8002310:	3002      	adds	r0, #2
 8002312:	b289      	uxth	r1, r1
 8002314:	f7ff f9f4 	bl	8001700 <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8002318:	b118      	cbz	r0, 8002322 <eMBFuncReadDiscreteInputs+0x5e>
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800231a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800231e:	f7ff bf2f 	b.w	8002180 <prveMBError2Exception>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8002322:	8822      	ldrh	r2, [r4, #0]
 8002324:	4415      	add	r5, r2
 8002326:	8025      	strh	r5, [r4, #0]
 8002328:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800232a:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800232c:	bd70      	pop	{r4, r5, r6, pc}

0800232e <eMBFuncReadInputRegister>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800232e:	880b      	ldrh	r3, [r1, #0]
 8002330:	2b05      	cmp	r3, #5
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8002332:	b570      	push	{r4, r5, r6, lr}
 8002334:	460c      	mov	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8002336:	d124      	bne.n	8002382 <eMBFuncReadInputRegister+0x54>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8002338:	78c5      	ldrb	r5, [r0, #3]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800233a:	7902      	ldrb	r2, [r0, #4]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800233c:	7841      	ldrb	r1, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800233e:	7883      	ldrb	r3, [r0, #2]
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8002340:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 8002344:	1e55      	subs	r5, r2, #1
 8002346:	2d7b      	cmp	r5, #123	; 0x7b
 8002348:	d81b      	bhi.n	8002382 <eMBFuncReadInputRegister+0x54>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 800234a:	2500      	movs	r5, #0
 800234c:	8025      	strh	r5, [r4, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 800234e:	2504      	movs	r5, #4
 8002350:	7005      	strb	r5, [r0, #0]
            *usLen += 1;
 8002352:	8825      	ldrh	r5, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8002354:	0056      	lsls	r6, r2, #1
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
            *usLen += 1;
 8002356:	3501      	adds	r5, #1
 8002358:	8025      	strh	r5, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 800235a:	7046      	strb	r6, [r0, #1]
            *usLen += 1;
 800235c:	8825      	ldrh	r5, [r4, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800235e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
            *usLen += 1;

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;
 8002362:	3501      	adds	r5, #1

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;
 8002364:	3101      	adds	r1, #1
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
            *usLen += 1;

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;
 8002366:	8025      	strh	r5, [r4, #0]

            eRegStatus =
 8002368:	3002      	adds	r0, #2
 800236a:	b289      	uxth	r1, r1
 800236c:	f7ff f8f6 	bl	800155c <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8002370:	b118      	cbz	r0, 800237a <eMBFuncReadInputRegister+0x4c>
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8002372:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8002376:	f7ff bf03 	b.w	8002180 <prveMBError2Exception>
            }
            else
            {
                *usLen += usRegCount * 2;
 800237a:	8822      	ldrh	r2, [r4, #0]
 800237c:	4432      	add	r2, r6
 800237e:	8022      	strh	r2, [r4, #0]
 8002380:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8002382:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8002384:	bd70      	pop	{r4, r5, r6, pc}

08002386 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8002386:	b508      	push	{r3, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8002388:	880b      	ldrh	r3, [r1, #0]
 800238a:	2b05      	cmp	r3, #5
 800238c:	d10f      	bne.n	80023ae <eMBFuncWriteHoldingRegister+0x28>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800238e:	7883      	ldrb	r3, [r0, #2]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8002390:	7841      	ldrb	r1, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8002392:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
        usRegAddress++;
 8002396:	3101      	adds	r1, #1

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8002398:	2201      	movs	r2, #1
 800239a:	3003      	adds	r0, #3
 800239c:	b289      	uxth	r1, r1
 800239e:	4613      	mov	r3, r2
 80023a0:	f7ff f8fa 	bl	8001598 <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 80023a4:	b128      	cbz	r0, 80023b2 <eMBFuncWriteHoldingRegister+0x2c>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80023a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
        {
            eStatus = prveMBError2Exception( eRegStatus );
 80023aa:	f7ff bee9 	b.w	8002180 <prveMBError2Exception>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80023ae:	2003      	movs	r0, #3
 80023b0:	bd08      	pop	{r3, pc}
    }
    return eStatus;
}
 80023b2:	bd08      	pop	{r3, pc}

080023b4 <eMBFuncWriteMultipleHoldingRegister>:
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80023b4:	880b      	ldrh	r3, [r1, #0]
 80023b6:	2b05      	cmp	r3, #5
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80023b8:	b570      	push	{r4, r5, r6, lr}
 80023ba:	460c      	mov	r4, r1
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80023bc:	d91d      	bls.n	80023fa <eMBFuncWriteMultipleHoldingRegister+0x46>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 80023be:	7903      	ldrb	r3, [r0, #4]
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 80023c0:	78c2      	ldrb	r2, [r0, #3]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 80023c2:	7845      	ldrb	r5, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80023c4:	7881      	ldrb	r1, [r0, #2]
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 80023c6:	7946      	ldrb	r6, [r0, #5]
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 80023c8:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        if( ( usRegCount >= 1 ) &&
 80023cc:	1e53      	subs	r3, r2, #1
 80023ce:	2b77      	cmp	r3, #119	; 0x77
 80023d0:	d813      	bhi.n	80023fa <eMBFuncWriteMultipleHoldingRegister+0x46>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 80023d2:	0053      	lsls	r3, r2, #1
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	429e      	cmp	r6, r3
 80023d8:	d10f      	bne.n	80023fa <eMBFuncWriteMultipleHoldingRegister+0x46>
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80023da:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
        usRegAddress++;
 80023de:	3101      	adds	r1, #1
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
 80023e0:	3006      	adds	r0, #6
 80023e2:	b289      	uxth	r1, r1
 80023e4:	2301      	movs	r3, #1
 80023e6:	f7ff f8d7 	bl	8001598 <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80023ea:	b118      	cbz	r0, 80023f4 <eMBFuncWriteMultipleHoldingRegister+0x40>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80023ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80023f0:	f7ff bec6 	b.w	8002180 <prveMBError2Exception>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80023f4:	2205      	movs	r2, #5
 80023f6:	8022      	strh	r2, [r4, #0]
 80023f8:	bd70      	pop	{r4, r5, r6, pc}
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80023fa:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80023fc:	bd70      	pop	{r4, r5, r6, pc}

080023fe <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80023fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8002400:	880b      	ldrh	r3, [r1, #0]
 8002402:	2b05      	cmp	r3, #5

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8002404:	460c      	mov	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8002406:	d125      	bne.n	8002454 <eMBFuncReadHoldingRegister+0x56>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8002408:	7905      	ldrb	r5, [r0, #4]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800240a:	7847      	ldrb	r7, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800240c:	7881      	ldrb	r1, [r0, #2]
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800240e:	b2ae      	uxth	r6, r5

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8002410:	1e73      	subs	r3, r6, #1
 8002412:	2b7c      	cmp	r3, #124	; 0x7c
 8002414:	f04f 0203 	mov.w	r2, #3
 8002418:	d81c      	bhi.n	8002454 <eMBFuncReadHoldingRegister+0x56>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 800241a:	2300      	movs	r3, #0
 800241c:	8023      	strh	r3, [r4, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 800241e:	7002      	strb	r2, [r0, #0]
            *usLen += 1;
 8002420:	8822      	ldrh	r2, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8002422:	006d      	lsls	r5, r5, #1
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
            *usLen += 1;
 8002424:	3201      	adds	r2, #1
 8002426:	8022      	strh	r2, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8002428:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
 800242a:	8822      	ldrh	r2, [r4, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800242c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
            *usLen += 1;

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;
 8002430:	3201      	adds	r2, #1

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;
 8002432:	3101      	adds	r1, #1
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
            *usLen += 1;

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;
 8002434:	8022      	strh	r2, [r4, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8002436:	3002      	adds	r0, #2
 8002438:	b289      	uxth	r1, r1
 800243a:	4632      	mov	r2, r6
 800243c:	f7ff f8ac 	bl	8001598 <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8002440:	b118      	cbz	r0, 800244a <eMBFuncReadHoldingRegister+0x4c>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8002442:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8002446:	f7ff be9b 	b.w	8002180 <prveMBError2Exception>
            }
            else
            {
                *usLen += usRegCount * 2;
 800244a:	8822      	ldrh	r2, [r4, #0]
 800244c:	eb02 0646 	add.w	r6, r2, r6, lsl #1
 8002450:	8026      	strh	r6, [r4, #0]
 8002452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8002454:	2003      	movs	r0, #3
 8002456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002458 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8002458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 800245c:	880b      	ldrh	r3, [r1, #0]
 800245e:	2b09      	cmp	r3, #9

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8002460:	4604      	mov	r4, r0
 8002462:	460d      	mov	r5, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8002464:	d940      	bls.n	80024e8 <eMBFuncReadWriteMultipleHoldingRegister+0x90>
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8002466:	7903      	ldrb	r3, [r0, #4]
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8002468:	78c6      	ldrb	r6, [r0, #3]
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 800246a:	f890 8001 	ldrb.w	r8, [r0, #1]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 800246e:	7887      	ldrb	r7, [r0, #2]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8002470:	79a1      	ldrb	r1, [r4, #6]
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8002472:	7940      	ldrb	r0, [r0, #5]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8002474:	79e2      	ldrb	r2, [r4, #7]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8002476:	f894 e009 	ldrb.w	lr, [r4, #9]
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 800247a:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800247e:	f106 3cff 	add.w	ip, r6, #4294967295
 8002482:	f1bc 0f7c 	cmp.w	ip, #124	; 0x7c
        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8002486:	7a23      	ldrb	r3, [r4, #8]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8002488:	d831      	bhi.n	80024ee <eMBFuncReadWriteMultipleHoldingRegister+0x96>
        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 800248a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800248e:	1e53      	subs	r3, r2, #1
 8002490:	2b78      	cmp	r3, #120	; 0x78
 8002492:	d82c      	bhi.n	80024ee <eMBFuncReadWriteMultipleHoldingRegister+0x96>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8002494:	ebbe 0f42 	cmp.w	lr, r2, lsl #1
 8002498:	d129      	bne.n	80024ee <eMBFuncReadWriteMultipleHoldingRegister+0x96>

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 800249a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegWriteAddress++;
 800249e:	3101      	adds	r1, #1
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 80024a0:	2301      	movs	r3, #1
 80024a2:	f104 000a 	add.w	r0, r4, #10
 80024a6:	b289      	uxth	r1, r1
 80024a8:	f7ff f876 	bl	8001598 <eMBRegHoldingCB>
 80024ac:	4603      	mov	r3, r0
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 80024ae:	bb0b      	cbnz	r3, 80024f4 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 80024b0:	2217      	movs	r2, #23

            if( eRegStatus == MB_ENOERR )
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
 80024b2:	802b      	strh	r3, [r5, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 80024b4:	7022      	strb	r2, [r4, #0]
                *usLen += 1;
 80024b6:	882a      	ldrh	r2, [r5, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 80024b8:	ea4f 0946 	mov.w	r9, r6, lsl #1
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
                *usLen += 1;
 80024bc:	3201      	adds	r2, #1
 80024be:	802a      	strh	r2, [r5, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 80024c0:	f884 9001 	strb.w	r9, [r4, #1]
                *usLen += 1;
 80024c4:	882a      	ldrh	r2, [r5, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 80024c6:	ea47 2108 	orr.w	r1, r7, r8, lsl #8
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
                *usLen += 1;

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;
 80024ca:	3201      	adds	r2, #1

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;
 80024cc:	3101      	adds	r1, #1
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
                *usLen += 1;

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;
 80024ce:	802a      	strh	r2, [r5, #0]

                /* Make the read callback. */
                eRegStatus =
 80024d0:	1ca0      	adds	r0, r4, #2
 80024d2:	b289      	uxth	r1, r1
 80024d4:	4632      	mov	r2, r6
 80024d6:	f7ff f85f 	bl	8001598 <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
 80024da:	b958      	cbnz	r0, 80024f4 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                {
                    *usLen += 2 * usRegReadCount;
 80024dc:	882b      	ldrh	r3, [r5, #0]
 80024de:	4499      	add	r9, r3
 80024e0:	f8a5 9000 	strh.w	r9, [r5]
 80024e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80024e8:	2000      	movs	r0, #0
 80024ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80024ee:	2003      	movs	r0, #3
 80024f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        }
    }
    return eStatus;
}
 80024f4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
                    *usLen += 2 * usRegReadCount;
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80024f8:	f7ff be42 	b.w	8002180 <prveMBError2Exception>

080024fc <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80024fe:	6803      	ldr	r3, [r0, #0]
 8002500:	2b0f      	cmp	r3, #15
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002502:	4604      	mov	r4, r0
  uint32_t tickstart = 0;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002504:	d904      	bls.n	8002510 <HAL_RCC_OscConfig+0x14>
 8002506:	48a2      	ldr	r0, [pc, #648]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 8002508:	f240 1115 	movw	r1, #277	; 0x115
 800250c:	f7ff f904 	bl	8001718 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002510:	6823      	ldr	r3, [r4, #0]
 8002512:	07d8      	lsls	r0, r3, #31
 8002514:	d403      	bmi.n	800251e <HAL_RCC_OscConfig+0x22>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002516:	6823      	ldr	r3, [r4, #0]
 8002518:	0799      	lsls	r1, r3, #30
 800251a:	d456      	bmi.n	80025ca <HAL_RCC_OscConfig+0xce>
 800251c:	e0b7      	b.n	800268e <HAL_RCC_OscConfig+0x192>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800251e:	6863      	ldr	r3, [r4, #4]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d906      	bls.n	8002532 <HAL_RCC_OscConfig+0x36>
 8002524:	2b05      	cmp	r3, #5
 8002526:	d004      	beq.n	8002532 <HAL_RCC_OscConfig+0x36>
 8002528:	4899      	ldr	r0, [pc, #612]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 800252a:	f44f 718d 	mov.w	r1, #282	; 0x11a
 800252e:	f7ff f8f3 	bl	8001718 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002532:	4b98      	ldr	r3, [pc, #608]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	f002 020c 	and.w	r2, r2, #12
 800253a:	2a04      	cmp	r2, #4
 800253c:	d007      	beq.n	800254e <HAL_RCC_OscConfig+0x52>
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	f002 020c 	and.w	r2, r2, #12
 8002544:	2a08      	cmp	r2, #8
 8002546:	d10b      	bne.n	8002560 <HAL_RCC_OscConfig+0x64>
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	025a      	lsls	r2, r3, #9
 800254c:	d508      	bpl.n	8002560 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254e:	4b91      	ldr	r3, [pc, #580]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	039b      	lsls	r3, r3, #14
 8002554:	d5df      	bpl.n	8002516 <HAL_RCC_OscConfig+0x1a>
 8002556:	6863      	ldr	r3, [r4, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1dc      	bne.n	8002516 <HAL_RCC_OscConfig+0x1a>
      {
        return HAL_ERROR;
 800255c:	2001      	movs	r0, #1
 800255e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8002560:	4d8d      	ldr	r5, [pc, #564]	; (8002798 <HAL_RCC_OscConfig+0x29c>)
 8002562:	2300      	movs	r3, #0
 8002564:	702b      	strb	r3, [r5, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002566:	f001 fb99 	bl	8003c9c <HAL_GetTick>
 800256a:	4606      	mov	r6, r0
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256c:	4b89      	ldr	r3, [pc, #548]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	039f      	lsls	r7, r3, #14
 8002572:	d508      	bpl.n	8002586 <HAL_RCC_OscConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002574:	f001 fb92 	bl	8003c9c <HAL_GetTick>
 8002578:	f241 3388 	movw	r3, #5000	; 0x1388
 800257c:	1b80      	subs	r0, r0, r6
 800257e:	4298      	cmp	r0, r3
 8002580:	d9f4      	bls.n	800256c <HAL_RCC_OscConfig+0x70>
        {
          return HAL_TIMEOUT;
 8002582:	2003      	movs	r0, #3
 8002584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }       
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002586:	7923      	ldrb	r3, [r4, #4]
 8002588:	702b      	strb	r3, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800258a:	6863      	ldr	r3, [r4, #4]
 800258c:	b173      	cbz	r3, 80025ac <HAL_RCC_OscConfig+0xb0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258e:	f001 fb85 	bl	8003c9c <HAL_GetTick>
 8002592:	4605      	mov	r5, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002594:	4b7f      	ldr	r3, [pc, #508]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	0398      	lsls	r0, r3, #14
 800259a:	d4bc      	bmi.n	8002516 <HAL_RCC_OscConfig+0x1a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800259c:	f001 fb7e 	bl	8003c9c <HAL_GetTick>
 80025a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80025a4:	1b40      	subs	r0, r0, r5
 80025a6:	4298      	cmp	r0, r3
 80025a8:	d9f4      	bls.n	8002594 <HAL_RCC_OscConfig+0x98>
 80025aa:	e7ea      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ac:	f001 fb76 	bl	8003c9c <HAL_GetTick>
 80025b0:	4605      	mov	r5, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b2:	4b78      	ldr	r3, [pc, #480]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	0399      	lsls	r1, r3, #14
 80025b8:	d5ad      	bpl.n	8002516 <HAL_RCC_OscConfig+0x1a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025ba:	f001 fb6f 	bl	8003c9c <HAL_GetTick>
 80025be:	f241 3388 	movw	r3, #5000	; 0x1388
 80025c2:	1b40      	subs	r0, r0, r5
 80025c4:	4298      	cmp	r0, r3
 80025c6:	d9f4      	bls.n	80025b2 <HAL_RCC_OscConfig+0xb6>
 80025c8:	e7db      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80025ca:	68e3      	ldr	r3, [r4, #12]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d904      	bls.n	80025da <HAL_RCC_OscConfig+0xde>
 80025d0:	486f      	ldr	r0, [pc, #444]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 80025d2:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 80025d6:	f7ff f89f 	bl	8001718 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80025da:	6923      	ldr	r3, [r4, #16]
 80025dc:	2b1f      	cmp	r3, #31
 80025de:	d904      	bls.n	80025ea <HAL_RCC_OscConfig+0xee>
 80025e0:	486b      	ldr	r0, [pc, #428]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 80025e2:	f240 115b 	movw	r1, #347	; 0x15b
 80025e6:	f7ff f897 	bl	8001718 <assert_failed>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ea:	4b6a      	ldr	r3, [pc, #424]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	f012 0f0c 	tst.w	r2, #12
 80025f2:	d007      	beq.n	8002604 <HAL_RCC_OscConfig+0x108>
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	f002 020c 	and.w	r2, r2, #12
 80025fa:	2a08      	cmp	r2, #8
 80025fc:	d118      	bne.n	8002630 <HAL_RCC_OscConfig+0x134>
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	025a      	lsls	r2, r3, #9
 8002602:	d415      	bmi.n	8002630 <HAL_RCC_OscConfig+0x134>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002604:	4a63      	ldr	r2, [pc, #396]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002606:	6813      	ldr	r3, [r2, #0]
 8002608:	079b      	lsls	r3, r3, #30
 800260a:	d502      	bpl.n	8002612 <HAL_RCC_OscConfig+0x116>
 800260c:	68e3      	ldr	r3, [r4, #12]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d1a4      	bne.n	800255c <HAL_RCC_OscConfig+0x60>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	6811      	ldr	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002614:	23f8      	movs	r3, #248	; 0xf8
 8002616:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800261a:	fab3 f383 	clz	r3, r3
 800261e:	6920      	ldr	r0, [r4, #16]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	4098      	lsls	r0, r3
 8002624:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8002628:	ea40 0301 	orr.w	r3, r0, r1
 800262c:	6013      	str	r3, [r2, #0]
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800262e:	e02e      	b.n	800268e <HAL_RCC_OscConfig+0x192>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002630:	68e2      	ldr	r2, [r4, #12]
 8002632:	4b5a      	ldr	r3, [pc, #360]	; (800279c <HAL_RCC_OscConfig+0x2a0>)
 8002634:	b1ea      	cbz	r2, 8002672 <HAL_RCC_OscConfig+0x176>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002636:	2201      	movs	r2, #1
 8002638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263a:	f001 fb2f 	bl	8003c9c <HAL_GetTick>
 800263e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002640:	4954      	ldr	r1, [pc, #336]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002642:	680b      	ldr	r3, [r1, #0]
 8002644:	079f      	lsls	r7, r3, #30
 8002646:	d405      	bmi.n	8002654 <HAL_RCC_OscConfig+0x158>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002648:	f001 fb28 	bl	8003c9c <HAL_GetTick>
 800264c:	1b40      	subs	r0, r0, r5
 800264e:	2864      	cmp	r0, #100	; 0x64
 8002650:	d9f6      	bls.n	8002640 <HAL_RCC_OscConfig+0x144>
 8002652:	e796      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002654:	680a      	ldr	r2, [r1, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002656:	23f8      	movs	r3, #248	; 0xf8
 8002658:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800265c:	fab3 f383 	clz	r3, r3
 8002660:	6920      	ldr	r0, [r4, #16]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	4098      	lsls	r0, r3
 8002666:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800266a:	ea40 0302 	orr.w	r3, r0, r2
 800266e:	600b      	str	r3, [r1, #0]
 8002670:	e00d      	b.n	800268e <HAL_RCC_OscConfig+0x192>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f001 fb12 	bl	8003c9c <HAL_GetTick>
 8002678:	4605      	mov	r5, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267a:	4b46      	ldr	r3, [pc, #280]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	079e      	lsls	r6, r3, #30
 8002680:	d505      	bpl.n	800268e <HAL_RCC_OscConfig+0x192>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002682:	f001 fb0b 	bl	8003c9c <HAL_GetTick>
 8002686:	1b40      	subs	r0, r0, r5
 8002688:	2864      	cmp	r0, #100	; 0x64
 800268a:	d9f6      	bls.n	800267a <HAL_RCC_OscConfig+0x17e>
 800268c:	e779      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	071d      	lsls	r5, r3, #28
 8002692:	d403      	bmi.n	800269c <HAL_RCC_OscConfig+0x1a0>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	0758      	lsls	r0, r3, #29
 8002698:	d428      	bmi.n	80026ec <HAL_RCC_OscConfig+0x1f0>
 800269a:	e052      	b.n	8002742 <HAL_RCC_OscConfig+0x246>
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800269c:	6963      	ldr	r3, [r4, #20]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d904      	bls.n	80026ac <HAL_RCC_OscConfig+0x1b0>
 80026a2:	483b      	ldr	r0, [pc, #236]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 80026a4:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80026a8:	f7ff f836 	bl	8001718 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ac:	6962      	ldr	r2, [r4, #20]
 80026ae:	4b3c      	ldr	r3, [pc, #240]	; (80027a0 <HAL_RCC_OscConfig+0x2a4>)
 80026b0:	b172      	cbz	r2, 80026d0 <HAL_RCC_OscConfig+0x1d4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b2:	2201      	movs	r2, #1
 80026b4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b6:	f001 faf1 	bl	8003c9c <HAL_GetTick>
 80026ba:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026bc:	4b35      	ldr	r3, [pc, #212]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 80026be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c0:	0799      	lsls	r1, r3, #30
 80026c2:	d4e7      	bmi.n	8002694 <HAL_RCC_OscConfig+0x198>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c4:	f001 faea 	bl	8003c9c <HAL_GetTick>
 80026c8:	1b40      	subs	r0, r0, r5
 80026ca:	2864      	cmp	r0, #100	; 0x64
 80026cc:	d9f6      	bls.n	80026bc <HAL_RCC_OscConfig+0x1c0>
 80026ce:	e758      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026d0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d2:	f001 fae3 	bl	8003c9c <HAL_GetTick>
 80026d6:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d8:	4b2e      	ldr	r3, [pc, #184]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 80026da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026dc:	079a      	lsls	r2, r3, #30
 80026de:	d5d9      	bpl.n	8002694 <HAL_RCC_OscConfig+0x198>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026e0:	f001 fadc 	bl	8003c9c <HAL_GetTick>
 80026e4:	1b40      	subs	r0, r0, r5
 80026e6:	2864      	cmp	r0, #100	; 0x64
 80026e8:	d9f6      	bls.n	80026d8 <HAL_RCC_OscConfig+0x1dc>
 80026ea:	e74a      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80026ec:	68a3      	ldr	r3, [r4, #8]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d830      	bhi.n	8002754 <HAL_RCC_OscConfig+0x258>
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	4a28      	ldr	r2, [pc, #160]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 80026f4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80026f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fa:	6413      	str	r3, [r2, #64]	; 0x40
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80026fc:	f5a2 32e4 	sub.w	r2, r2, #116736	; 0x1c800
 8002700:	6813      	ldr	r3, [r2, #0]
 8002702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002706:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002708:	f001 fac8 	bl	8003c9c <HAL_GetTick>
 800270c:	4605      	mov	r5, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800270e:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <HAL_RCC_OscConfig+0x2a8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	05db      	lsls	r3, r3, #23
 8002714:	d526      	bpl.n	8002764 <HAL_RCC_OscConfig+0x268>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8002716:	4d24      	ldr	r5, [pc, #144]	; (80027a8 <HAL_RCC_OscConfig+0x2ac>)
 8002718:	2300      	movs	r3, #0
 800271a:	702b      	strb	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800271c:	f001 fabe 	bl	8003c9c <HAL_GetTick>
 8002720:	4606      	mov	r6, r0
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 8002724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002726:	079f      	lsls	r7, r3, #30
 8002728:	d422      	bmi.n	8002770 <HAL_RCC_OscConfig+0x274>
        return HAL_TIMEOUT;
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272a:	7a23      	ldrb	r3, [r4, #8]
 800272c:	702b      	strb	r3, [r5, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) == RCC_LSE_ON)
 800272e:	68a3      	ldr	r3, [r4, #8]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d13b      	bne.n	80027ac <HAL_RCC_OscConfig+0x2b0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002734:	f001 fab2 	bl	8003c9c <HAL_GetTick>
 8002738:	4605      	mov	r5, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800273a:	4b16      	ldr	r3, [pc, #88]	; (8002794 <HAL_RCC_OscConfig+0x298>)
 800273c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273e:	079e      	lsls	r6, r3, #30
 8002740:	d51e      	bpl.n	8002780 <HAL_RCC_OscConfig+0x284>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002742:	69a3      	ldr	r3, [r4, #24]
 8002744:	2b02      	cmp	r3, #2
 8002746:	d940      	bls.n	80027ca <HAL_RCC_OscConfig+0x2ce>
 8002748:	4811      	ldr	r0, [pc, #68]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 800274a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800274e:	f7fe ffe3 	bl	8001718 <assert_failed>
 8002752:	e03a      	b.n	80027ca <HAL_RCC_OscConfig+0x2ce>
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002754:	2b05      	cmp	r3, #5
 8002756:	d0cc      	beq.n	80026f2 <HAL_RCC_OscConfig+0x1f6>
 8002758:	480d      	ldr	r0, [pc, #52]	; (8002790 <HAL_RCC_OscConfig+0x294>)
 800275a:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800275e:	f7fe ffdb 	bl	8001718 <assert_failed>
 8002762:	e7c6      	b.n	80026f2 <HAL_RCC_OscConfig+0x1f6>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002764:	f001 fa9a 	bl	8003c9c <HAL_GetTick>
 8002768:	1b40      	subs	r0, r0, r5
 800276a:	2864      	cmp	r0, #100	; 0x64
 800276c:	d9cf      	bls.n	800270e <HAL_RCC_OscConfig+0x212>
 800276e:	e708      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002770:	f001 fa94 	bl	8003c9c <HAL_GetTick>
 8002774:	f241 3388 	movw	r3, #5000	; 0x1388
 8002778:	1b80      	subs	r0, r0, r6
 800277a:	4298      	cmp	r0, r3
 800277c:	d9d1      	bls.n	8002722 <HAL_RCC_OscConfig+0x226>
 800277e:	e700      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002780:	f001 fa8c 	bl	8003c9c <HAL_GetTick>
 8002784:	f241 3388 	movw	r3, #5000	; 0x1388
 8002788:	1b40      	subs	r0, r0, r5
 800278a:	4298      	cmp	r0, r3
 800278c:	d9d5      	bls.n	800273a <HAL_RCC_OscConfig+0x23e>
 800278e:	e6f8      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
 8002790:	0800943d 	.word	0x0800943d
 8002794:	40023800 	.word	0x40023800
 8002798:	40023802 	.word	0x40023802
 800279c:	42470000 	.word	0x42470000
 80027a0:	42470e80 	.word	0x42470e80
 80027a4:	40007000 	.word	0x40007000
 80027a8:	40023870 	.word	0x40023870
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ac:	f001 fa76 	bl	8003c9c <HAL_GetTick>
 80027b0:	4605      	mov	r5, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b2:	4b50      	ldr	r3, [pc, #320]	; (80028f4 <HAL_RCC_OscConfig+0x3f8>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b6:	0798      	lsls	r0, r3, #30
 80027b8:	d5c3      	bpl.n	8002742 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f001 fa6f 	bl	8003c9c <HAL_GetTick>
 80027be:	f241 3388 	movw	r3, #5000	; 0x1388
 80027c2:	1b40      	subs	r0, r0, r5
 80027c4:	4298      	cmp	r0, r3
 80027c6:	d9f4      	bls.n	80027b2 <HAL_RCC_OscConfig+0x2b6>
 80027c8:	e6db      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ca:	69a2      	ldr	r2, [r4, #24]
 80027cc:	b90a      	cbnz	r2, 80027d2 <HAL_RCC_OscConfig+0x2d6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80027ce:	2000      	movs	r0, #0
 80027d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027d2:	4b48      	ldr	r3, [pc, #288]	; (80028f4 <HAL_RCC_OscConfig+0x3f8>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 030c 	and.w	r3, r3, #12
 80027da:	2b08      	cmp	r3, #8
 80027dc:	f43f aebe 	beq.w	800255c <HAL_RCC_OscConfig+0x60>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027e0:	2a02      	cmp	r2, #2
 80027e2:	4d45      	ldr	r5, [pc, #276]	; (80028f8 <HAL_RCC_OscConfig+0x3fc>)
 80027e4:	d175      	bne.n	80028d2 <HAL_RCC_OscConfig+0x3d6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80027e6:	69e3      	ldr	r3, [r4, #28]
 80027e8:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 80027ec:	d004      	beq.n	80027f8 <HAL_RCC_OscConfig+0x2fc>
 80027ee:	4843      	ldr	r0, [pc, #268]	; (80028fc <HAL_RCC_OscConfig+0x400>)
 80027f0:	f240 2111 	movw	r1, #529	; 0x211
 80027f4:	f7fe ff90 	bl	8001718 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80027f8:	6a23      	ldr	r3, [r4, #32]
 80027fa:	2b3f      	cmp	r3, #63	; 0x3f
 80027fc:	d904      	bls.n	8002808 <HAL_RCC_OscConfig+0x30c>
 80027fe:	483f      	ldr	r0, [pc, #252]	; (80028fc <HAL_RCC_OscConfig+0x400>)
 8002800:	f240 2112 	movw	r1, #530	; 0x212
 8002804:	f7fe ff88 	bl	8001718 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002808:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800280a:	3bc0      	subs	r3, #192	; 0xc0
 800280c:	2bf0      	cmp	r3, #240	; 0xf0
 800280e:	d904      	bls.n	800281a <HAL_RCC_OscConfig+0x31e>
 8002810:	483a      	ldr	r0, [pc, #232]	; (80028fc <HAL_RCC_OscConfig+0x400>)
 8002812:	f240 2113 	movw	r1, #531	; 0x213
 8002816:	f7fe ff7f 	bl	8001718 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800281a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800281c:	f023 0204 	bic.w	r2, r3, #4
 8002820:	2a02      	cmp	r2, #2
 8002822:	d008      	beq.n	8002836 <HAL_RCC_OscConfig+0x33a>
 8002824:	2b04      	cmp	r3, #4
 8002826:	d006      	beq.n	8002836 <HAL_RCC_OscConfig+0x33a>
 8002828:	2b08      	cmp	r3, #8
 800282a:	d004      	beq.n	8002836 <HAL_RCC_OscConfig+0x33a>
 800282c:	4833      	ldr	r0, [pc, #204]	; (80028fc <HAL_RCC_OscConfig+0x400>)
 800282e:	f44f 7105 	mov.w	r1, #532	; 0x214
 8002832:	f7fe ff71 	bl	8001718 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8002836:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002838:	3b04      	subs	r3, #4
 800283a:	2b0b      	cmp	r3, #11
 800283c:	d904      	bls.n	8002848 <HAL_RCC_OscConfig+0x34c>
 800283e:	482f      	ldr	r0, [pc, #188]	; (80028fc <HAL_RCC_OscConfig+0x400>)
 8002840:	f240 2115 	movw	r1, #533	; 0x215
 8002844:	f7fe ff68 	bl	8001718 <assert_failed>
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002848:	2300      	movs	r3, #0
 800284a:	602b      	str	r3, [r5, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f001 fa26 	bl	8003c9c <HAL_GetTick>
 8002850:	4607      	mov	r7, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002852:	4e28      	ldr	r6, [pc, #160]	; (80028f4 <HAL_RCC_OscConfig+0x3f8>)
 8002854:	6833      	ldr	r3, [r6, #0]
 8002856:	0199      	lsls	r1, r3, #6
 8002858:	d505      	bpl.n	8002866 <HAL_RCC_OscConfig+0x36a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800285a:	f001 fa1f 	bl	8003c9c <HAL_GetTick>
 800285e:	1bc0      	subs	r0, r0, r7
 8002860:	2864      	cmp	r0, #100	; 0x64
 8002862:	d9f6      	bls.n	8002852 <HAL_RCC_OscConfig+0x356>
 8002864:	e68d      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 800286a:	fa90 f0a0 	rbit	r0, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800286e:	fab0 f080 	clz	r0, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002872:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8002876:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800287a:	fab1 f181 	clz	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8002882:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002886:	fab2 f282 	clz	r2, r2
 800288a:	6a27      	ldr	r7, [r4, #32]
 800288c:	69e3      	ldr	r3, [r4, #28]
 800288e:	433b      	orrs	r3, r7
 8002890:	f043 5700 	orr.w	r7, r3, #536870912	; 0x20000000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002896:	b2c0      	uxtb	r0, r0
 8002898:	4083      	lsls	r3, r0
 800289a:	ea47 0003 	orr.w	r0, r7, r3
 800289e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80028a0:	085b      	lsrs	r3, r3, #1
 80028a2:	b2c9      	uxtb	r1, r1
 80028a4:	3b01      	subs	r3, #1
 80028a6:	408b      	lsls	r3, r1
 80028a8:	b2d1      	uxtb	r1, r2
 80028aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80028ac:	4303      	orrs	r3, r0
 80028ae:	408a      	lsls	r2, r1
 80028b0:	4313      	orrs	r3, r2
 80028b2:	6073      	str	r3, [r6, #4]
                             RCC_OscInitStruct->PLL.PLLM,
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028b4:	2301      	movs	r3, #1
 80028b6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f001 f9f0 	bl	8003c9c <HAL_GetTick>
 80028bc:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028be:	4b0d      	ldr	r3, [pc, #52]	; (80028f4 <HAL_RCC_OscConfig+0x3f8>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	019a      	lsls	r2, r3, #6
 80028c4:	d483      	bmi.n	80027ce <HAL_RCC_OscConfig+0x2d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c6:	f001 f9e9 	bl	8003c9c <HAL_GetTick>
 80028ca:	1b00      	subs	r0, r0, r4
 80028cc:	2864      	cmp	r0, #100	; 0x64
 80028ce:	d9f6      	bls.n	80028be <HAL_RCC_OscConfig+0x3c2>
 80028d0:	e657      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	602b      	str	r3, [r5, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d6:	f001 f9e1 	bl	8003c9c <HAL_GetTick>
 80028da:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028dc:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_RCC_OscConfig+0x3f8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	019b      	lsls	r3, r3, #6
 80028e2:	f57f af74 	bpl.w	80027ce <HAL_RCC_OscConfig+0x2d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e6:	f001 f9d9 	bl	8003c9c <HAL_GetTick>
 80028ea:	1b00      	subs	r0, r0, r4
 80028ec:	2864      	cmp	r0, #100	; 0x64
 80028ee:	d9f5      	bls.n	80028dc <HAL_RCC_OscConfig+0x3e0>
 80028f0:	e647      	b.n	8002582 <HAL_RCC_OscConfig+0x86>
 80028f2:	bf00      	nop
 80028f4:	40023800 	.word	0x40023800
 80028f8:	42470060 	.word	0x42470060
 80028fc:	0800943d 	.word	0x0800943d

08002900 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;   
 
  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002900:	6803      	ldr	r3, [r0, #0]
 8002902:	3b01      	subs	r3, #1
 8002904:	2b0e      	cmp	r3, #14
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002906:	b570      	push	{r4, r5, r6, lr}
 8002908:	4604      	mov	r4, r0
 800290a:	460d      	mov	r5, r1
  uint32_t tickstart = 0;   
 
  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800290c:	d904      	bls.n	8002918 <HAL_RCC_ClockConfig+0x18>
 800290e:	48a5      	ldr	r0, [pc, #660]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002910:	f240 2173 	movw	r1, #627	; 0x273
 8002914:	f7fe ff00 	bl	8001718 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002918:	2d07      	cmp	r5, #7
 800291a:	d904      	bls.n	8002926 <HAL_RCC_ClockConfig+0x26>
 800291c:	48a1      	ldr	r0, [pc, #644]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 800291e:	f44f 711d 	mov.w	r1, #628	; 0x274
 8002922:	f7fe fef9 	bl	8001718 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002926:	4ba0      	ldr	r3, [pc, #640]	; (8002ba8 <HAL_RCC_ClockConfig+0x2a8>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	f002 020f 	and.w	r2, r2, #15
 800292e:	4295      	cmp	r5, r2
 8002930:	f240 8081 	bls.w	8002a36 <HAL_RCC_ClockConfig+0x136>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002934:	b2ea      	uxtb	r2, r5
 8002936:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	42ab      	cmp	r3, r5
 8002940:	d001      	beq.n	8002946 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002942:	2001      	movs	r0, #1
 8002944:	bd70      	pop	{r4, r5, r6, pc}
    }

    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	079e      	lsls	r6, r3, #30
 800294a:	d51d      	bpl.n	8002988 <HAL_RCC_ClockConfig+0x88>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800294c:	68a3      	ldr	r3, [r4, #8]
 800294e:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8002952:	d012      	beq.n	800297a <HAL_RCC_ClockConfig+0x7a>
 8002954:	f023 0220 	bic.w	r2, r3, #32
 8002958:	2a90      	cmp	r2, #144	; 0x90
 800295a:	d00e      	beq.n	800297a <HAL_RCC_ClockConfig+0x7a>
 800295c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002960:	2aa0      	cmp	r2, #160	; 0xa0
 8002962:	d00a      	beq.n	800297a <HAL_RCC_ClockConfig+0x7a>
 8002964:	f023 0210 	bic.w	r2, r3, #16
 8002968:	2ac0      	cmp	r2, #192	; 0xc0
 800296a:	d006      	beq.n	800297a <HAL_RCC_ClockConfig+0x7a>
 800296c:	2bf0      	cmp	r3, #240	; 0xf0
 800296e:	d004      	beq.n	800297a <HAL_RCC_ClockConfig+0x7a>
 8002970:	488c      	ldr	r0, [pc, #560]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002972:	f240 218a 	movw	r1, #650	; 0x28a
 8002976:	f7fe fecf 	bl	8001718 <assert_failed>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800297a:	498c      	ldr	r1, [pc, #560]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 800297c:	688b      	ldr	r3, [r1, #8]
 800297e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002982:	68a3      	ldr	r3, [r4, #8]
 8002984:	4313      	orrs	r3, r2
 8002986:	608b      	str	r3, [r1, #8]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	07dd      	lsls	r5, r3, #31
 800298c:	d404      	bmi.n	8002998 <HAL_RCC_ClockConfig+0x98>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298e:	6823      	ldr	r3, [r4, #0]
 8002990:	0758      	lsls	r0, r3, #29
 8002992:	f100 80ce 	bmi.w	8002b32 <HAL_RCC_ClockConfig+0x232>
 8002996:	e0e4      	b.n	8002b62 <HAL_RCC_ClockConfig+0x262>
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002998:	6863      	ldr	r3, [r4, #4]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d904      	bls.n	80029a8 <HAL_RCC_ClockConfig+0xa8>
 800299e:	4881      	ldr	r0, [pc, #516]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 80029a0:	f240 2191 	movw	r1, #657	; 0x291
 80029a4:	f7fe feb8 	bl	8001718 <assert_failed>
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029a8:	6862      	ldr	r2, [r4, #4]
 80029aa:	4b80      	ldr	r3, [pc, #512]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 80029ac:	2a01      	cmp	r2, #1
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ae:	6819      	ldr	r1, [r3, #0]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b0:	d102      	bne.n	80029b8 <HAL_RCC_ClockConfig+0xb8>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 80029b6:	e006      	b.n	80029c6 <HAL_RCC_ClockConfig+0xc6>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b8:	2a02      	cmp	r2, #2
 80029ba:	d102      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xc2>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029bc:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 80029c0:	e001      	b.n	80029c6 <HAL_RCC_ClockConfig+0xc6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c2:	f011 0f02 	tst.w	r1, #2
 80029c6:	d0bc      	beq.n	8002942 <HAL_RCC_ClockConfig+0x42>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029c8:	6899      	ldr	r1, [r3, #8]
 80029ca:	f021 0103 	bic.w	r1, r1, #3
 80029ce:	430a      	orrs	r2, r1
 80029d0:	609a      	str	r2, [r3, #8]
 
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d2:	f001 f963 	bl	8003c9c <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029d6:	6863      	ldr	r3, [r4, #4]
 80029d8:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029da:	4605      	mov	r5, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029dc:	d10e      	bne.n	80029fc <HAL_RCC_ClockConfig+0xfc>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80029de:	4b73      	ldr	r3, [pc, #460]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d0d1      	beq.n	800298e <HAL_RCC_ClockConfig+0x8e>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ea:	f001 f957 	bl	8003c9c <HAL_GetTick>
 80029ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80029f2:	1b40      	subs	r0, r0, r5
 80029f4:	4298      	cmp	r0, r3
 80029f6:	d9f2      	bls.n	80029de <HAL_RCC_ClockConfig+0xde>
          {
            return HAL_TIMEOUT;
 80029f8:	2003      	movs	r0, #3
 80029fa:	bd70      	pop	{r4, r5, r6, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d114      	bne.n	8002a2a <HAL_RCC_ClockConfig+0x12a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a00:	4b6a      	ldr	r3, [pc, #424]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 030c 	and.w	r3, r3, #12
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d0c0      	beq.n	800298e <HAL_RCC_ClockConfig+0x8e>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0c:	f001 f946 	bl	8003c9c <HAL_GetTick>
 8002a10:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a14:	1b40      	subs	r0, r0, r5
 8002a16:	4298      	cmp	r0, r3
 8002a18:	d9f2      	bls.n	8002a00 <HAL_RCC_ClockConfig+0x100>
 8002a1a:	e7ed      	b.n	80029f8 <HAL_RCC_ClockConfig+0xf8>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a1c:	f001 f93e 	bl	8003c9c <HAL_GetTick>
 8002a20:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a24:	1b40      	subs	r0, r0, r5
 8002a26:	4298      	cmp	r0, r3
 8002a28:	d8e6      	bhi.n	80029f8 <HAL_RCC_ClockConfig+0xf8>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002a2a:	4b60      	ldr	r3, [pc, #384]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f013 0f0c 	tst.w	r3, #12
 8002a32:	d1f3      	bne.n	8002a1c <HAL_RCC_ClockConfig+0x11c>
 8002a34:	e7ab      	b.n	800298e <HAL_RCC_ClockConfig+0x8e>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	0799      	lsls	r1, r3, #30
 8002a3a:	d51d      	bpl.n	8002a78 <HAL_RCC_ClockConfig+0x178>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002a3c:	68a3      	ldr	r3, [r4, #8]
 8002a3e:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8002a42:	d012      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16a>
 8002a44:	f023 0220 	bic.w	r2, r3, #32
 8002a48:	2a90      	cmp	r2, #144	; 0x90
 8002a4a:	d00e      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16a>
 8002a4c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002a50:	2aa0      	cmp	r2, #160	; 0xa0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16a>
 8002a54:	f023 0210 	bic.w	r2, r3, #16
 8002a58:	2ac0      	cmp	r2, #192	; 0xc0
 8002a5a:	d006      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16a>
 8002a5c:	2bf0      	cmp	r3, #240	; 0xf0
 8002a5e:	d004      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16a>
 8002a60:	4850      	ldr	r0, [pc, #320]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002a62:	f240 21d9 	movw	r1, #729	; 0x2d9
 8002a66:	f7fe fe57 	bl	8001718 <assert_failed>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a6a:	4950      	ldr	r1, [pc, #320]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002a6c:	688b      	ldr	r3, [r1, #8]
 8002a6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a72:	68a3      	ldr	r3, [r4, #8]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	608b      	str	r3, [r1, #8]
    }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a78:	6823      	ldr	r3, [r4, #0]
 8002a7a:	07da      	lsls	r2, r3, #31
 8002a7c:	d409      	bmi.n	8002a92 <HAL_RCC_ClockConfig+0x192>
        }
      }
    }
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7e:	4b4a      	ldr	r3, [pc, #296]	; (8002ba8 <HAL_RCC_ClockConfig+0x2a8>)
 8002a80:	b2ea      	uxtb	r2, r5
 8002a82:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	42ab      	cmp	r3, r5
 8002a8c:	f47f af59 	bne.w	8002942 <HAL_RCC_ClockConfig+0x42>
 8002a90:	e77d      	b.n	800298e <HAL_RCC_ClockConfig+0x8e>
    }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002a92:	6863      	ldr	r3, [r4, #4]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d904      	bls.n	8002aa2 <HAL_RCC_ClockConfig+0x1a2>
 8002a98:	4842      	ldr	r0, [pc, #264]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002a9a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8002a9e:	f7fe fe3b 	bl	8001718 <assert_failed>
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa2:	6862      	ldr	r2, [r4, #4]
 8002aa4:	4b41      	ldr	r3, [pc, #260]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002aa6:	2a01      	cmp	r2, #1
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa8:	6819      	ldr	r1, [r3, #0]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aaa:	d102      	bne.n	8002ab2 <HAL_RCC_ClockConfig+0x1b2>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aac:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8002ab0:	e006      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x1c0>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ab2:	2a02      	cmp	r2, #2
 8002ab4:	d102      	bne.n	8002abc <HAL_RCC_ClockConfig+0x1bc>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab6:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 8002aba:	e001      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x1c0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002abc:	f011 0f02 	tst.w	r1, #2
 8002ac0:	f43f af3f 	beq.w	8002942 <HAL_RCC_ClockConfig+0x42>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ac4:	6899      	ldr	r1, [r3, #8]
 8002ac6:	f021 0103 	bic.w	r1, r1, #3
 8002aca:	430a      	orrs	r2, r1
 8002acc:	609a      	str	r2, [r3, #8]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ace:	f001 f8e5 	bl	8003c9c <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad2:	6863      	ldr	r3, [r4, #4]
 8002ad4:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad6:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad8:	d10d      	bne.n	8002af6 <HAL_RCC_ClockConfig+0x1f6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002ada:	4b34      	ldr	r3, [pc, #208]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d0cb      	beq.n	8002a7e <HAL_RCC_ClockConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae6:	f001 f8d9 	bl	8003c9c <HAL_GetTick>
 8002aea:	f241 3388 	movw	r3, #5000	; 0x1388
 8002aee:	1b80      	subs	r0, r0, r6
 8002af0:	4298      	cmp	r0, r3
 8002af2:	d9f2      	bls.n	8002ada <HAL_RCC_ClockConfig+0x1da>
 8002af4:	e780      	b.n	80029f8 <HAL_RCC_ClockConfig+0xf8>
          {
            return HAL_TIMEOUT;
          } 
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d115      	bne.n	8002b26 <HAL_RCC_ClockConfig+0x226>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002afa:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d0bb      	beq.n	8002a7e <HAL_RCC_ClockConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b06:	f001 f8c9 	bl	8003c9c <HAL_GetTick>
 8002b0a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b0e:	1b80      	subs	r0, r0, r6
 8002b10:	4298      	cmp	r0, r3
 8002b12:	d9f2      	bls.n	8002afa <HAL_RCC_ClockConfig+0x1fa>
 8002b14:	e770      	b.n	80029f8 <HAL_RCC_ClockConfig+0xf8>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b16:	f001 f8c1 	bl	8003c9c <HAL_GetTick>
 8002b1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b1e:	1b80      	subs	r0, r0, r6
 8002b20:	4298      	cmp	r0, r3
 8002b22:	f63f af69 	bhi.w	80029f8 <HAL_RCC_ClockConfig+0xf8>
          } 
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f013 0f0c 	tst.w	r3, #12
 8002b2e:	d1f2      	bne.n	8002b16 <HAL_RCC_ClockConfig+0x216>
 8002b30:	e7a5      	b.n	8002a7e <HAL_RCC_ClockConfig+0x17e>
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002b32:	68e3      	ldr	r3, [r4, #12]
 8002b34:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8002b38:	d00c      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x254>
 8002b3a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002b3e:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8002b42:	d007      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x254>
 8002b44:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002b48:	d004      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x254>
 8002b4a:	4816      	ldr	r0, [pc, #88]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002b4c:	f44f 714c 	mov.w	r1, #816	; 0x330
 8002b50:	f7fe fde2 	bl	8001718 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b54:	4915      	ldr	r1, [pc, #84]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002b56:	688b      	ldr	r3, [r1, #8]
 8002b58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b5c:	68e3      	ldr	r3, [r4, #12]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	071b      	lsls	r3, r3, #28
 8002b66:	d518      	bpl.n	8002b9a <HAL_RCC_ClockConfig+0x29a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002b68:	6923      	ldr	r3, [r4, #16]
 8002b6a:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8002b6e:	d00c      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x28a>
 8002b70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002b74:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8002b78:	d007      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x28a>
 8002b7a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002b7e:	d004      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x28a>
 8002b80:	4808      	ldr	r0, [pc, #32]	; (8002ba4 <HAL_RCC_ClockConfig+0x2a4>)
 8002b82:	f240 3137 	movw	r1, #823	; 0x337
 8002b86:	f7fe fdc7 	bl	8001718 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b8a:	4a08      	ldr	r2, [pc, #32]	; (8002bac <HAL_RCC_ClockConfig+0x2ac>)
 8002b8c:	6921      	ldr	r1, [r4, #16]
 8002b8e:	6893      	ldr	r3, [r2, #8]
 8002b90:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002b94:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002b98:	6093      	str	r3, [r2, #8]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b9a:	200f      	movs	r0, #15
 8002b9c:	f001 f84e 	bl	8003c3c <HAL_InitTick>
  
  return HAL_OK;
 8002ba0:	2000      	movs	r0, #0
}
 8002ba2:	bd70      	pop	{r4, r5, r6, pc}
 8002ba4:	0800943d 	.word	0x0800943d
 8002ba8:	40023c00 	.word	0x40023c00
 8002bac:	40023800 	.word	0x40023800

08002bb0 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb0:	b530      	push	{r4, r5, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bb2:	4c1d      	ldr	r4, [pc, #116]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002bb4:	68a3      	ldr	r3, [r4, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d030      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x70>
 8002bbe:	2b08      	cmp	r3, #8
 8002bc0:	d130      	bne.n	8002c24 <HAL_RCC_GetSysClockFreq+0x74>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc2:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bc4:	6863      	ldr	r3, [r4, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc6:	f002 053f 	and.w	r5, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bca:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002bce:	f647 71c0 	movw	r1, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002bd2:	6863      	ldr	r3, [r4, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd4:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	fab1 f181 	clz	r1, r1
 8002bdc:	f647 70c0 	movw	r0, #32704	; 0x7fc0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002be0:	bf04      	itt	eq
 8002be2:	4a12      	ldreq	r2, [pc, #72]	; (8002c2c <HAL_RCC_GetSysClockFreq+0x7c>)
 8002be4:	fbb2 f2f5 	udiveq	r2, r2, r5
 8002be8:	b2c9      	uxtb	r1, r1
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002bea:	ea00 0003 	and.w	r0, r0, r3
 8002bee:	fa20 f001 	lsr.w	r0, r0, r1
 8002bf2:	bf1c      	itt	ne
 8002bf4:	490e      	ldrne	r1, [pc, #56]	; (8002c30 <HAL_RCC_GetSysClockFreq+0x80>)
 8002bf6:	fbb1 f2f5 	udivne	r2, r1, r5
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002bfa:	fb02 f300 	mul.w	r3, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002c00:	6850      	ldr	r0, [r2, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c02:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c06:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c0a:	fab2 f282 	clz	r2, r2
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8002c14:	40d0      	lsrs	r0, r2
 8002c16:	3001      	adds	r0, #1
 8002c18:	0040      	lsls	r0, r0, #1
      
      sysclockfreq = pllvco/pllp;
 8002c1a:	fbb3 f0f0 	udiv	r0, r3, r0
 8002c1e:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c20:	4803      	ldr	r0, [pc, #12]	; (8002c30 <HAL_RCC_GetSysClockFreq+0x80>)
 8002c22:	bd30      	pop	{r4, r5, pc}
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c24:	4801      	ldr	r0, [pc, #4]	; (8002c2c <HAL_RCC_GetSysClockFreq+0x7c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c26:	bd30      	pop	{r4, r5, pc}
 8002c28:	40023800 	.word	0x40023800
 8002c2c:	00f42400 	.word	0x00f42400
 8002c30:	007a1200 	.word	0x007a1200

08002c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c34:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002c36:	f7ff ffbb 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 8002c3a:	4b09      	ldr	r3, [pc, #36]	; (8002c60 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	23f0      	movs	r3, #240	; 0xf0
 8002c40:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c44:	fab3 f383 	clz	r3, r3
 8002c48:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c52:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <HAL_RCC_GetHCLKFreq+0x30>)
 8002c54:	5cd3      	ldrb	r3, [r2, r3]
 8002c56:	40d8      	lsrs	r0, r3
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <HAL_RCC_GetHCLKFreq+0x34>)
 8002c5a:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002c5c:	bd08      	pop	{r3, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	0800942d 	.word	0x0800942d
 8002c68:	20000000 	.word	0x20000000

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8002c6c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002c6e:	f7ff ffe1 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002c72:	4b08      	ldr	r3, [pc, #32]	; (8002c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c74:	689a      	ldr	r2, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c7a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c7e:	fab3 f383 	clz	r3, r3
 8002c82:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8c:	4a02      	ldr	r2, [pc, #8]	; (8002c98 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002c8e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002c90:	40d8      	lsrs	r0, r3
 8002c92:	bd08      	pop	{r3, pc}
 8002c94:	40023800 	.word	0x40023800
 8002c98:	0800942d 	.word	0x0800942d

08002c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c9c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002c9e:	f7ff ffc9 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ca4:	689a      	ldr	r2, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002caa:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	f402 4260 	and.w	r2, r2, #57344	; 0xe000
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbc:	4a02      	ldr	r2, [pc, #8]	; (8002cc8 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002cbe:	5cd3      	ldrb	r3, [r2, r3]
} 
 8002cc0:	40d8      	lsrs	r0, r3
 8002cc2:	bd08      	pop	{r3, pc}
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	0800942d 	.word	0x0800942d

08002ccc <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ccc:	230f      	movs	r3, #15
 8002cce:	6003      	str	r3, [r0, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <HAL_RCC_GetClockConfig+0x34>)
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	f002 0203 	and.w	r2, r2, #3
 8002cd8:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002ce0:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002ce8:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <HAL_RCC_GetClockConfig+0x38>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	600b      	str	r3, [r1, #0]
 8002cfe:	4770      	bx	lr
 8002d00:	40023800 	.word	0x40023800
 8002d04:	40023c00 	.word	0x40023c00

08002d08 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d08:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0;
  uint32_t pclk1 = 0;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	2800      	cmp	r0, #0
 8002d0e:	f000 80bb 	beq.w	8002e88 <HAL_I2C_Init+0x180>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002d12:	6803      	ldr	r3, [r0, #0]
 8002d14:	4a5d      	ldr	r2, [pc, #372]	; (8002e8c <HAL_I2C_Init+0x184>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00c      	beq.n	8002d34 <HAL_I2C_Init+0x2c>
 8002d1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d008      	beq.n	8002d34 <HAL_I2C_Init+0x2c>
 8002d22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d004      	beq.n	8002d34 <HAL_I2C_Init+0x2c>
 8002d2a:	4859      	ldr	r0, [pc, #356]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d2c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002d30:	f7fe fcf2 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002d34:	6863      	ldr	r3, [r4, #4]
 8002d36:	4a57      	ldr	r2, [pc, #348]	; (8002e94 <HAL_I2C_Init+0x18c>)
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d904      	bls.n	8002d48 <HAL_I2C_Init+0x40>
 8002d3e:	4854      	ldr	r0, [pc, #336]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d40:	f240 112d 	movw	r1, #301	; 0x12d
 8002d44:	f7fe fce8 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002d48:	68a3      	ldr	r3, [r4, #8]
 8002d4a:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8002d4e:	d004      	beq.n	8002d5a <HAL_I2C_Init+0x52>
 8002d50:	484f      	ldr	r0, [pc, #316]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d52:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8002d56:	f7fe fcdf 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002d5a:	68e3      	ldr	r3, [r4, #12]
 8002d5c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d60:	f023 0303 	bic.w	r3, r3, #3
 8002d64:	b123      	cbz	r3, 8002d70 <HAL_I2C_Init+0x68>
 8002d66:	484a      	ldr	r0, [pc, #296]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d68:	f240 112f 	movw	r1, #303	; 0x12f
 8002d6c:	f7fe fcd4 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002d70:	6923      	ldr	r3, [r4, #16]
 8002d72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d7a:	d004      	beq.n	8002d86 <HAL_I2C_Init+0x7e>
 8002d7c:	4844      	ldr	r0, [pc, #272]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d7e:	f44f 7198 	mov.w	r1, #304	; 0x130
 8002d82:	f7fe fcc9 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002d86:	6963      	ldr	r3, [r4, #20]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d904      	bls.n	8002d96 <HAL_I2C_Init+0x8e>
 8002d8c:	4840      	ldr	r0, [pc, #256]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002d8e:	f240 1131 	movw	r1, #305	; 0x131
 8002d92:	f7fe fcc1 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002d96:	69a3      	ldr	r3, [r4, #24]
 8002d98:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8002d9c:	d004      	beq.n	8002da8 <HAL_I2C_Init+0xa0>
 8002d9e:	483c      	ldr	r0, [pc, #240]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002da0:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002da4:	f7fe fcb8 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002da8:	69e3      	ldr	r3, [r4, #28]
 8002daa:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8002dae:	d004      	beq.n	8002dba <HAL_I2C_Init+0xb2>
 8002db0:	4837      	ldr	r0, [pc, #220]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002db2:	f240 1133 	movw	r1, #307	; 0x133
 8002db6:	f7fe fcaf 	bl	8001718 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002dba:	6a23      	ldr	r3, [r4, #32]
 8002dbc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8002dc0:	d004      	beq.n	8002dcc <HAL_I2C_Init+0xc4>
 8002dc2:	4833      	ldr	r0, [pc, #204]	; (8002e90 <HAL_I2C_Init+0x188>)
 8002dc4:	f44f 719a 	mov.w	r1, #308	; 0x134
 8002dc8:	f7fe fca6 	bl	8001718 <assert_failed>

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002dcc:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002dd0:	b913      	cbnz	r3, 8002dd8 <HAL_I2C_Init+0xd0>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	f7fe fcf0 	bl	80017b8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dd8:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002dda:	4d2f      	ldr	r5, [pc, #188]	; (8002e98 <HAL_I2C_Init+0x190>)
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002de2:	6813      	ldr	r3, [r2, #0]
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dea:	f7ff ff3f 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002dee:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002df0:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002df2:	492a      	ldr	r1, [pc, #168]	; (8002e9c <HAL_I2C_Init+0x194>)
 8002df4:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002df8:	42ab      	cmp	r3, r5
 8002dfa:	462e      	mov	r6, r5
 8002dfc:	bf88      	it	hi
 8002dfe:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002e02:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002e04:	bf82      	ittt	hi
 8002e06:	4369      	mulhi	r1, r5
 8002e08:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8002e0c:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002e10:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002e12:	f101 0101 	add.w	r1, r1, #1
 8002e16:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002e18:	d808      	bhi.n	8002e2c <HAL_I2C_Init+0x124>
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e20:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	bf98      	it	ls
 8002e28:	2004      	movls	r0, #4
 8002e2a:	e016      	b.n	8002e5a <HAL_I2C_Init+0x152>
 8002e2c:	68a1      	ldr	r1, [r4, #8]
 8002e2e:	b949      	cbnz	r1, 8002e44 <HAL_I2C_Init+0x13c>
 8002e30:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002e34:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e38:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002e3c:	b163      	cbz	r3, 8002e58 <HAL_I2C_Init+0x150>
 8002e3e:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8002e42:	e00a      	b.n	8002e5a <HAL_I2C_Init+0x152>
 8002e44:	2119      	movs	r1, #25
 8002e46:	434b      	muls	r3, r1
 8002e48:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e4c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002e50:	b113      	cbz	r3, 8002e58 <HAL_I2C_Init+0x150>
 8002e52:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002e56:	e000      	b.n	8002e5a <HAL_I2C_Init+0x152>
 8002e58:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e5a:	6a21      	ldr	r1, [r4, #32]
 8002e5c:	69e3      	ldr	r3, [r4, #28]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002e5e:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e60:	430b      	orrs	r3, r1
 8002e62:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002e64:	68e1      	ldr	r1, [r4, #12]
 8002e66:	6923      	ldr	r3, [r4, #16]
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002e6c:	69a1      	ldr	r1, [r4, #24]
 8002e6e:	6963      	ldr	r3, [r4, #20]
 8002e70:	430b      	orrs	r3, r1
 8002e72:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e74:	6813      	ldr	r3, [r2, #0]
 8002e76:	f043 0301 	orr.w	r3, r3, #1
 8002e7a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002e7e:	2301      	movs	r3, #1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e80:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 8002e82:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8002e86:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8002e88:	2001      	movs	r0, #1

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;

  return HAL_OK;
}
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}
 8002e8c:	40005400 	.word	0x40005400
 8002e90:	0800948c 	.word	0x0800948c
 8002e94:	00061a7f 	.word	0x00061a7f
 8002e98:	000186a0 	.word	0x000186a0
 8002e9c:	000f4240 	.word	0x000f4240

08002ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002ea0:	1ec3      	subs	r3, r0, #3
 8002ea2:	2b04      	cmp	r3, #4
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea4:	b510      	push	{r4, lr}
 8002ea6:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002ea8:	d903      	bls.n	8002eb2 <HAL_NVIC_SetPriorityGrouping+0x12>
 8002eaa:	4809      	ldr	r0, [pc, #36]	; (8002ed0 <HAL_NVIC_SetPriorityGrouping+0x30>)
 8002eac:	21a4      	movs	r1, #164	; 0xa4
 8002eae:	f7fe fc33 	bl	8001718 <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eb2:	4a08      	ldr	r2, [pc, #32]	; (8002ed4 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8002eb4:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002eb6:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002eba:	400b      	ands	r3, r1
 8002ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8002ec4:	f004 0407 	and.w	r4, r4, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8002ec8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002ecc:	60d3      	str	r3, [r2, #12]
 8002ece:	bd10      	pop	{r4, pc}
 8002ed0:	080094db 	.word	0x080094db
 8002ed4:	e000ed00 	.word	0xe000ed00

08002ed8 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ed8:	2a0f      	cmp	r2, #15
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eda:	b570      	push	{r4, r5, r6, lr}
 8002edc:	4605      	mov	r5, r0
 8002ede:	460c      	mov	r4, r1
 8002ee0:	4616      	mov	r6, r2
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ee2:	d903      	bls.n	8002eec <HAL_NVIC_SetPriority+0x14>
 8002ee4:	481a      	ldr	r0, [pc, #104]	; (8002f50 <HAL_NVIC_SetPriority+0x78>)
 8002ee6:	21bc      	movs	r1, #188	; 0xbc
 8002ee8:	f7fe fc16 	bl	8001718 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002eec:	2c0f      	cmp	r4, #15
 8002eee:	d903      	bls.n	8002ef8 <HAL_NVIC_SetPriority+0x20>
 8002ef0:	4817      	ldr	r0, [pc, #92]	; (8002f50 <HAL_NVIC_SetPriority+0x78>)
 8002ef2:	21bd      	movs	r1, #189	; 0xbd
 8002ef4:	f7fe fc10 	bl	8001718 <assert_failed>

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002ef8:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <HAL_NVIC_SetPriority+0x7c>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002f00:	f1c3 0207 	rsb	r2, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002f04:	1d19      	adds	r1, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002f06:	2a04      	cmp	r2, #4
 8002f08:	bf28      	it	cs
 8002f0a:	2204      	movcs	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002f0c:	2906      	cmp	r1, #6
 8002f0e:	bf8c      	ite	hi
 8002f10:	3b03      	subhi	r3, #3
 8002f12:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002f14:	2101      	movs	r1, #1
 8002f16:	fa01 f003 	lsl.w	r0, r1, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002f1a:	4091      	lsls	r1, r2
 8002f1c:	3901      	subs	r1, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002f1e:	3801      	subs	r0, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002f20:	400c      	ands	r4, r1
 8002f22:	409c      	lsls	r4, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002f24:	4006      	ands	r6, r0
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8002f26:	2d00      	cmp	r5, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002f28:	ea44 0406 	orr.w	r4, r4, r6
 8002f2c:	ea4f 1404 	mov.w	r4, r4, lsl #4
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002f30:	bfaf      	iteee	ge
 8002f32:	f105 4560 	addge.w	r5, r5, #3758096384	; 0xe0000000
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002f36:	f005 050f 	andlt.w	r5, r5, #15
 8002f3a:	4b07      	ldrlt	r3, [pc, #28]	; (8002f58 <HAL_NVIC_SetPriority+0x80>)
 8002f3c:	b2e4      	uxtblt	r4, r4
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002f3e:	bfa5      	ittet	ge
 8002f40:	f505 4561 	addge.w	r5, r5, #57600	; 0xe100
 8002f44:	b2e4      	uxtbge	r4, r4
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002f46:	555c      	strblt	r4, [r3, r5]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002f48:	f885 4300 	strbge.w	r4, [r5, #768]	; 0x300
 8002f4c:	bd70      	pop	{r4, r5, r6, pc}
 8002f4e:	bf00      	nop
 8002f50:	080094db 	.word	0x080094db
 8002f54:	e000ed00 	.word	0xe000ed00
 8002f58:	e000ed14 	.word	0xe000ed14

08002f5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f5c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002f5e:	1e04      	subs	r4, r0, #0
 8002f60:	da03      	bge.n	8002f6a <HAL_NVIC_EnableIRQ+0xe>
 8002f62:	4806      	ldr	r0, [pc, #24]	; (8002f7c <HAL_NVIC_EnableIRQ+0x20>)
 8002f64:	21d0      	movs	r1, #208	; 0xd0
 8002f66:	f7fe fbd7 	bl	8001718 <assert_failed>
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002f6a:	0961      	lsrs	r1, r4, #5
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f004 041f 	and.w	r4, r4, #31
 8002f72:	4a03      	ldr	r2, [pc, #12]	; (8002f80 <HAL_NVIC_EnableIRQ+0x24>)
 8002f74:	40a3      	lsls	r3, r4
 8002f76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002f7a:	bd10      	pop	{r4, pc}
 8002f7c:	080094db 	.word	0x080094db
 8002f80:	e000e100 	.word	0xe000e100

08002f84 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002f84:	3801      	subs	r0, #1
 8002f86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002f8a:	bf3f      	itttt	cc
 8002f8c:	4b06      	ldrcc	r3, [pc, #24]	; (8002fa8 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002f8e:	4a07      	ldrcc	r2, [pc, #28]	; (8002fac <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002f90:	6058      	strcc	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002f92:	21f0      	movcc	r1, #240	; 0xf0
 8002f94:	bf3f      	itttt	cc
 8002f96:	f882 1023 	strbcc.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002f9a:	2000      	movcc	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f9c:	2207      	movcc	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002f9e:	6098      	strcc	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa0:	bf34      	ite	cc
 8002fa2:	601a      	strcc	r2, [r3, #0]
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002fa4:	2001      	movcs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002fa6:	4770      	bx	lr
 8002fa8:	e000e010 	.word	0xe000e010
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmpreg = 0x00;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));  
 8002fb4:	6842      	ldr	r2, [r0, #4]
 8002fb6:	4b62      	ldr	r3, [pc, #392]	; (8003140 <UART_SetConfig+0x190>)
 8002fb8:	429a      	cmp	r2, r3
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fba:	4604      	mov	r4, r0
  uint32_t tmpreg = 0x00;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));  
 8002fbc:	d904      	bls.n	8002fc8 <UART_SetConfig+0x18>
 8002fbe:	4861      	ldr	r0, [pc, #388]	; (8003144 <UART_SetConfig+0x194>)
 8002fc0:	f240 712e 	movw	r1, #1838	; 0x72e
 8002fc4:	f7fe fba8 	bl	8001718 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8002fc8:	68e3      	ldr	r3, [r4, #12]
 8002fca:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8002fce:	d004      	beq.n	8002fda <UART_SetConfig+0x2a>
 8002fd0:	485c      	ldr	r0, [pc, #368]	; (8003144 <UART_SetConfig+0x194>)
 8002fd2:	f240 712f 	movw	r1, #1839	; 0x72f
 8002fd6:	f7fe fb9f 	bl	8001718 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8002fda:	6923      	ldr	r3, [r4, #16]
 8002fdc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8002fe0:	d007      	beq.n	8002ff2 <UART_SetConfig+0x42>
 8002fe2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002fe6:	d004      	beq.n	8002ff2 <UART_SetConfig+0x42>
 8002fe8:	4856      	ldr	r0, [pc, #344]	; (8003144 <UART_SetConfig+0x194>)
 8002fea:	f44f 61e6 	mov.w	r1, #1840	; 0x730
 8002fee:	f7fe fb93 	bl	8001718 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8002ff2:	6962      	ldr	r2, [r4, #20]
 8002ff4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	b903      	cbnz	r3, 8002ffe <UART_SetConfig+0x4e>
 8002ffc:	b922      	cbnz	r2, 8003008 <UART_SetConfig+0x58>
 8002ffe:	4851      	ldr	r0, [pc, #324]	; (8003144 <UART_SetConfig+0x194>)
 8003000:	f240 7131 	movw	r1, #1841	; 0x731
 8003004:	f7fe fb88 	bl	8001718 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003008:	6826      	ldr	r6, [r4, #0]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800300a:	6921      	ldr	r1, [r4, #16]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800300c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800300e:	69e0      	ldr	r0, [r4, #28]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003010:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003014:	68e3      	ldr	r3, [r4, #12]
 8003016:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003018:	68a2      	ldr	r2, [r4, #8]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  huart->Instance->CR2 = (uint32_t)tmpreg;
 800301a:	6133      	str	r3, [r6, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800301c:	68f3      	ldr	r3, [r6, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800301e:	4311      	orrs	r1, r2
 8003020:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003022:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003026:	430a      	orrs	r2, r1
 8003028:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800302a:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800302e:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  huart->Instance->CR1 = (uint32_t)tmpreg;
 8003030:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003032:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003034:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003038:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  huart->Instance->CR3 = (uint32_t)tmpreg;
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800303a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800303e:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  huart->Instance->CR3 = (uint32_t)tmpreg;
 8003042:	6173      	str	r3, [r6, #20]
 8003044:	4b40      	ldr	r3, [pc, #256]	; (8003148 <UART_SetConfig+0x198>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003046:	d136      	bne.n	80030b6 <UART_SetConfig+0x106>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003048:	429e      	cmp	r6, r3
 800304a:	d003      	beq.n	8003054 <UART_SetConfig+0xa4>
 800304c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003050:	429e      	cmp	r6, r3
 8003052:	d116      	bne.n	8003082 <UART_SetConfig+0xd2>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003054:	f7ff fe22 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 8003058:	6867      	ldr	r7, [r4, #4]
 800305a:	2519      	movs	r5, #25
 800305c:	4368      	muls	r0, r5
 800305e:	007f      	lsls	r7, r7, #1
 8003060:	fbb0 f7f7 	udiv	r7, r0, r7
 8003064:	f7ff fe1a 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 8003068:	6862      	ldr	r2, [r4, #4]
 800306a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800306e:	4368      	muls	r0, r5
 8003070:	fbb7 f7f8 	udiv	r7, r7, r8
 8003074:	0052      	lsls	r2, r2, #1
 8003076:	013f      	lsls	r7, r7, #4
 8003078:	fbb0 f9f2 	udiv	r9, r0, r2
 800307c:	f7ff fe0e 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 8003080:	e015      	b.n	80030ae <UART_SetConfig+0xfe>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003082:	f7ff fdf3 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8003086:	6867      	ldr	r7, [r4, #4]
 8003088:	2519      	movs	r5, #25
 800308a:	4368      	muls	r0, r5
 800308c:	007f      	lsls	r7, r7, #1
 800308e:	fbb0 f7f7 	udiv	r7, r0, r7
 8003092:	f7ff fdeb 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8003096:	6862      	ldr	r2, [r4, #4]
 8003098:	f04f 0864 	mov.w	r8, #100	; 0x64
 800309c:	4368      	muls	r0, r5
 800309e:	fbb7 f7f8 	udiv	r7, r7, r8
 80030a2:	0052      	lsls	r2, r2, #1
 80030a4:	013f      	lsls	r7, r7, #4
 80030a6:	fbb0 f9f2 	udiv	r9, r0, r2
 80030aa:	f7ff fddf 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80030ae:	4345      	muls	r5, r0
 80030b0:	6860      	ldr	r0, [r4, #4]
 80030b2:	0040      	lsls	r0, r0, #1
 80030b4:	e034      	b.n	8003120 <UART_SetConfig+0x170>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80030b6:	429e      	cmp	r6, r3
 80030b8:	d002      	beq.n	80030c0 <UART_SetConfig+0x110>
 80030ba:	4b24      	ldr	r3, [pc, #144]	; (800314c <UART_SetConfig+0x19c>)
 80030bc:	429e      	cmp	r6, r3
 80030be:	d116      	bne.n	80030ee <UART_SetConfig+0x13e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80030c0:	f7ff fdec 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 80030c4:	6867      	ldr	r7, [r4, #4]
 80030c6:	2519      	movs	r5, #25
 80030c8:	4368      	muls	r0, r5
 80030ca:	00bf      	lsls	r7, r7, #2
 80030cc:	fbb0 f7f7 	udiv	r7, r0, r7
 80030d0:	f7ff fde4 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 80030d4:	6862      	ldr	r2, [r4, #4]
 80030d6:	f04f 0864 	mov.w	r8, #100	; 0x64
 80030da:	4368      	muls	r0, r5
 80030dc:	fbb7 f7f8 	udiv	r7, r7, r8
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	013f      	lsls	r7, r7, #4
 80030e4:	fbb0 f9f2 	udiv	r9, r0, r2
 80030e8:	f7ff fdd8 	bl	8002c9c <HAL_RCC_GetPCLK2Freq>
 80030ec:	e015      	b.n	800311a <UART_SetConfig+0x16a>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80030ee:	f7ff fdbd 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80030f2:	6867      	ldr	r7, [r4, #4]
 80030f4:	2519      	movs	r5, #25
 80030f6:	4368      	muls	r0, r5
 80030f8:	00bf      	lsls	r7, r7, #2
 80030fa:	fbb0 f7f7 	udiv	r7, r0, r7
 80030fe:	f7ff fdb5 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8003102:	6862      	ldr	r2, [r4, #4]
 8003104:	f04f 0864 	mov.w	r8, #100	; 0x64
 8003108:	4368      	muls	r0, r5
 800310a:	fbb7 f7f8 	udiv	r7, r7, r8
 800310e:	0092      	lsls	r2, r2, #2
 8003110:	013f      	lsls	r7, r7, #4
 8003112:	fbb0 f9f2 	udiv	r9, r0, r2
 8003116:	f7ff fda9 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 800311a:	4345      	muls	r5, r0
 800311c:	6860      	ldr	r0, [r4, #4]
 800311e:	0080      	lsls	r0, r0, #2
 8003120:	fbb5 f0f0 	udiv	r0, r5, r0
 8003124:	fbb0 f0f8 	udiv	r0, r0, r8
 8003128:	fb08 9210 	mls	r2, r8, r0, r9
 800312c:	0112      	lsls	r2, r2, #4
 800312e:	3232      	adds	r2, #50	; 0x32
 8003130:	fbb2 f3f8 	udiv	r3, r2, r8
 8003134:	f003 030f 	and.w	r3, r3, #15
 8003138:	433b      	orrs	r3, r7
 800313a:	60b3      	str	r3, [r6, #8]
 800313c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003140:	00a037a0 	.word	0x00a037a0
 8003144:	0800952d 	.word	0x0800952d
 8003148:	40011000 	.word	0x40011000
 800314c:	40011400 	.word	0x40011400

08003150 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003150:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003152:	4604      	mov	r4, r0
 8003154:	2800      	cmp	r0, #0
 8003156:	d06c      	beq.n	8003232 <HAL_UART_Init+0xe2>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8003158:	6981      	ldr	r1, [r0, #24]
 800315a:	6803      	ldr	r3, [r0, #0]
 800315c:	4a36      	ldr	r2, [pc, #216]	; (8003238 <HAL_UART_Init+0xe8>)
 800315e:	b1c1      	cbz	r1, 8003192 <HAL_UART_Init+0x42>
  { 
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8003160:	4293      	cmp	r3, r2
 8003162:	d00f      	beq.n	8003184 <HAL_UART_Init+0x34>
 8003164:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 8003168:	4293      	cmp	r3, r2
 800316a:	d00b      	beq.n	8003184 <HAL_UART_Init+0x34>
 800316c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003170:	4293      	cmp	r3, r2
 8003172:	d007      	beq.n	8003184 <HAL_UART_Init+0x34>
 8003174:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 8003178:	4293      	cmp	r3, r2
 800317a:	d003      	beq.n	8003184 <HAL_UART_Init+0x34>
 800317c:	482f      	ldr	r0, [pc, #188]	; (800323c <HAL_UART_Init+0xec>)
 800317e:	21fc      	movs	r1, #252	; 0xfc
 8003180:	f7fe faca 	bl	8001718 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003184:	69a3      	ldr	r3, [r4, #24]
 8003186:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800318a:	d01c      	beq.n	80031c6 <HAL_UART_Init+0x76>
 800318c:	482b      	ldr	r0, [pc, #172]	; (800323c <HAL_UART_Init+0xec>)
 800318e:	21fd      	movs	r1, #253	; 0xfd
 8003190:	e017      	b.n	80031c2 <HAL_UART_Init+0x72>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8003192:	4293      	cmp	r3, r2
 8003194:	d017      	beq.n	80031c6 <HAL_UART_Init+0x76>
 8003196:	4a2a      	ldr	r2, [pc, #168]	; (8003240 <HAL_UART_Init+0xf0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d014      	beq.n	80031c6 <HAL_UART_Init+0x76>
 800319c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d010      	beq.n	80031c6 <HAL_UART_Init+0x76>
 80031a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00c      	beq.n	80031c6 <HAL_UART_Init+0x76>
 80031ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d008      	beq.n	80031c6 <HAL_UART_Init+0x76>
 80031b4:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d004      	beq.n	80031c6 <HAL_UART_Init+0x76>
 80031bc:	481f      	ldr	r0, [pc, #124]	; (800323c <HAL_UART_Init+0xec>)
 80031be:	f240 1101 	movw	r1, #257	; 0x101
 80031c2:	f7fe faa9 	bl	8001718 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80031c6:	68a3      	ldr	r3, [r4, #8]
 80031c8:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80031cc:	d004      	beq.n	80031d8 <HAL_UART_Init+0x88>
 80031ce:	481b      	ldr	r0, [pc, #108]	; (800323c <HAL_UART_Init+0xec>)
 80031d0:	f240 1103 	movw	r1, #259	; 0x103
 80031d4:	f7fe faa0 	bl	8001718 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80031d8:	69e3      	ldr	r3, [r4, #28]
 80031da:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 80031de:	d004      	beq.n	80031ea <HAL_UART_Init+0x9a>
 80031e0:	4816      	ldr	r0, [pc, #88]	; (800323c <HAL_UART_Init+0xec>)
 80031e2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80031e6:	f7fe fa97 	bl	8001718 <assert_failed>
  
  if(huart->State == HAL_UART_STATE_RESET)
 80031ea:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80031ee:	b913      	cbnz	r3, 80031f6 <HAL_UART_Init+0xa6>
  {  
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80031f0:	4620      	mov	r0, r4
 80031f2:	f7fe faad 	bl	8001750 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031f6:	6822      	ldr	r2, [r4, #0]
  {  
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 80031f8:	2302      	movs	r3, #2
 80031fa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031fe:	68d3      	ldr	r3, [r2, #12]
 8003200:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003204:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003206:	4620      	mov	r0, r4
 8003208:	f7ff fed2 	bl	8002fb0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800320c:	6823      	ldr	r3, [r4, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003214:	611a      	str	r2, [r3, #16]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800321c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800321e:	68da      	ldr	r2, [r3, #12]
 8003220:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003224:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003226:	2000      	movs	r0, #0
  huart->State= HAL_UART_STATE_READY;
 8003228:	2301      	movs	r3, #1
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800322a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 800322c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8003230:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8003232:	2001      	movs	r0, #1
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8003234:	bd10      	pop	{r4, pc}
 8003236:	bf00      	nop
 8003238:	40011000 	.word	0x40011000
 800323c:	0800952d 	.word	0x0800952d
 8003240:	40004400 	.word	0x40004400

08003244 <FSMC_NORSRAM_Init>:
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
  uint32_t tmpr = 0;
    
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_BANK(Init->NSBank));
 8003244:	680b      	ldr	r3, [r1, #0]
 8003246:	f033 0306 	bics.w	r3, r3, #6
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800324a:	b570      	push	{r4, r5, r6, lr}
 800324c:	4605      	mov	r5, r0
 800324e:	460c      	mov	r4, r1
  uint32_t tmpr = 0;
    
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_BANK(Init->NSBank));
 8003250:	d003      	beq.n	800325a <FSMC_NORSRAM_Init+0x16>
 8003252:	4847      	ldr	r0, [pc, #284]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 8003254:	2197      	movs	r1, #151	; 0x97
 8003256:	f7fe fa5f 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_MUX(Init->DataAddressMux));
 800325a:	6863      	ldr	r3, [r4, #4]
 800325c:	f033 0302 	bics.w	r3, r3, #2
 8003260:	d003      	beq.n	800326a <FSMC_NORSRAM_Init+0x26>
 8003262:	4843      	ldr	r0, [pc, #268]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 8003264:	2198      	movs	r1, #152	; 0x98
 8003266:	f7fe fa57 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_MEMORY(Init->MemoryType));
 800326a:	68a3      	ldr	r3, [r4, #8]
 800326c:	f033 0204 	bics.w	r2, r3, #4
 8003270:	d005      	beq.n	800327e <FSMC_NORSRAM_Init+0x3a>
 8003272:	2b08      	cmp	r3, #8
 8003274:	d003      	beq.n	800327e <FSMC_NORSRAM_Init+0x3a>
 8003276:	483e      	ldr	r0, [pc, #248]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 8003278:	2199      	movs	r1, #153	; 0x99
 800327a:	f7fe fa4d 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 800327e:	68e3      	ldr	r3, [r4, #12]
 8003280:	f033 0210 	bics.w	r2, r3, #16
 8003284:	d005      	beq.n	8003292 <FSMC_NORSRAM_Init+0x4e>
 8003286:	2b20      	cmp	r3, #32
 8003288:	d003      	beq.n	8003292 <FSMC_NORSRAM_Init+0x4e>
 800328a:	4839      	ldr	r0, [pc, #228]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 800328c:	219a      	movs	r1, #154	; 0x9a
 800328e:	f7fe fa43 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_BURSTMODE(Init->BurstAccessMode));
 8003292:	6923      	ldr	r3, [r4, #16]
 8003294:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003298:	d003      	beq.n	80032a2 <FSMC_NORSRAM_Init+0x5e>
 800329a:	4835      	ldr	r0, [pc, #212]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 800329c:	219b      	movs	r1, #155	; 0x9b
 800329e:	f7fe fa3b 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 80032a2:	6963      	ldr	r3, [r4, #20]
 80032a4:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80032a8:	d003      	beq.n	80032b2 <FSMC_NORSRAM_Init+0x6e>
 80032aa:	4831      	ldr	r0, [pc, #196]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032ac:	219c      	movs	r1, #156	; 0x9c
 80032ae:	f7fe fa33 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WRAP_MODE(Init->WrapMode));
 80032b2:	69a3      	ldr	r3, [r4, #24]
 80032b4:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80032b8:	d003      	beq.n	80032c2 <FSMC_NORSRAM_Init+0x7e>
 80032ba:	482d      	ldr	r0, [pc, #180]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032bc:	219d      	movs	r1, #157	; 0x9d
 80032be:	f7fe fa2b 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 80032c2:	69e3      	ldr	r3, [r4, #28]
 80032c4:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80032c8:	d003      	beq.n	80032d2 <FSMC_NORSRAM_Init+0x8e>
 80032ca:	4829      	ldr	r0, [pc, #164]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032cc:	219e      	movs	r1, #158	; 0x9e
 80032ce:	f7fe fa23 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WRITE_OPERATION(Init->WriteOperation));
 80032d2:	6a23      	ldr	r3, [r4, #32]
 80032d4:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80032d8:	d003      	beq.n	80032e2 <FSMC_NORSRAM_Init+0x9e>
 80032da:	4825      	ldr	r0, [pc, #148]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032dc:	219f      	movs	r1, #159	; 0x9f
 80032de:	f7fe fa1b 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WAITE_SIGNAL(Init->WaitSignal));
 80032e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032e4:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80032e8:	d003      	beq.n	80032f2 <FSMC_NORSRAM_Init+0xae>
 80032ea:	4821      	ldr	r0, [pc, #132]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032ec:	21a0      	movs	r1, #160	; 0xa0
 80032ee:	f7fe fa13 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
 80032f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80032f4:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 80032f8:	d003      	beq.n	8003302 <FSMC_NORSRAM_Init+0xbe>
 80032fa:	481d      	ldr	r0, [pc, #116]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 80032fc:	21a1      	movs	r1, #161	; 0xa1
 80032fe:	f7fe fa0b 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
 8003302:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003304:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8003308:	d003      	beq.n	8003312 <FSMC_NORSRAM_Init+0xce>
 800330a:	4819      	ldr	r0, [pc, #100]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 800330c:	21a2      	movs	r1, #162	; 0xa2
 800330e:	f7fe fa03 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
 8003312:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003314:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8003318:	d003      	beq.n	8003322 <FSMC_NORSRAM_Init+0xde>
 800331a:	4815      	ldr	r0, [pc, #84]	; (8003370 <FSMC_NORSRAM_Init+0x12c>)
 800331c:	21a3      	movs	r1, #163	; 0xa3
 800331e:	f7fe f9fb 	bl	8001718 <assert_failed>
 8003322:	6820      	ldr	r0, [r4, #0]
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];

  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8003324:	4a13      	ldr	r2, [pc, #76]	; (8003374 <FSMC_NORSRAM_Init+0x130>)
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8003326:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
                     Init->MemoryType           |\
 800332a:	68a6      	ldr	r6, [r4, #8]
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];

  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800332c:	401a      	ands	r2, r3
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800332e:	6863      	ldr	r3, [r4, #4]
 8003330:	ea46 0103 	orr.w	r1, r6, r3
                     Init->MemoryType           |\
 8003334:	68e3      	ldr	r3, [r4, #12]
 8003336:	4319      	orrs	r1, r3
                     Init->MemoryDataWidth      |\
 8003338:	6923      	ldr	r3, [r4, #16]
 800333a:	4319      	orrs	r1, r3
                     Init->BurstAccessMode      |\
 800333c:	6963      	ldr	r3, [r4, #20]
 800333e:	4319      	orrs	r1, r3
                     Init->WaitSignalPolarity   |\
 8003340:	69a3      	ldr	r3, [r4, #24]
 8003342:	4319      	orrs	r1, r3
                     Init->WrapMode             |\
 8003344:	69e3      	ldr	r3, [r4, #28]
 8003346:	4319      	orrs	r1, r3
                     Init->WaitSignalActive     |\
 8003348:	6a23      	ldr	r3, [r4, #32]
 800334a:	4319      	orrs	r1, r3
                     Init->WriteOperation       |\
 800334c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800334e:	4319      	orrs	r1, r3
                     Init->WaitSignal           |\
 8003350:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003352:	4319      	orrs	r1, r3
                     Init->ExtendedMode         |\
 8003354:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003356:	430b      	orrs	r3, r1
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8003358:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800335a:	430b      	orrs	r3, r1
 800335c:	4313      	orrs	r3, r2
                     Init->ExtendedMode         |\
                     Init->AsynchronousWait     |\
                     Init->WriteBurst
                     );
                    
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800335e:	2e08      	cmp	r6, #8
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8003360:	bf08      	it	eq
 8003362:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
  }
  
  Device->BTCR[Init->NSBank] = tmpr;                   
 8003366:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
  
  return HAL_OK;
}
 800336a:	2000      	movs	r0, #0
 800336c:	bd70      	pop	{r4, r5, r6, pc}
 800336e:	bf00      	nop
 8003370:	0800957d 	.word	0x0800957d
 8003374:	fff70080 	.word	0xfff70080

08003378 <FSMC_NORSRAM_Timing_Init>:
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
  uint32_t tmpr = 0;
  
  /* Check the parameters */
  assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 8003378:	680b      	ldr	r3, [r1, #0]
 800337a:	2b0f      	cmp	r3, #15
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	4605      	mov	r5, r0
 8003380:	460c      	mov	r4, r1
 8003382:	4616      	mov	r6, r2
  uint32_t tmpr = 0;
  
  /* Check the parameters */
  assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 8003384:	d903      	bls.n	800338e <FSMC_NORSRAM_Timing_Init+0x16>
 8003386:	4828      	ldr	r0, [pc, #160]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 8003388:	21f8      	movs	r1, #248	; 0xf8
 800338a:	f7fe f9c5 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 800338e:	6863      	ldr	r3, [r4, #4]
 8003390:	3b01      	subs	r3, #1
 8003392:	2b0e      	cmp	r3, #14
 8003394:	d903      	bls.n	800339e <FSMC_NORSRAM_Timing_Init+0x26>
 8003396:	4824      	ldr	r0, [pc, #144]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 8003398:	21f9      	movs	r1, #249	; 0xf9
 800339a:	f7fe f9bd 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 800339e:	68a3      	ldr	r3, [r4, #8]
 80033a0:	3b01      	subs	r3, #1
 80033a2:	2bfe      	cmp	r3, #254	; 0xfe
 80033a4:	d903      	bls.n	80033ae <FSMC_NORSRAM_Timing_Init+0x36>
 80033a6:	4820      	ldr	r0, [pc, #128]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 80033a8:	21fa      	movs	r1, #250	; 0xfa
 80033aa:	f7fe f9b5 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 80033ae:	68e3      	ldr	r3, [r4, #12]
 80033b0:	2b0f      	cmp	r3, #15
 80033b2:	d903      	bls.n	80033bc <FSMC_NORSRAM_Timing_Init+0x44>
 80033b4:	481c      	ldr	r0, [pc, #112]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 80033b6:	21fb      	movs	r1, #251	; 0xfb
 80033b8:	f7fe f9ae 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 80033bc:	6923      	ldr	r3, [r4, #16]
 80033be:	3b01      	subs	r3, #1
 80033c0:	2b0f      	cmp	r3, #15
 80033c2:	d903      	bls.n	80033cc <FSMC_NORSRAM_Timing_Init+0x54>
 80033c4:	4818      	ldr	r0, [pc, #96]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 80033c6:	21fc      	movs	r1, #252	; 0xfc
 80033c8:	f7fe f9a6 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 80033cc:	6963      	ldr	r3, [r4, #20]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	2b10      	cmp	r3, #16
 80033d2:	d903      	bls.n	80033dc <FSMC_NORSRAM_Timing_Init+0x64>
 80033d4:	4814      	ldr	r0, [pc, #80]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 80033d6:	21fd      	movs	r1, #253	; 0xfd
 80033d8:	f7fe f99e 	bl	8001718 <assert_failed>
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 80033dc:	69a3      	ldr	r3, [r4, #24]
 80033de:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80033e2:	d003      	beq.n	80033ec <FSMC_NORSRAM_Timing_Init+0x74>
 80033e4:	4810      	ldr	r0, [pc, #64]	; (8003428 <FSMC_NORSRAM_Timing_Init+0xb0>)
 80033e6:	21fe      	movs	r1, #254	; 0xfe
 80033e8:	f7fe f996 	bl	8001718 <assert_failed>
 80033ec:	eb05 0286 	add.w	r2, r5, r6, lsl #2
 80033f0:	69a1      	ldr	r1, [r4, #24]
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 80033f2:	6853      	ldr	r3, [r2, #4]
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                    ((Timing->AddressHoldTime) << 4)          |\
                    ((Timing->DataSetupTime) << 8)            |\
 80033f4:	68a5      	ldr	r5, [r4, #8]
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80033f6:	f003 4640 	and.w	r6, r3, #3221225472	; 0xc0000000
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	430b      	orrs	r3, r1
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                    ((Timing->AddressHoldTime) << 4)          |\
 80033fe:	6861      	ldr	r1, [r4, #4]
 8003400:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003404:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
                    ((Timing->DataSetupTime) << 8)            |\
                    ((Timing->BusTurnAroundDuration) << 16)   |\
                    (((Timing->CLKDivision)-1) << 20)         |\
 8003408:	6923      	ldr	r3, [r4, #16]
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                    ((Timing->AddressHoldTime) << 4)          |\
                    ((Timing->DataSetupTime) << 8)            |\
                    ((Timing->BusTurnAroundDuration) << 16)   |\
 800340a:	68e5      	ldr	r5, [r4, #12]
                    (((Timing->CLKDivision)-1) << 20)         |\
 800340c:	3b01      	subs	r3, #1
 800340e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8003412:	ea45 5103 	orr.w	r1, r5, r3, lsl #20
                    (((Timing->DataLatency)-2) << 24)         |\
 8003416:	6963      	ldr	r3, [r4, #20]
 8003418:	3b02      	subs	r3, #2
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800341a:	ea41 6303 	orr.w	r3, r1, r3, lsl #24
 800341e:	4333      	orrs	r3, r6
                    ((Timing->BusTurnAroundDuration) << 16)   |\
                    (((Timing->CLKDivision)-1) << 20)         |\
                    (((Timing->DataLatency)-2) << 24)         |\
                    (Timing->AccessMode));
  
  Device->BTCR[Bank + 1] = tmpr; 
 8003420:	6053      	str	r3, [r2, #4]
  
  return HAL_OK;   
}
 8003422:	2000      	movs	r0, #0
 8003424:	bd70      	pop	{r4, r5, r6, pc}
 8003426:	bf00      	nop
 8003428:	0800957d 	.word	0x0800957d

0800342c <FSMC_NORSRAM_Extended_Timing_Init>:
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
  uint32_t tmpr = 0;
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800342c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	4605      	mov	r5, r0
 8003434:	460c      	mov	r4, r1
 8003436:	4616      	mov	r6, r2
  uint32_t tmpr = 0;
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8003438:	d156      	bne.n	80034e8 <FSMC_NORSRAM_Extended_Timing_Init+0xbc>
  {
    /* Check the parameters */  
    assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 800343a:	680b      	ldr	r3, [r1, #0]
 800343c:	2b0f      	cmp	r3, #15
 800343e:	d904      	bls.n	800344a <FSMC_NORSRAM_Extended_Timing_Init+0x1e>
 8003440:	482c      	ldr	r0, [pc, #176]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 8003442:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003446:	f7fe f967 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 800344a:	6863      	ldr	r3, [r4, #4]
 800344c:	3b01      	subs	r3, #1
 800344e:	2b0e      	cmp	r3, #14
 8003450:	d904      	bls.n	800345c <FSMC_NORSRAM_Extended_Timing_Init+0x30>
 8003452:	4828      	ldr	r0, [pc, #160]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 8003454:	f240 1127 	movw	r1, #295	; 0x127
 8003458:	f7fe f95e 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 800345c:	68a3      	ldr	r3, [r4, #8]
 800345e:	3b01      	subs	r3, #1
 8003460:	2bfe      	cmp	r3, #254	; 0xfe
 8003462:	d904      	bls.n	800346e <FSMC_NORSRAM_Extended_Timing_Init+0x42>
 8003464:	4823      	ldr	r0, [pc, #140]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 8003466:	f44f 7194 	mov.w	r1, #296	; 0x128
 800346a:	f7fe f955 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 800346e:	68e3      	ldr	r3, [r4, #12]
 8003470:	2b0f      	cmp	r3, #15
 8003472:	d904      	bls.n	800347e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
 8003474:	481f      	ldr	r0, [pc, #124]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 8003476:	f240 1129 	movw	r1, #297	; 0x129
 800347a:	f7fe f94d 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 800347e:	6923      	ldr	r3, [r4, #16]
 8003480:	3b01      	subs	r3, #1
 8003482:	2b0f      	cmp	r3, #15
 8003484:	d904      	bls.n	8003490 <FSMC_NORSRAM_Extended_Timing_Init+0x64>
 8003486:	481b      	ldr	r0, [pc, #108]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 8003488:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800348c:	f7fe f944 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 8003490:	6963      	ldr	r3, [r4, #20]
 8003492:	3b01      	subs	r3, #1
 8003494:	2b10      	cmp	r3, #16
 8003496:	d904      	bls.n	80034a2 <FSMC_NORSRAM_Extended_Timing_Init+0x76>
 8003498:	4816      	ldr	r0, [pc, #88]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 800349a:	f240 112b 	movw	r1, #299	; 0x12b
 800349e:	f7fe f93b 	bl	8001718 <assert_failed>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 80034a2:	69a3      	ldr	r3, [r4, #24]
 80034a4:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80034a8:	d004      	beq.n	80034b4 <FSMC_NORSRAM_Extended_Timing_Init+0x88>
 80034aa:	4812      	ldr	r0, [pc, #72]	; (80034f4 <FSMC_NORSRAM_Extended_Timing_Init+0xc8>)
 80034ac:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80034b0:	f7fe f932 	bl	8001718 <assert_failed>
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80034b4:	f855 3026 	ldr.w	r3, [r5, r6, lsl #2]
 80034b8:	69a2      	ldr	r2, [r4, #24]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_CLKDIV | FSMC_BWTR1_DATLAT | \
                         FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                     ((Timing->AddressHoldTime) << 4)          |\
                     ((Timing->DataSetupTime) << 8)            |\
 80034ba:	68a1      	ldr	r1, [r4, #8]
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80034bc:	f003 4040 	and.w	r0, r3, #3221225472	; 0xc0000000
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	4313      	orrs	r3, r2
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_CLKDIV | FSMC_BWTR1_DATLAT | \
                         FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                     ((Timing->AddressHoldTime) << 4)          |\
 80034c4:	6862      	ldr	r2, [r4, #4]
 80034c6:	ea43 1202 	orr.w	r2, r3, r2, lsl #4
 80034ca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                     ((Timing->DataSetupTime) << 8)            |\
                     ((Timing->BusTurnAroundDuration) << 16)   |\
                     (((Timing->CLKDivision)-1) << 20)         |\
 80034ce:	6923      	ldr	r3, [r4, #16]
                         FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
                     ((Timing->AddressHoldTime) << 4)          |\
                     ((Timing->DataSetupTime) << 8)            |\
                     ((Timing->BusTurnAroundDuration) << 16)   |\
 80034d0:	68e1      	ldr	r1, [r4, #12]
                     (((Timing->CLKDivision)-1) << 20)         |\
 80034d2:	3b01      	subs	r3, #1
 80034d4:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 80034d8:	ea41 5203 	orr.w	r2, r1, r3, lsl #20
                     (((Timing->DataLatency)-2) << 24)         |\
 80034dc:	6963      	ldr	r3, [r4, #20]
 80034de:	3b02      	subs	r3, #2
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_CLKDIV | FSMC_BWTR1_DATLAT | \
                         FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 80034e0:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
 80034e4:	4303      	orrs	r3, r0
 80034e6:	e001      	b.n	80034ec <FSMC_NORSRAM_Extended_Timing_Init+0xc0>
    
    Device->BWTR[Bank] = tmpr; 
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 80034e8:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80034ec:	f845 3026 	str.w	r3, [r5, r6, lsl #2]
  }   
  
  return HAL_OK;  
}
 80034f0:	2000      	movs	r0, #0
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	0800957d 	.word	0x0800957d

080034f8 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80034f8:	b570      	push	{r4, r5, r6, lr}
 80034fa:	460e      	mov	r6, r1
 80034fc:	4615      	mov	r5, r2
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80034fe:	4604      	mov	r4, r0
 8003500:	b1f0      	cbz	r0, 8003540 <HAL_SRAM_Init+0x48>
  {
     return HAL_ERROR;
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003502:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003506:	b90b      	cbnz	r3, 800350c <HAL_SRAM_Init+0x14>
  {  
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003508:	f7fe f9ac 	bl	8001864 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800350c:	f104 0108 	add.w	r1, r4, #8
 8003510:	6820      	ldr	r0, [r4, #0]
 8003512:	f7ff fe97 	bl	8003244 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003516:	4631      	mov	r1, r6
 8003518:	68a2      	ldr	r2, [r4, #8]
 800351a:	6820      	ldr	r0, [r4, #0]
 800351c:	f7ff ff2c 	bl	8003378 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003520:	4629      	mov	r1, r5
 8003522:	68a2      	ldr	r2, [r4, #8]
 8003524:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003526:	6860      	ldr	r0, [r4, #4]
 8003528:	f7ff ff80 	bl	800342c <FSMC_NORSRAM_Extended_Timing_Init>
 800352c:	68a1      	ldr	r1, [r4, #8]
 800352e:	6822      	ldr	r2, [r4, #0]
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003530:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 800353c:	2000      	movs	r0, #0
 800353e:	bd70      	pop	{r4, r5, r6, pc}
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
  {
     return HAL_ERROR;
 8003540:	2001      	movs	r0, #1
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
  
  return HAL_OK;
}
 8003542:	bd70      	pop	{r4, r5, r6, pc}

08003544 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003544:	4770      	bx	lr

08003546 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003546:	4770      	bx	lr

08003548 <HAL_TIM_Base_Start_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003548:	6803      	ldr	r3, [r0, #0]
 800354a:	4a24      	ldr	r2, [pc, #144]	; (80035dc <HAL_TIM_Base_Start_IT+0x94>)
 800354c:	4293      	cmp	r3, r2
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800354e:	b510      	push	{r4, lr}
 8003550:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003552:	d037      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 8003554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003558:	d034      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 800355a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800355e:	4293      	cmp	r3, r2
 8003560:	d030      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 8003562:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003566:	4293      	cmp	r3, r2
 8003568:	d02c      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 800356a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800356e:	4293      	cmp	r3, r2
 8003570:	d028      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 8003572:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003576:	4293      	cmp	r3, r2
 8003578:	d024      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 800357a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800357e:	4293      	cmp	r3, r2
 8003580:	d020      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 8003582:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8003586:	4293      	cmp	r3, r2
 8003588:	d01c      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 800358a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800358e:	4293      	cmp	r3, r2
 8003590:	d018      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 8003592:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003596:	4293      	cmp	r3, r2
 8003598:	d014      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 800359a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800359e:	4293      	cmp	r3, r2
 80035a0:	d010      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 80035a2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00c      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 80035aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d008      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 80035b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d004      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x7c>
 80035ba:	4809      	ldr	r0, [pc, #36]	; (80035e0 <HAL_TIM_Base_Start_IT+0x98>)
 80035bc:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80035c0:	f7fe f8aa 	bl	8001718 <assert_failed>
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035c4:	6823      	ldr	r3, [r4, #0]
 80035c6:	68da      	ldr	r2, [r3, #12]
 80035c8:	f042 0201 	orr.w	r2, r2, #1
 80035cc:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	f042 0201 	orr.w	r2, r2, #1
 80035d4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80035d6:	2000      	movs	r0, #0
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	bf00      	nop
 80035dc:	40010000 	.word	0x40010000
 80035e0:	080095cc 	.word	0x080095cc

080035e4 <HAL_TIM_Base_Stop_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80035e4:	6803      	ldr	r3, [r0, #0]
 80035e6:	4a29      	ldr	r2, [pc, #164]	; (800368c <HAL_TIM_Base_Stop_IT+0xa8>)
 80035e8:	4293      	cmp	r3, r2
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80035ea:	b510      	push	{r4, lr}
 80035ec:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80035ee:	d037      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 80035f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f4:	d034      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 80035f6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d030      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 80035fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003602:	4293      	cmp	r3, r2
 8003604:	d02c      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003606:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800360a:	4293      	cmp	r3, r2
 800360c:	d028      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 800360e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003612:	4293      	cmp	r3, r2
 8003614:	d024      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800361a:	4293      	cmp	r3, r2
 800361c:	d020      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 800361e:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8003622:	4293      	cmp	r3, r2
 8003624:	d01c      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003626:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800362a:	4293      	cmp	r3, r2
 800362c:	d018      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 800362e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003632:	4293      	cmp	r3, r2
 8003634:	d014      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003636:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800363a:	4293      	cmp	r3, r2
 800363c:	d010      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 800363e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003642:	4293      	cmp	r3, r2
 8003644:	d00c      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003646:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800364a:	4293      	cmp	r3, r2
 800364c:	d008      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 800364e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003652:	4293      	cmp	r3, r2
 8003654:	d004      	beq.n	8003660 <HAL_TIM_Base_Stop_IT+0x7c>
 8003656:	480e      	ldr	r0, [pc, #56]	; (8003690 <HAL_TIM_Base_Stop_IT+0xac>)
 8003658:	f240 1173 	movw	r1, #371	; 0x173
 800365c:	f7fe f85c 	bl	8001718 <assert_failed>
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	f022 0201 	bic.w	r2, r2, #1
 8003668:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800366a:	6a19      	ldr	r1, [r3, #32]
 800366c:	f241 1211 	movw	r2, #4369	; 0x1111
 8003670:	400a      	ands	r2, r1
 8003672:	b942      	cbnz	r2, 8003686 <HAL_TIM_Base_Stop_IT+0xa2>
 8003674:	6a19      	ldr	r1, [r3, #32]
 8003676:	f240 4244 	movw	r2, #1092	; 0x444
 800367a:	400a      	ands	r2, r1
 800367c:	b91a      	cbnz	r2, 8003686 <HAL_TIM_Base_Stop_IT+0xa2>
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	f022 0201 	bic.w	r2, r2, #1
 8003684:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8003686:	2000      	movs	r0, #0
 8003688:	bd10      	pop	{r4, pc}
 800368a:	bf00      	nop
 800368c:	40010000 	.word	0x40010000
 8003690:	080095cc 	.word	0x080095cc

08003694 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003694:	4770      	bx	lr

08003696 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003696:	4770      	bx	lr

08003698 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003698:	4770      	bx	lr

0800369a <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800369a:	4770      	bx	lr

0800369c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800369c:	6803      	ldr	r3, [r0, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036a2:	b510      	push	{r4, lr}
 80036a4:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036a6:	d514      	bpl.n	80036d2 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	0792      	lsls	r2, r2, #30
 80036ac:	d511      	bpl.n	80036d2 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036ae:	f06f 0202 	mvn.w	r2, #2
 80036b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036b4:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036b6:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036b8:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036ba:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036bc:	d002      	beq.n	80036c4 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80036be:	f7ff ffea 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 80036c2:	e004      	b.n	80036ce <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c4:	f7ff ffe6 	bl	8003694 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c8:	4620      	mov	r0, r4
 80036ca:	f7ff ffe5 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ce:	2300      	movs	r3, #0
 80036d0:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	691a      	ldr	r2, [r3, #16]
 80036d6:	0750      	lsls	r0, r2, #29
 80036d8:	d516      	bpl.n	8003708 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	0751      	lsls	r1, r2, #29
 80036de:	d513      	bpl.n	8003708 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036e0:	f06f 0204 	mvn.w	r2, #4
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80036e6:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036e8:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80036ea:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036ee:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80036f0:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80036f2:	d002      	beq.n	80036fa <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80036f4:	f7ff ffcf 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 80036f8:	e004      	b.n	8003704 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fa:	f7ff ffcb 	bl	8003694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff ffca 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003704:	2300      	movs	r3, #0
 8003706:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003708:	6823      	ldr	r3, [r4, #0]
 800370a:	691a      	ldr	r2, [r3, #16]
 800370c:	0712      	lsls	r2, r2, #28
 800370e:	d515      	bpl.n	800373c <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003710:	68da      	ldr	r2, [r3, #12]
 8003712:	0710      	lsls	r0, r2, #28
 8003714:	d512      	bpl.n	800373c <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003716:	f06f 0208 	mvn.w	r2, #8
 800371a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800371c:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800371e:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003720:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003722:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003724:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003726:	d002      	beq.n	800372e <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003728:	f7ff ffb5 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 800372c:	e004      	b.n	8003738 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800372e:	f7ff ffb1 	bl	8003694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003732:	4620      	mov	r0, r4
 8003734:	f7ff ffb0 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003738:	2300      	movs	r3, #0
 800373a:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800373c:	6823      	ldr	r3, [r4, #0]
 800373e:	691a      	ldr	r2, [r3, #16]
 8003740:	06d2      	lsls	r2, r2, #27
 8003742:	d516      	bpl.n	8003772 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	06d0      	lsls	r0, r2, #27
 8003748:	d513      	bpl.n	8003772 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800374a:	f06f 0210 	mvn.w	r2, #16
 800374e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003750:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003752:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003754:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003758:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800375a:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800375c:	d002      	beq.n	8003764 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800375e:	f7ff ff9a 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 8003762:	e004      	b.n	800376e <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003764:	f7ff ff96 	bl	8003694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003768:	4620      	mov	r0, r4
 800376a:	f7ff ff95 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800376e:	2300      	movs	r3, #0
 8003770:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	07d1      	lsls	r1, r2, #31
 8003778:	d508      	bpl.n	800378c <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	07d2      	lsls	r2, r2, #31
 800377e:	d505      	bpl.n	800378c <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003780:	f06f 0201 	mvn.w	r2, #1
 8003784:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003786:	4620      	mov	r0, r4
 8003788:	f7fe fa28 	bl	8001bdc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	0610      	lsls	r0, r2, #24
 8003792:	d508      	bpl.n	80037a6 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	0611      	lsls	r1, r2, #24
 8003798:	d505      	bpl.n	80037a6 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800379a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800379e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80037a0:	4620      	mov	r0, r4
 80037a2:	f7ff fed0 	bl	8003546 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	691a      	ldr	r2, [r3, #16]
 80037aa:	0652      	lsls	r2, r2, #25
 80037ac:	d508      	bpl.n	80037c0 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	0650      	lsls	r0, r2, #25
 80037b2:	d505      	bpl.n	80037c0 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037b8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80037ba:	4620      	mov	r0, r4
 80037bc:	f7ff ff6d 	bl	800369a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037c0:	6823      	ldr	r3, [r4, #0]
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	0691      	lsls	r1, r2, #26
 80037c6:	d50a      	bpl.n	80037de <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	0692      	lsls	r2, r2, #26
 80037cc:	d507      	bpl.n	80037de <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037ce:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80037d2:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 80037d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 80037da:	f7ff beb3 	b.w	8003544 <HAL_TIMEx_CommutationCallback>
 80037de:	bd10      	pop	{r4, pc}

080037e0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80037e0:	4a2e      	ldr	r2, [pc, #184]	; (800389c <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 80037e2:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80037e4:	4290      	cmp	r0, r2
 80037e6:	d012      	beq.n	800380e <TIM_Base_SetConfig+0x2e>
 80037e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80037ec:	d00f      	beq.n	800380e <TIM_Base_SetConfig+0x2e>
 80037ee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80037f2:	4290      	cmp	r0, r2
 80037f4:	d00b      	beq.n	800380e <TIM_Base_SetConfig+0x2e>
 80037f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037fa:	4290      	cmp	r0, r2
 80037fc:	d007      	beq.n	800380e <TIM_Base_SetConfig+0x2e>
 80037fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003802:	4290      	cmp	r0, r2
 8003804:	d003      	beq.n	800380e <TIM_Base_SetConfig+0x2e>
 8003806:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800380a:	4290      	cmp	r0, r2
 800380c:	d118      	bne.n	8003840 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800380e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003814:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003816:	4a21      	ldr	r2, [pc, #132]	; (800389c <TIM_Base_SetConfig+0xbc>)
 8003818:	4290      	cmp	r0, r2
 800381a:	d037      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 800381c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003820:	d034      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003822:	4a1f      	ldr	r2, [pc, #124]	; (80038a0 <TIM_Base_SetConfig+0xc0>)
 8003824:	4290      	cmp	r0, r2
 8003826:	d031      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003828:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800382c:	4290      	cmp	r0, r2
 800382e:	d02d      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003830:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003834:	4290      	cmp	r0, r2
 8003836:	d029      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003838:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800383c:	4290      	cmp	r0, r2
 800383e:	d025      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003840:	4a18      	ldr	r2, [pc, #96]	; (80038a4 <TIM_Base_SetConfig+0xc4>)
 8003842:	4290      	cmp	r0, r2
 8003844:	d022      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003846:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800384a:	4290      	cmp	r0, r2
 800384c:	d01e      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 800384e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003852:	4290      	cmp	r0, r2
 8003854:	d01a      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003856:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800385a:	4290      	cmp	r0, r2
 800385c:	d016      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 800385e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003862:	4290      	cmp	r0, r2
 8003864:	d012      	beq.n	800388c <TIM_Base_SetConfig+0xac>
 8003866:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800386a:	4290      	cmp	r0, r2
 800386c:	d00e      	beq.n	800388c <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 800386e:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003870:	688b      	ldr	r3, [r1, #8]
 8003872:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003874:	680b      	ldr	r3, [r1, #0]
 8003876:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <TIM_Base_SetConfig+0xbc>)
 800387a:	4298      	cmp	r0, r3
 800387c:	d00b      	beq.n	8003896 <TIM_Base_SetConfig+0xb6>
 800387e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003882:	4298      	cmp	r0, r3
 8003884:	d007      	beq.n	8003896 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003886:	2301      	movs	r3, #1
 8003888:	6143      	str	r3, [r0, #20]
 800388a:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800388c:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800388e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003892:	4313      	orrs	r3, r2
 8003894:	e7eb      	b.n	800386e <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003896:	690b      	ldr	r3, [r1, #16]
 8003898:	6303      	str	r3, [r0, #48]	; 0x30
 800389a:	e7f4      	b.n	8003886 <TIM_Base_SetConfig+0xa6>
 800389c:	40010000 	.word	0x40010000
 80038a0:	40000400 	.word	0x40000400
 80038a4:	40014000 	.word	0x40014000

080038a8 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80038a8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80038aa:	4604      	mov	r4, r0
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d065      	beq.n	800397c <HAL_TIM_Base_Init+0xd4>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
 80038b0:	6803      	ldr	r3, [r0, #0]
 80038b2:	4a33      	ldr	r2, [pc, #204]	; (8003980 <HAL_TIM_Base_Init+0xd8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d036      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038bc:	d033      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038be:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d02f      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d02b      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d027      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038da:	4293      	cmp	r3, r2
 80038dc:	d023      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d01f      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038e6:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d01b      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038ee:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d017      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d013      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 80038fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003902:	4293      	cmp	r3, r2
 8003904:	d00f      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 8003906:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800390a:	4293      	cmp	r3, r2
 800390c:	d00b      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 800390e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003912:	4293      	cmp	r3, r2
 8003914:	d007      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 8003916:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800391a:	4293      	cmp	r3, r2
 800391c:	d003      	beq.n	8003926 <HAL_TIM_Base_Init+0x7e>
 800391e:	4819      	ldr	r0, [pc, #100]	; (8003984 <HAL_TIM_Base_Init+0xdc>)
 8003920:	21d9      	movs	r1, #217	; 0xd9
 8003922:	f7fd fef9 	bl	8001718 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003926:	68a3      	ldr	r3, [r4, #8]
 8003928:	f033 0210 	bics.w	r2, r3, #16
 800392c:	d009      	beq.n	8003942 <HAL_TIM_Base_Init+0x9a>
 800392e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003932:	2a20      	cmp	r2, #32
 8003934:	d005      	beq.n	8003942 <HAL_TIM_Base_Init+0x9a>
 8003936:	2b40      	cmp	r3, #64	; 0x40
 8003938:	d003      	beq.n	8003942 <HAL_TIM_Base_Init+0x9a>
 800393a:	4812      	ldr	r0, [pc, #72]	; (8003984 <HAL_TIM_Base_Init+0xdc>)
 800393c:	21da      	movs	r1, #218	; 0xda
 800393e:	f7fd feeb 	bl	8001718 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003942:	6923      	ldr	r3, [r4, #16]
 8003944:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8003948:	d006      	beq.n	8003958 <HAL_TIM_Base_Init+0xb0>
 800394a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800394e:	d003      	beq.n	8003958 <HAL_TIM_Base_Init+0xb0>
 8003950:	480c      	ldr	r0, [pc, #48]	; (8003984 <HAL_TIM_Base_Init+0xdc>)
 8003952:	21db      	movs	r1, #219	; 0xdb
 8003954:	f7fd fee0 	bl	8001718 <assert_failed>
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8003958:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800395c:	b913      	cbnz	r3, 8003964 <HAL_TIM_Base_Init+0xbc>
  {  
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800395e:	4620      	mov	r0, r4
 8003960:	f7fd fee4 	bl	800172c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003964:	2302      	movs	r3, #2
 8003966:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800396a:	6820      	ldr	r0, [r4, #0]
 800396c:	1d21      	adds	r1, r4, #4
 800396e:	f7ff ff37 	bl	80037e0 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003972:	2301      	movs	r3, #1
 8003974:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8003978:	2000      	movs	r0, #0
 800397a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 800397c:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 800397e:	bd10      	pop	{r4, pc}
 8003980:	40010000 	.word	0x40010000
 8003984:	080095cc 	.word	0x080095cc

08003988 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800398c:	4b91      	ldr	r3, [pc, #580]	; (8003bd4 <HAL_GPIO_Init+0x24c>)
 800398e:	4298      	cmp	r0, r3
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003990:	4604      	mov	r4, r0
 8003992:	460d      	mov	r5, r1
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003994:	d023      	beq.n	80039de <HAL_GPIO_Init+0x56>
 8003996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800399a:	4298      	cmp	r0, r3
 800399c:	d01f      	beq.n	80039de <HAL_GPIO_Init+0x56>
 800399e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039a2:	4298      	cmp	r0, r3
 80039a4:	d01b      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039aa:	4298      	cmp	r0, r3
 80039ac:	d017      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039b2:	4298      	cmp	r0, r3
 80039b4:	d013      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039ba:	4298      	cmp	r0, r3
 80039bc:	d00f      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039c2:	4298      	cmp	r0, r3
 80039c4:	d00b      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039ca:	4298      	cmp	r0, r3
 80039cc:	d007      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039d2:	4298      	cmp	r0, r3
 80039d4:	d003      	beq.n	80039de <HAL_GPIO_Init+0x56>
 80039d6:	4880      	ldr	r0, [pc, #512]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 80039d8:	21c5      	movs	r1, #197	; 0xc5
 80039da:	f7fd fe9d 	bl	8001718 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80039de:	882b      	ldrh	r3, [r5, #0]
 80039e0:	b91b      	cbnz	r3, 80039ea <HAL_GPIO_Init+0x62>
 80039e2:	487d      	ldr	r0, [pc, #500]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 80039e4:	21c6      	movs	r1, #198	; 0xc6
 80039e6:	f7fd fe97 	bl	8001718 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80039ea:	686b      	ldr	r3, [r5, #4]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d917      	bls.n	8003a20 <HAL_GPIO_Init+0x98>
 80039f0:	f1a3 0211 	sub.w	r2, r3, #17
 80039f4:	2a01      	cmp	r2, #1
 80039f6:	d913      	bls.n	8003a20 <HAL_GPIO_Init+0x98>
 80039f8:	4978      	ldr	r1, [pc, #480]	; (8003bdc <HAL_GPIO_Init+0x254>)
 80039fa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80039fe:	428a      	cmp	r2, r1
 8003a00:	d00e      	beq.n	8003a20 <HAL_GPIO_Init+0x98>
 8003a02:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8003a06:	428b      	cmp	r3, r1
 8003a08:	d00a      	beq.n	8003a20 <HAL_GPIO_Init+0x98>
 8003a0a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8003a0e:	428a      	cmp	r2, r1
 8003a10:	d006      	beq.n	8003a20 <HAL_GPIO_Init+0x98>
 8003a12:	4a73      	ldr	r2, [pc, #460]	; (8003be0 <HAL_GPIO_Init+0x258>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d003      	beq.n	8003a20 <HAL_GPIO_Init+0x98>
 8003a18:	486f      	ldr	r0, [pc, #444]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 8003a1a:	21c7      	movs	r1, #199	; 0xc7
 8003a1c:	f7fd fe7c 	bl	8001718 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003a20:	68ab      	ldr	r3, [r5, #8]
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d903      	bls.n	8003a2e <HAL_GPIO_Init+0xa6>
 8003a26:	486c      	ldr	r0, [pc, #432]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 8003a28:	21c8      	movs	r1, #200	; 0xc8
 8003a2a:	f7fd fe75 	bl	8001718 <assert_failed>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a2e:	2600      	movs	r6, #0

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a30:	2301      	movs	r3, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a32:	682f      	ldr	r7, [r5, #0]

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a34:	40b3      	lsls	r3, r6
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a36:	401f      	ands	r7, r3

    if(iocurrent == ioposition)
 8003a38:	429f      	cmp	r7, r3
 8003a3a:	f040 80c5 	bne.w	8003bc8 <HAL_GPIO_Init+0x240>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a3e:	686b      	ldr	r3, [r5, #4]
 8003a40:	f023 0310 	bic.w	r3, r3, #16
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d117      	bne.n	8003a78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003a48:	692b      	ldr	r3, [r5, #16]
 8003a4a:	2b0d      	cmp	r3, #13
 8003a4c:	d905      	bls.n	8003a5a <HAL_GPIO_Init+0xd2>
 8003a4e:	2b0f      	cmp	r3, #15
 8003a50:	d003      	beq.n	8003a5a <HAL_GPIO_Init+0xd2>
 8003a52:	4861      	ldr	r0, [pc, #388]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 8003a54:	21d9      	movs	r1, #217	; 0xd9
 8003a56:	f7fd fe5f 	bl	8001718 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a5a:	08f2      	lsrs	r2, r6, #3
 8003a5c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a60:	f006 0107 	and.w	r1, r6, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a64:	6a10      	ldr	r0, [r2, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a66:	0089      	lsls	r1, r1, #2
 8003a68:	230f      	movs	r3, #15
 8003a6a:	408b      	lsls	r3, r1
 8003a6c:	ea20 0003 	bic.w	r0, r0, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003a70:	692b      	ldr	r3, [r5, #16]
 8003a72:	408b      	lsls	r3, r1
 8003a74:	4303      	orrs	r3, r0
        GPIOx->AFR[position >> 3] = temp;
 8003a76:	6213      	str	r3, [r2, #32]
 8003a78:	ea4f 0946 	mov.w	r9, r6, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a7c:	f04f 0803 	mov.w	r8, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a80:	6822      	ldr	r2, [r4, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a82:	686b      	ldr	r3, [r5, #4]
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a84:	fa08 f809 	lsl.w	r8, r8, r9
 8003a88:	ea6f 0808 	mvn.w	r8, r8
 8003a8c:	ea08 0102 	and.w	r1, r8, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a90:	f003 0203 	and.w	r2, r3, #3
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a94:	f023 0310 	bic.w	r3, r3, #16
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a98:	fa02 f209 	lsl.w	r2, r2, r9
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a9c:	3b01      	subs	r3, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a9e:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003aa0:	2b01      	cmp	r3, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8003aa2:	6022      	str	r2, [r4, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003aa4:	d817      	bhi.n	8003ad6 <HAL_GPIO_Init+0x14e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003aa6:	68eb      	ldr	r3, [r5, #12]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d903      	bls.n	8003ab4 <HAL_GPIO_Init+0x12c>
 8003aac:	484a      	ldr	r0, [pc, #296]	; (8003bd8 <HAL_GPIO_Init+0x250>)
 8003aae:	21ec      	movs	r1, #236	; 0xec
 8003ab0:	f7fd fe32 	bl	8001718 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab4:	68a3      	ldr	r3, [r4, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ab6:	ea08 0203 	and.w	r2, r8, r3
        temp |= (GPIO_Init->Speed << (position * 2));
 8003aba:	68eb      	ldr	r3, [r5, #12]
 8003abc:	fa03 f309 	lsl.w	r3, r3, r9
 8003ac0:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 8003ac2:	60a3      	str	r3, [r4, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ac4:	6863      	ldr	r3, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ac6:	ea23 0207 	bic.w	r2, r3, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003aca:	686b      	ldr	r3, [r5, #4]
 8003acc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003ad0:	40b3      	lsls	r3, r6
 8003ad2:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8003ad4:	6063      	str	r3, [r4, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ad6:	68e3      	ldr	r3, [r4, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2));
      GPIOx->PUPDR = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ad8:	6869      	ldr	r1, [r5, #4]
        GPIOx->OTYPER = temp;
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003ada:	ea08 0803 	and.w	r8, r8, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ade:	68ab      	ldr	r3, [r5, #8]
 8003ae0:	fa03 f309 	lsl.w	r3, r3, r9
 8003ae4:	ea48 0303 	orr.w	r3, r8, r3
      GPIOx->PUPDR = temp;
 8003ae8:	60e3      	str	r3, [r4, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003aea:	00cb      	lsls	r3, r1, #3
 8003aec:	d56c      	bpl.n	8003bc8 <HAL_GPIO_Init+0x240>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aee:	4a3d      	ldr	r2, [pc, #244]	; (8003be4 <HAL_GPIO_Init+0x25c>)
 8003af0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003af2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003af6:	6453      	str	r3, [r2, #68]	; 0x44
 8003af8:	f026 0203 	bic.w	r2, r6, #3
 8003afc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003b00:	f502 329c 	add.w	r2, r2, #79872	; 0x13800

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b04:	f006 0e03 	and.w	lr, r6, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 8003b08:	6890      	ldr	r0, [r2, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b0a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003b0e:	230f      	movs	r3, #15
 8003b10:	fa03 f30e 	lsl.w	r3, r3, lr
 8003b14:	ea20 0003 	bic.w	r0, r0, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003b18:	4b2e      	ldr	r3, [pc, #184]	; (8003bd4 <HAL_GPIO_Init+0x24c>)
 8003b1a:	429c      	cmp	r4, r3
 8003b1c:	d022      	beq.n	8003b64 <HAL_GPIO_Init+0x1dc>
 8003b1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b22:	429c      	cmp	r4, r3
 8003b24:	d020      	beq.n	8003b68 <HAL_GPIO_Init+0x1e0>
 8003b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b2a:	429c      	cmp	r4, r3
 8003b2c:	d01e      	beq.n	8003b6c <HAL_GPIO_Init+0x1e4>
 8003b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b32:	429c      	cmp	r4, r3
 8003b34:	d01c      	beq.n	8003b70 <HAL_GPIO_Init+0x1e8>
 8003b36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b3a:	429c      	cmp	r4, r3
 8003b3c:	d01a      	beq.n	8003b74 <HAL_GPIO_Init+0x1ec>
 8003b3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b42:	429c      	cmp	r4, r3
 8003b44:	d018      	beq.n	8003b78 <HAL_GPIO_Init+0x1f0>
 8003b46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b4a:	429c      	cmp	r4, r3
 8003b4c:	d016      	beq.n	8003b7c <HAL_GPIO_Init+0x1f4>
 8003b4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b52:	429c      	cmp	r4, r3
 8003b54:	d014      	beq.n	8003b80 <HAL_GPIO_Init+0x1f8>
 8003b56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b5a:	429c      	cmp	r4, r3
 8003b5c:	bf0c      	ite	eq
 8003b5e:	2308      	moveq	r3, #8
 8003b60:	2309      	movne	r3, #9
 8003b62:	e00e      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b64:	2300      	movs	r3, #0
 8003b66:	e00c      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e00a      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e008      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b70:	2303      	movs	r3, #3
 8003b72:	e006      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b74:	2304      	movs	r3, #4
 8003b76:	e004      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b78:	2305      	movs	r3, #5
 8003b7a:	e002      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b7c:	2306      	movs	r3, #6
 8003b7e:	e000      	b.n	8003b82 <HAL_GPIO_Init+0x1fa>
 8003b80:	2307      	movs	r3, #7
 8003b82:	fa03 f30e 	lsl.w	r3, r3, lr
 8003b86:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b88:	4817      	ldr	r0, [pc, #92]	; (8003be8 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
 8003b8a:	6093      	str	r3, [r2, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b8c:	6803      	ldr	r3, [r0, #0]
        temp &= ~((uint32_t)iocurrent);
 8003b8e:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b90:	f411 3f80 	tst.w	r1, #65536	; 0x10000
        {
          temp |= iocurrent;
 8003b94:	bf14      	ite	ne
 8003b96:	433b      	orrne	r3, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8003b98:	4013      	andeq	r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003b9a:	6003      	str	r3, [r0, #0]

        temp = EXTI->EMR;
 8003b9c:	6843      	ldr	r3, [r0, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b9e:	0388      	lsls	r0, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003ba0:	4811      	ldr	r0, [pc, #68]	; (8003be8 <HAL_GPIO_Init+0x260>)

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8003ba2:	bf4c      	ite	mi
 8003ba4:	433b      	orrmi	r3, r7
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8003ba6:	4013      	andpl	r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003ba8:	6043      	str	r3, [r0, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003baa:	6883      	ldr	r3, [r0, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
        {
          temp |= iocurrent;
 8003bb0:	bf14      	ite	ne
 8003bb2:	433b      	orrne	r3, r7
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8003bb4:	4013      	andeq	r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003bb6:	6083      	str	r3, [r0, #8]

        temp = EXTI->FTSR;
 8003bb8:	68c3      	ldr	r3, [r0, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bba:	0289      	lsls	r1, r1, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8003bbc:	bf54      	ite	pl
 8003bbe:	ea02 0703 	andpl.w	r7, r2, r3
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8003bc2:	431f      	orrmi	r7, r3
        }
        EXTI->FTSR = temp;
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <HAL_GPIO_Init+0x260>)
 8003bc6:	60df      	str	r7, [r3, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003bc8:	3601      	adds	r6, #1
 8003bca:	2e10      	cmp	r6, #16
 8003bcc:	f47f af30 	bne.w	8003a30 <HAL_GPIO_Init+0xa8>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8003bd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bd4:	40020000 	.word	0x40020000
 8003bd8:	0800961b 	.word	0x0800961b
 8003bdc:	10110000 	.word	0x10110000
 8003be0:	10220000 	.word	0x10220000
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40013c00 	.word	0x40013c00

08003bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	4605      	mov	r5, r0
 8003bf0:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003bf2:	460c      	mov	r4, r1
 8003bf4:	b921      	cbnz	r1, 8003c00 <HAL_GPIO_WritePin+0x14>
 8003bf6:	4808      	ldr	r0, [pc, #32]	; (8003c18 <HAL_GPIO_WritePin+0x2c>)
 8003bf8:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8003bfc:	f7fd fd8c 	bl	8001718 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003c00:	2e01      	cmp	r6, #1
 8003c02:	d905      	bls.n	8003c10 <HAL_GPIO_WritePin+0x24>
 8003c04:	4804      	ldr	r0, [pc, #16]	; (8003c18 <HAL_GPIO_WritePin+0x2c>)
 8003c06:	f240 11ad 	movw	r1, #429	; 0x1ad
 8003c0a:	f7fd fd85 	bl	8001718 <assert_failed>
 8003c0e:	e001      	b.n	8003c14 <HAL_GPIO_WritePin+0x28>

  if(PinState != GPIO_PIN_RESET)
 8003c10:	b906      	cbnz	r6, 8003c14 <HAL_GPIO_WritePin+0x28>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003c12:	0424      	lsls	r4, r4, #16
 8003c14:	61ac      	str	r4, [r5, #24]
 8003c16:	bd70      	pop	{r4, r5, r6, pc}
 8003c18:	0800961b 	.word	0x0800961b

08003c1c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c1c:	b538      	push	{r3, r4, r5, lr}
 8003c1e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003c20:	460d      	mov	r5, r1
 8003c22:	b921      	cbnz	r1, 8003c2e <HAL_GPIO_TogglePin+0x12>
 8003c24:	4804      	ldr	r0, [pc, #16]	; (8003c38 <HAL_GPIO_TogglePin+0x1c>)
 8003c26:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003c2a:	f7fd fd75 	bl	8001718 <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 8003c2e:	6961      	ldr	r1, [r4, #20]
 8003c30:	4069      	eors	r1, r5
 8003c32:	6161      	str	r1, [r4, #20]
 8003c34:	bd38      	pop	{r3, r4, r5, pc}
 8003c36:	bf00      	nop
 8003c38:	0800961b 	.word	0x0800961b

08003c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003c40:	f7fe fff8 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8003c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c48:	fbb0 f0f3 	udiv	r0, r0, r3
 8003c4c:	f7ff f99a 	bl	8002f84 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8003c50:	f04f 30ff 	mov.w	r0, #4294967295
 8003c54:	4621      	mov	r1, r4
 8003c56:	2200      	movs	r2, #0
 8003c58:	f7ff f93e 	bl	8002ed8 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	bd10      	pop	{r4, pc}

08003c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c60:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c62:	4b09      	ldr	r3, [pc, #36]	; (8003c88 <HAL_Init+0x28>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c72:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c74:	2003      	movs	r0, #3
 8003c76:	f7ff f913 	bl	8002ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c7a:	200f      	movs	r0, #15
 8003c7c:	f7ff ffde 	bl	8003c3c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003c80:	f7fd fe38 	bl	80018f4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8003c84:	2000      	movs	r0, #0
 8003c86:	bd08      	pop	{r3, pc}
 8003c88:	40023c00 	.word	0x40023c00

08003c8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8003c8c:	4a02      	ldr	r2, [pc, #8]	; (8003c98 <HAL_IncTick+0xc>)
 8003c8e:	6813      	ldr	r3, [r2, #0]
 8003c90:	3301      	adds	r3, #1
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	20001340 	.word	0x20001340

08003c9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003c9c:	4b01      	ldr	r3, [pc, #4]	; (8003ca4 <HAL_GetTick+0x8>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20001340 	.word	0x20001340

08003ca8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003ca8:	4b01      	ldr	r3, [pc, #4]	; (8003cb0 <HAL_GetREVID+0x8>)
 8003caa:	6818      	ldr	r0, [r3, #0]
}
 8003cac:	0c00      	lsrs	r0, r0, #16
 8003cae:	4770      	bx	lr
 8003cb0:	e0042000 	.word	0xe0042000

08003cb4 <__assert_func>:
 8003cb4:	b500      	push	{lr}
 8003cb6:	4c0a      	ldr	r4, [pc, #40]	; (8003ce0 <__assert_func+0x2c>)
 8003cb8:	6824      	ldr	r4, [r4, #0]
 8003cba:	4605      	mov	r5, r0
 8003cbc:	b085      	sub	sp, #20
 8003cbe:	68e0      	ldr	r0, [r4, #12]
 8003cc0:	b152      	cbz	r2, 8003cd8 <__assert_func+0x24>
 8003cc2:	4c08      	ldr	r4, [pc, #32]	; (8003ce4 <__assert_func+0x30>)
 8003cc4:	9202      	str	r2, [sp, #8]
 8003cc6:	e88d 0012 	stmia.w	sp, {r1, r4}
 8003cca:	461a      	mov	r2, r3
 8003ccc:	4906      	ldr	r1, [pc, #24]	; (8003ce8 <__assert_func+0x34>)
 8003cce:	462b      	mov	r3, r5
 8003cd0:	f000 f80e 	bl	8003cf0 <fiprintf>
 8003cd4:	f002 f9b0 	bl	8006038 <abort>
 8003cd8:	4c04      	ldr	r4, [pc, #16]	; (8003cec <__assert_func+0x38>)
 8003cda:	4622      	mov	r2, r4
 8003cdc:	e7f2      	b.n	8003cc4 <__assert_func+0x10>
 8003cde:	bf00      	nop
 8003ce0:	200004b0 	.word	0x200004b0
 8003ce4:	0800966c 	.word	0x0800966c
 8003ce8:	0800967c 	.word	0x0800967c
 8003cec:	08009678 	.word	0x08009678

08003cf0 <fiprintf>:
 8003cf0:	b40e      	push	{r1, r2, r3}
 8003cf2:	b510      	push	{r4, lr}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	ab05      	add	r3, sp, #20
 8003cf8:	4c06      	ldr	r4, [pc, #24]	; (8003d14 <fiprintf+0x24>)
 8003cfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	4601      	mov	r1, r0
 8003d02:	6820      	ldr	r0, [r4, #0]
 8003d04:	f000 f8c8 	bl	8003e98 <_vfiprintf_r>
 8003d08:	b003      	add	sp, #12
 8003d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d0e:	b003      	add	sp, #12
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	200004b0 	.word	0x200004b0

08003d18 <printf>:
 8003d18:	b40f      	push	{r0, r1, r2, r3}
 8003d1a:	b500      	push	{lr}
 8003d1c:	4907      	ldr	r1, [pc, #28]	; (8003d3c <printf+0x24>)
 8003d1e:	b083      	sub	sp, #12
 8003d20:	ab04      	add	r3, sp, #16
 8003d22:	6808      	ldr	r0, [r1, #0]
 8003d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d28:	6881      	ldr	r1, [r0, #8]
 8003d2a:	9301      	str	r3, [sp, #4]
 8003d2c:	f000 fef2 	bl	8004b14 <_vfprintf_r>
 8003d30:	b003      	add	sp, #12
 8003d32:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d36:	b004      	add	sp, #16
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	200004b0 	.word	0x200004b0

08003d40 <_puts_r>:
 8003d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d42:	4604      	mov	r4, r0
 8003d44:	b089      	sub	sp, #36	; 0x24
 8003d46:	4608      	mov	r0, r1
 8003d48:	460d      	mov	r5, r1
 8003d4a:	f000 f82f 	bl	8003dac <strlen>
 8003d4e:	68a3      	ldr	r3, [r4, #8]
 8003d50:	4f11      	ldr	r7, [pc, #68]	; (8003d98 <_puts_r+0x58>)
 8003d52:	899a      	ldrh	r2, [r3, #12]
 8003d54:	9504      	str	r5, [sp, #16]
 8003d56:	2102      	movs	r1, #2
 8003d58:	f100 0e01 	add.w	lr, r0, #1
 8003d5c:	2601      	movs	r6, #1
 8003d5e:	ad04      	add	r5, sp, #16
 8003d60:	9102      	str	r1, [sp, #8]
 8003d62:	0491      	lsls	r1, r2, #18
 8003d64:	9005      	str	r0, [sp, #20]
 8003d66:	f8cd e00c 	str.w	lr, [sp, #12]
 8003d6a:	9706      	str	r7, [sp, #24]
 8003d6c:	9607      	str	r6, [sp, #28]
 8003d6e:	9501      	str	r5, [sp, #4]
 8003d70:	d406      	bmi.n	8003d80 <_puts_r+0x40>
 8003d72:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8003d74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d78:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8003d7c:	819a      	strh	r2, [r3, #12]
 8003d7e:	6659      	str	r1, [r3, #100]	; 0x64
 8003d80:	4620      	mov	r0, r4
 8003d82:	4619      	mov	r1, r3
 8003d84:	aa01      	add	r2, sp, #4
 8003d86:	f003 fc13 	bl	80075b0 <__sfvwrite_r>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	bf14      	ite	ne
 8003d8e:	f04f 30ff 	movne.w	r0, #4294967295
 8003d92:	200a      	moveq	r0, #10
 8003d94:	b009      	add	sp, #36	; 0x24
 8003d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d98:	080096b0 	.word	0x080096b0

08003d9c <puts>:
 8003d9c:	4b02      	ldr	r3, [pc, #8]	; (8003da8 <puts+0xc>)
 8003d9e:	4601      	mov	r1, r0
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	f7ff bfcd 	b.w	8003d40 <_puts_r>
 8003da6:	bf00      	nop
 8003da8:	200004b0 	.word	0x200004b0

08003dac <strlen>:
 8003dac:	f020 0103 	bic.w	r1, r0, #3
 8003db0:	f010 0003 	ands.w	r0, r0, #3
 8003db4:	f1c0 0000 	rsb	r0, r0, #0
 8003db8:	f851 3b04 	ldr.w	r3, [r1], #4
 8003dbc:	f100 0c04 	add.w	ip, r0, #4
 8003dc0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8003dc4:	f06f 0200 	mvn.w	r2, #0
 8003dc8:	bf1c      	itt	ne
 8003dca:	fa22 f20c 	lsrne.w	r2, r2, ip
 8003dce:	4313      	orrne	r3, r2
 8003dd0:	f04f 0c01 	mov.w	ip, #1
 8003dd4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8003dd8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8003ddc:	eba3 020c 	sub.w	r2, r3, ip
 8003de0:	ea22 0203 	bic.w	r2, r2, r3
 8003de4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8003de8:	bf04      	itt	eq
 8003dea:	f851 3b04 	ldreq.w	r3, [r1], #4
 8003dee:	3004      	addeq	r0, #4
 8003df0:	d0f4      	beq.n	8003ddc <strlen+0x30>
 8003df2:	f1c2 0100 	rsb	r1, r2, #0
 8003df6:	ea02 0201 	and.w	r2, r2, r1
 8003dfa:	fab2 f282 	clz	r2, r2
 8003dfe:	f1c2 021f 	rsb	r2, r2, #31
 8003e02:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8003e06:	4770      	bx	lr

08003e08 <__sprint_r.part.0>:
 8003e08:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8003e0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e0e:	049c      	lsls	r4, r3, #18
 8003e10:	460f      	mov	r7, r1
 8003e12:	4692      	mov	sl, r2
 8003e14:	d52b      	bpl.n	8003e6e <__sprint_r.part.0+0x66>
 8003e16:	6893      	ldr	r3, [r2, #8]
 8003e18:	6812      	ldr	r2, [r2, #0]
 8003e1a:	b333      	cbz	r3, 8003e6a <__sprint_r.part.0+0x62>
 8003e1c:	4680      	mov	r8, r0
 8003e1e:	f102 0908 	add.w	r9, r2, #8
 8003e22:	e919 0060 	ldmdb	r9, {r5, r6}
 8003e26:	08b6      	lsrs	r6, r6, #2
 8003e28:	d017      	beq.n	8003e5a <__sprint_r.part.0+0x52>
 8003e2a:	3d04      	subs	r5, #4
 8003e2c:	2400      	movs	r4, #0
 8003e2e:	e001      	b.n	8003e34 <__sprint_r.part.0+0x2c>
 8003e30:	42a6      	cmp	r6, r4
 8003e32:	d010      	beq.n	8003e56 <__sprint_r.part.0+0x4e>
 8003e34:	4640      	mov	r0, r8
 8003e36:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8003e3a:	463a      	mov	r2, r7
 8003e3c:	f003 fa30 	bl	80072a0 <_fputwc_r>
 8003e40:	1c43      	adds	r3, r0, #1
 8003e42:	f104 0401 	add.w	r4, r4, #1
 8003e46:	d1f3      	bne.n	8003e30 <__sprint_r.part.0+0x28>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f8ca 3008 	str.w	r3, [sl, #8]
 8003e4e:	f8ca 3004 	str.w	r3, [sl, #4]
 8003e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e56:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003e5a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 8003e5e:	f8ca 3008 	str.w	r3, [sl, #8]
 8003e62:	f109 0908 	add.w	r9, r9, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1db      	bne.n	8003e22 <__sprint_r.part.0+0x1a>
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	e7ec      	b.n	8003e48 <__sprint_r.part.0+0x40>
 8003e6e:	f003 fb9f 	bl	80075b0 <__sfvwrite_r>
 8003e72:	2300      	movs	r3, #0
 8003e74:	f8ca 3008 	str.w	r3, [sl, #8]
 8003e78:	f8ca 3004 	str.w	r3, [sl, #4]
 8003e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003e80 <__sprint_r>:
 8003e80:	6893      	ldr	r3, [r2, #8]
 8003e82:	b410      	push	{r4}
 8003e84:	b11b      	cbz	r3, 8003e8e <__sprint_r+0xe>
 8003e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e8a:	f7ff bfbd 	b.w	8003e08 <__sprint_r.part.0>
 8003e8e:	4618      	mov	r0, r3
 8003e90:	6053      	str	r3, [r2, #4]
 8003e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <_vfiprintf_r>:
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b0ab      	sub	sp, #172	; 0xac
 8003e9e:	461c      	mov	r4, r3
 8003ea0:	9100      	str	r1, [sp, #0]
 8003ea2:	4693      	mov	fp, r2
 8003ea4:	9304      	str	r3, [sp, #16]
 8003ea6:	9001      	str	r0, [sp, #4]
 8003ea8:	b118      	cbz	r0, 8003eb2 <_vfiprintf_r+0x1a>
 8003eaa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 80e1 	beq.w	8004074 <_vfiprintf_r+0x1dc>
 8003eb2:	9b00      	ldr	r3, [sp, #0]
 8003eb4:	8999      	ldrh	r1, [r3, #12]
 8003eb6:	b28a      	uxth	r2, r1
 8003eb8:	0490      	lsls	r0, r2, #18
 8003eba:	d408      	bmi.n	8003ece <_vfiprintf_r+0x36>
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ec0:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
 8003ec4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ec8:	8182      	strh	r2, [r0, #12]
 8003eca:	6643      	str	r3, [r0, #100]	; 0x64
 8003ecc:	b292      	uxth	r2, r2
 8003ece:	0711      	lsls	r1, r2, #28
 8003ed0:	f140 80b0 	bpl.w	8004034 <_vfiprintf_r+0x19c>
 8003ed4:	9b00      	ldr	r3, [sp, #0]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 80ab 	beq.w	8004034 <_vfiprintf_r+0x19c>
 8003ede:	f002 021a 	and.w	r2, r2, #26
 8003ee2:	2a0a      	cmp	r2, #10
 8003ee4:	f000 80b2 	beq.w	800404c <_vfiprintf_r+0x1b4>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8003eee:	9309      	str	r3, [sp, #36]	; 0x24
 8003ef0:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ef2:	930e      	str	r3, [sp, #56]	; 0x38
 8003ef4:	9302      	str	r3, [sp, #8]
 8003ef6:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003efa:	4654      	mov	r4, sl
 8003efc:	f89b 3000 	ldrb.w	r3, [fp]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 849d 	beq.w	8004840 <_vfiprintf_r+0x9a8>
 8003f06:	2b25      	cmp	r3, #37	; 0x25
 8003f08:	f000 849a 	beq.w	8004840 <_vfiprintf_r+0x9a8>
 8003f0c:	465a      	mov	r2, fp
 8003f0e:	e001      	b.n	8003f14 <_vfiprintf_r+0x7c>
 8003f10:	2b25      	cmp	r3, #37	; 0x25
 8003f12:	d003      	beq.n	8003f1c <_vfiprintf_r+0x84>
 8003f14:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f9      	bne.n	8003f10 <_vfiprintf_r+0x78>
 8003f1c:	ebcb 0602 	rsb	r6, fp, r2
 8003f20:	4615      	mov	r5, r2
 8003f22:	b196      	cbz	r6, 8003f4a <_vfiprintf_r+0xb2>
 8003f24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003f28:	f8c4 b000 	str.w	fp, [r4]
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	4432      	add	r2, r6
 8003f30:	2b07      	cmp	r3, #7
 8003f32:	6066      	str	r6, [r4, #4]
 8003f34:	920f      	str	r2, [sp, #60]	; 0x3c
 8003f36:	930e      	str	r3, [sp, #56]	; 0x38
 8003f38:	dd77      	ble.n	800402a <_vfiprintf_r+0x192>
 8003f3a:	2a00      	cmp	r2, #0
 8003f3c:	f040 84a9 	bne.w	8004892 <_vfiprintf_r+0x9fa>
 8003f40:	9b02      	ldr	r3, [sp, #8]
 8003f42:	920e      	str	r2, [sp, #56]	; 0x38
 8003f44:	4433      	add	r3, r6
 8003f46:	4654      	mov	r4, sl
 8003f48:	9302      	str	r3, [sp, #8]
 8003f4a:	782b      	ldrb	r3, [r5, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8359 	beq.w	8004604 <_vfiprintf_r+0x76c>
 8003f52:	2100      	movs	r1, #0
 8003f54:	f04f 3cff 	mov.w	ip, #4294967295
 8003f58:	1c68      	adds	r0, r5, #1
 8003f5a:	786b      	ldrb	r3, [r5, #1]
 8003f5c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8003f60:	4688      	mov	r8, r1
 8003f62:	460d      	mov	r5, r1
 8003f64:	4666      	mov	r6, ip
 8003f66:	f100 0b01 	add.w	fp, r0, #1
 8003f6a:	f1a3 0220 	sub.w	r2, r3, #32
 8003f6e:	2a58      	cmp	r2, #88	; 0x58
 8003f70:	f200 82a7 	bhi.w	80044c2 <_vfiprintf_r+0x62a>
 8003f74:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003f78:	02a50297 	.word	0x02a50297
 8003f7c:	029f02a5 	.word	0x029f02a5
 8003f80:	02a502a5 	.word	0x02a502a5
 8003f84:	02a502a5 	.word	0x02a502a5
 8003f88:	02a502a5 	.word	0x02a502a5
 8003f8c:	025f0252 	.word	0x025f0252
 8003f90:	010c02a5 	.word	0x010c02a5
 8003f94:	02a5026a 	.word	0x02a5026a
 8003f98:	012e0128 	.word	0x012e0128
 8003f9c:	012e012e 	.word	0x012e012e
 8003fa0:	012e012e 	.word	0x012e012e
 8003fa4:	012e012e 	.word	0x012e012e
 8003fa8:	012e012e 	.word	0x012e012e
 8003fac:	02a502a5 	.word	0x02a502a5
 8003fb0:	02a502a5 	.word	0x02a502a5
 8003fb4:	02a502a5 	.word	0x02a502a5
 8003fb8:	02a502a5 	.word	0x02a502a5
 8003fbc:	02a502a5 	.word	0x02a502a5
 8003fc0:	02a5013c 	.word	0x02a5013c
 8003fc4:	02a502a5 	.word	0x02a502a5
 8003fc8:	02a502a5 	.word	0x02a502a5
 8003fcc:	02a502a5 	.word	0x02a502a5
 8003fd0:	02a502a5 	.word	0x02a502a5
 8003fd4:	017302a5 	.word	0x017302a5
 8003fd8:	02a502a5 	.word	0x02a502a5
 8003fdc:	02a502a5 	.word	0x02a502a5
 8003fe0:	018a02a5 	.word	0x018a02a5
 8003fe4:	02a502a5 	.word	0x02a502a5
 8003fe8:	02a501a2 	.word	0x02a501a2
 8003fec:	02a502a5 	.word	0x02a502a5
 8003ff0:	02a502a5 	.word	0x02a502a5
 8003ff4:	02a502a5 	.word	0x02a502a5
 8003ff8:	02a502a5 	.word	0x02a502a5
 8003ffc:	01c602a5 	.word	0x01c602a5
 8004000:	02a501d8 	.word	0x02a501d8
 8004004:	02a502a5 	.word	0x02a502a5
 8004008:	01d80122 	.word	0x01d80122
 800400c:	02a502a5 	.word	0x02a502a5
 8004010:	02a50249 	.word	0x02a50249
 8004014:	01120286 	.word	0x01120286
 8004018:	020501f1 	.word	0x020501f1
 800401c:	020b02a5 	.word	0x020b02a5
 8004020:	008102a5 	.word	0x008102a5
 8004024:	02a502a5 	.word	0x02a502a5
 8004028:	0230      	.short	0x0230
 800402a:	3408      	adds	r4, #8
 800402c:	9b02      	ldr	r3, [sp, #8]
 800402e:	4433      	add	r3, r6
 8004030:	9302      	str	r3, [sp, #8]
 8004032:	e78a      	b.n	8003f4a <_vfiprintf_r+0xb2>
 8004034:	9801      	ldr	r0, [sp, #4]
 8004036:	9900      	ldr	r1, [sp, #0]
 8004038:	f001 ff9c 	bl	8005f74 <__swsetup_r>
 800403c:	b9a8      	cbnz	r0, 800406a <_vfiprintf_r+0x1d2>
 800403e:	9b00      	ldr	r3, [sp, #0]
 8004040:	899a      	ldrh	r2, [r3, #12]
 8004042:	f002 021a 	and.w	r2, r2, #26
 8004046:	2a0a      	cmp	r2, #10
 8004048:	f47f af4e 	bne.w	8003ee8 <_vfiprintf_r+0x50>
 800404c:	9b00      	ldr	r3, [sp, #0]
 800404e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004052:	2b00      	cmp	r3, #0
 8004054:	f6ff af48 	blt.w	8003ee8 <_vfiprintf_r+0x50>
 8004058:	9801      	ldr	r0, [sp, #4]
 800405a:	9900      	ldr	r1, [sp, #0]
 800405c:	465a      	mov	r2, fp
 800405e:	4623      	mov	r3, r4
 8004060:	f000 fd1c 	bl	8004a9c <__sbprintf>
 8004064:	b02b      	add	sp, #172	; 0xac
 8004066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800406a:	f04f 30ff 	mov.w	r0, #4294967295
 800406e:	b02b      	add	sp, #172	; 0xac
 8004070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004074:	f003 f90a 	bl	800728c <__sinit>
 8004078:	e71b      	b.n	8003eb2 <_vfiprintf_r+0x1a>
 800407a:	f018 0f20 	tst.w	r8, #32
 800407e:	9503      	str	r5, [sp, #12]
 8004080:	46b4      	mov	ip, r6
 8004082:	f000 810b 	beq.w	800429c <_vfiprintf_r+0x404>
 8004086:	9b04      	ldr	r3, [sp, #16]
 8004088:	3307      	adds	r3, #7
 800408a:	f023 0307 	bic.w	r3, r3, #7
 800408e:	f103 0208 	add.w	r2, r3, #8
 8004092:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004096:	9204      	str	r2, [sp, #16]
 8004098:	2301      	movs	r3, #1
 800409a:	2200      	movs	r2, #0
 800409c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 80040a0:	46e1      	mov	r9, ip
 80040a2:	4615      	mov	r5, r2
 80040a4:	f1bc 0f00 	cmp.w	ip, #0
 80040a8:	bfa8      	it	ge
 80040aa:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 80040ae:	ea56 0207 	orrs.w	r2, r6, r7
 80040b2:	f040 80c4 	bne.w	800423e <_vfiprintf_r+0x3a6>
 80040b6:	f1bc 0f00 	cmp.w	ip, #0
 80040ba:	f000 837d 	beq.w	80047b8 <_vfiprintf_r+0x920>
 80040be:	2b01      	cmp	r3, #1
 80040c0:	f000 80c5 	beq.w	800424e <_vfiprintf_r+0x3b6>
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	f000 8383 	beq.w	80047d0 <_vfiprintf_r+0x938>
 80040ca:	4651      	mov	r1, sl
 80040cc:	08f2      	lsrs	r2, r6, #3
 80040ce:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80040d2:	08f8      	lsrs	r0, r7, #3
 80040d4:	f006 0307 	and.w	r3, r6, #7
 80040d8:	4607      	mov	r7, r0
 80040da:	4616      	mov	r6, r2
 80040dc:	3330      	adds	r3, #48	; 0x30
 80040de:	ea56 0207 	orrs.w	r2, r6, r7
 80040e2:	f801 3d01 	strb.w	r3, [r1, #-1]!
 80040e6:	d1f1      	bne.n	80040cc <_vfiprintf_r+0x234>
 80040e8:	f018 0f01 	tst.w	r8, #1
 80040ec:	9107      	str	r1, [sp, #28]
 80040ee:	f040 83f9 	bne.w	80048e4 <_vfiprintf_r+0xa4c>
 80040f2:	ebc1 090a 	rsb	r9, r1, sl
 80040f6:	45e1      	cmp	r9, ip
 80040f8:	464e      	mov	r6, r9
 80040fa:	bfb8      	it	lt
 80040fc:	4666      	movlt	r6, ip
 80040fe:	b105      	cbz	r5, 8004102 <_vfiprintf_r+0x26a>
 8004100:	3601      	adds	r6, #1
 8004102:	f018 0302 	ands.w	r3, r8, #2
 8004106:	9305      	str	r3, [sp, #20]
 8004108:	bf18      	it	ne
 800410a:	3602      	addne	r6, #2
 800410c:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8004110:	9306      	str	r3, [sp, #24]
 8004112:	f040 81f6 	bne.w	8004502 <_vfiprintf_r+0x66a>
 8004116:	9b03      	ldr	r3, [sp, #12]
 8004118:	1b9d      	subs	r5, r3, r6
 800411a:	2d00      	cmp	r5, #0
 800411c:	f340 81f1 	ble.w	8004502 <_vfiprintf_r+0x66a>
 8004120:	2d10      	cmp	r5, #16
 8004122:	f340 8489 	ble.w	8004a38 <_vfiprintf_r+0xba0>
 8004126:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 800412a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800412c:	4fc4      	ldr	r7, [pc, #784]	; (8004440 <_vfiprintf_r+0x5a8>)
 800412e:	4620      	mov	r0, r4
 8004130:	2310      	movs	r3, #16
 8004132:	4664      	mov	r4, ip
 8004134:	4671      	mov	r1, lr
 8004136:	4684      	mov	ip, r0
 8004138:	e007      	b.n	800414a <_vfiprintf_r+0x2b2>
 800413a:	f101 0e02 	add.w	lr, r1, #2
 800413e:	f10c 0c08 	add.w	ip, ip, #8
 8004142:	4601      	mov	r1, r0
 8004144:	3d10      	subs	r5, #16
 8004146:	2d10      	cmp	r5, #16
 8004148:	dd13      	ble.n	8004172 <_vfiprintf_r+0x2da>
 800414a:	1c48      	adds	r0, r1, #1
 800414c:	3210      	adds	r2, #16
 800414e:	2807      	cmp	r0, #7
 8004150:	920f      	str	r2, [sp, #60]	; 0x3c
 8004152:	f8cc 7000 	str.w	r7, [ip]
 8004156:	f8cc 3004 	str.w	r3, [ip, #4]
 800415a:	900e      	str	r0, [sp, #56]	; 0x38
 800415c:	dded      	ble.n	800413a <_vfiprintf_r+0x2a2>
 800415e:	2a00      	cmp	r2, #0
 8004160:	f040 81bf 	bne.w	80044e2 <_vfiprintf_r+0x64a>
 8004164:	3d10      	subs	r5, #16
 8004166:	2d10      	cmp	r5, #16
 8004168:	4611      	mov	r1, r2
 800416a:	f04f 0e01 	mov.w	lr, #1
 800416e:	46d4      	mov	ip, sl
 8004170:	dceb      	bgt.n	800414a <_vfiprintf_r+0x2b2>
 8004172:	4663      	mov	r3, ip
 8004174:	4671      	mov	r1, lr
 8004176:	46a4      	mov	ip, r4
 8004178:	461c      	mov	r4, r3
 800417a:	442a      	add	r2, r5
 800417c:	2907      	cmp	r1, #7
 800417e:	920f      	str	r2, [sp, #60]	; 0x3c
 8004180:	6027      	str	r7, [r4, #0]
 8004182:	6065      	str	r5, [r4, #4]
 8004184:	910e      	str	r1, [sp, #56]	; 0x38
 8004186:	f300 8343 	bgt.w	8004810 <_vfiprintf_r+0x978>
 800418a:	3408      	adds	r4, #8
 800418c:	1c48      	adds	r0, r1, #1
 800418e:	e1bb      	b.n	8004508 <_vfiprintf_r+0x670>
 8004190:	4658      	mov	r0, fp
 8004192:	f048 0804 	orr.w	r8, r8, #4
 8004196:	f89b 3000 	ldrb.w	r3, [fp]
 800419a:	e6e4      	b.n	8003f66 <_vfiprintf_r+0xce>
 800419c:	f018 0320 	ands.w	r3, r8, #32
 80041a0:	9503      	str	r5, [sp, #12]
 80041a2:	46b4      	mov	ip, r6
 80041a4:	d062      	beq.n	800426c <_vfiprintf_r+0x3d4>
 80041a6:	9b04      	ldr	r3, [sp, #16]
 80041a8:	3307      	adds	r3, #7
 80041aa:	f023 0307 	bic.w	r3, r3, #7
 80041ae:	f103 0208 	add.w	r2, r3, #8
 80041b2:	e9d3 6700 	ldrd	r6, r7, [r3]
 80041b6:	9204      	str	r2, [sp, #16]
 80041b8:	2300      	movs	r3, #0
 80041ba:	e76e      	b.n	800409a <_vfiprintf_r+0x202>
 80041bc:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 80041c0:	f89b 3000 	ldrb.w	r3, [fp]
 80041c4:	4658      	mov	r0, fp
 80041c6:	e6ce      	b.n	8003f66 <_vfiprintf_r+0xce>
 80041c8:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80041cc:	f89b 3000 	ldrb.w	r3, [fp]
 80041d0:	4658      	mov	r0, fp
 80041d2:	e6c8      	b.n	8003f66 <_vfiprintf_r+0xce>
 80041d4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80041d8:	2500      	movs	r5, #0
 80041da:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80041de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80041e2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
 80041e6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80041ea:	2a09      	cmp	r2, #9
 80041ec:	d9f5      	bls.n	80041da <_vfiprintf_r+0x342>
 80041ee:	e6bc      	b.n	8003f6a <_vfiprintf_r+0xd2>
 80041f0:	f048 0810 	orr.w	r8, r8, #16
 80041f4:	f018 0f20 	tst.w	r8, #32
 80041f8:	9503      	str	r5, [sp, #12]
 80041fa:	46b4      	mov	ip, r6
 80041fc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8004200:	f000 809a 	beq.w	8004338 <_vfiprintf_r+0x4a0>
 8004204:	9904      	ldr	r1, [sp, #16]
 8004206:	3107      	adds	r1, #7
 8004208:	f021 0107 	bic.w	r1, r1, #7
 800420c:	e9d1 2300 	ldrd	r2, r3, [r1]
 8004210:	3108      	adds	r1, #8
 8004212:	9104      	str	r1, [sp, #16]
 8004214:	4616      	mov	r6, r2
 8004216:	461f      	mov	r7, r3
 8004218:	2a00      	cmp	r2, #0
 800421a:	f173 0300 	sbcs.w	r3, r3, #0
 800421e:	f2c0 83a3 	blt.w	8004968 <_vfiprintf_r+0xad0>
 8004222:	f1bc 0f00 	cmp.w	ip, #0
 8004226:	bfa8      	it	ge
 8004228:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 800422c:	ea56 0207 	orrs.w	r2, r6, r7
 8004230:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8004234:	46e1      	mov	r9, ip
 8004236:	f04f 0301 	mov.w	r3, #1
 800423a:	f43f af3c 	beq.w	80040b6 <_vfiprintf_r+0x21e>
 800423e:	2b01      	cmp	r3, #1
 8004240:	f47f af40 	bne.w	80040c4 <_vfiprintf_r+0x22c>
 8004244:	2f00      	cmp	r7, #0
 8004246:	bf08      	it	eq
 8004248:	2e0a      	cmpeq	r6, #10
 800424a:	f080 8331 	bcs.w	80048b0 <_vfiprintf_r+0xa18>
 800424e:	ab2a      	add	r3, sp, #168	; 0xa8
 8004250:	3630      	adds	r6, #48	; 0x30
 8004252:	f803 6d41 	strb.w	r6, [r3, #-65]!
 8004256:	ebc3 090a 	rsb	r9, r3, sl
 800425a:	9307      	str	r3, [sp, #28]
 800425c:	e74b      	b.n	80040f6 <_vfiprintf_r+0x25e>
 800425e:	f048 0810 	orr.w	r8, r8, #16
 8004262:	f018 0320 	ands.w	r3, r8, #32
 8004266:	9503      	str	r5, [sp, #12]
 8004268:	46b4      	mov	ip, r6
 800426a:	d19c      	bne.n	80041a6 <_vfiprintf_r+0x30e>
 800426c:	f018 0210 	ands.w	r2, r8, #16
 8004270:	f040 82f4 	bne.w	800485c <_vfiprintf_r+0x9c4>
 8004274:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8004278:	f000 82f0 	beq.w	800485c <_vfiprintf_r+0x9c4>
 800427c:	9904      	ldr	r1, [sp, #16]
 800427e:	4613      	mov	r3, r2
 8004280:	460a      	mov	r2, r1
 8004282:	3204      	adds	r2, #4
 8004284:	880e      	ldrh	r6, [r1, #0]
 8004286:	9204      	str	r2, [sp, #16]
 8004288:	2700      	movs	r7, #0
 800428a:	e706      	b.n	800409a <_vfiprintf_r+0x202>
 800428c:	f048 0810 	orr.w	r8, r8, #16
 8004290:	f018 0f20 	tst.w	r8, #32
 8004294:	9503      	str	r5, [sp, #12]
 8004296:	46b4      	mov	ip, r6
 8004298:	f47f aef5 	bne.w	8004086 <_vfiprintf_r+0x1ee>
 800429c:	9a04      	ldr	r2, [sp, #16]
 800429e:	f018 0f10 	tst.w	r8, #16
 80042a2:	4613      	mov	r3, r2
 80042a4:	f040 82e1 	bne.w	800486a <_vfiprintf_r+0x9d2>
 80042a8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80042ac:	f000 82dd 	beq.w	800486a <_vfiprintf_r+0x9d2>
 80042b0:	8816      	ldrh	r6, [r2, #0]
 80042b2:	3204      	adds	r2, #4
 80042b4:	2700      	movs	r7, #0
 80042b6:	2301      	movs	r3, #1
 80042b8:	9204      	str	r2, [sp, #16]
 80042ba:	e6ee      	b.n	800409a <_vfiprintf_r+0x202>
 80042bc:	4a61      	ldr	r2, [pc, #388]	; (8004444 <_vfiprintf_r+0x5ac>)
 80042be:	9503      	str	r5, [sp, #12]
 80042c0:	f018 0f20 	tst.w	r8, #32
 80042c4:	46b4      	mov	ip, r6
 80042c6:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80042ca:	9209      	str	r2, [sp, #36]	; 0x24
 80042cc:	f000 808e 	beq.w	80043ec <_vfiprintf_r+0x554>
 80042d0:	9a04      	ldr	r2, [sp, #16]
 80042d2:	3207      	adds	r2, #7
 80042d4:	f022 0207 	bic.w	r2, r2, #7
 80042d8:	e9d2 6700 	ldrd	r6, r7, [r2]
 80042dc:	f102 0108 	add.w	r1, r2, #8
 80042e0:	9104      	str	r1, [sp, #16]
 80042e2:	f018 0f01 	tst.w	r8, #1
 80042e6:	f000 828c 	beq.w	8004802 <_vfiprintf_r+0x96a>
 80042ea:	ea56 0207 	orrs.w	r2, r6, r7
 80042ee:	f000 8288 	beq.w	8004802 <_vfiprintf_r+0x96a>
 80042f2:	2230      	movs	r2, #48	; 0x30
 80042f4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 80042f8:	f048 0802 	orr.w	r8, r8, #2
 80042fc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 8004300:	2302      	movs	r3, #2
 8004302:	e6ca      	b.n	800409a <_vfiprintf_r+0x202>
 8004304:	9a04      	ldr	r2, [sp, #16]
 8004306:	9503      	str	r5, [sp, #12]
 8004308:	6813      	ldr	r3, [r2, #0]
 800430a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 800430e:	4613      	mov	r3, r2
 8004310:	3304      	adds	r3, #4
 8004312:	2601      	movs	r6, #1
 8004314:	2100      	movs	r1, #0
 8004316:	9304      	str	r3, [sp, #16]
 8004318:	ab10      	add	r3, sp, #64	; 0x40
 800431a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800431e:	46b1      	mov	r9, r6
 8004320:	9307      	str	r3, [sp, #28]
 8004322:	f04f 0c00 	mov.w	ip, #0
 8004326:	e6ec      	b.n	8004102 <_vfiprintf_r+0x26a>
 8004328:	f018 0f20 	tst.w	r8, #32
 800432c:	9503      	str	r5, [sp, #12]
 800432e:	46b4      	mov	ip, r6
 8004330:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8004334:	f47f af66 	bne.w	8004204 <_vfiprintf_r+0x36c>
 8004338:	f018 0f10 	tst.w	r8, #16
 800433c:	f040 82a0 	bne.w	8004880 <_vfiprintf_r+0x9e8>
 8004340:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004344:	f000 829c 	beq.w	8004880 <_vfiprintf_r+0x9e8>
 8004348:	9904      	ldr	r1, [sp, #16]
 800434a:	f9b1 6000 	ldrsh.w	r6, [r1]
 800434e:	3104      	adds	r1, #4
 8004350:	17f7      	asrs	r7, r6, #31
 8004352:	4632      	mov	r2, r6
 8004354:	463b      	mov	r3, r7
 8004356:	9104      	str	r1, [sp, #16]
 8004358:	e75e      	b.n	8004218 <_vfiprintf_r+0x380>
 800435a:	9904      	ldr	r1, [sp, #16]
 800435c:	9503      	str	r5, [sp, #12]
 800435e:	2330      	movs	r3, #48	; 0x30
 8004360:	460a      	mov	r2, r1
 8004362:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
 8004366:	2378      	movs	r3, #120	; 0x78
 8004368:	3204      	adds	r2, #4
 800436a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 800436e:	4b36      	ldr	r3, [pc, #216]	; (8004448 <_vfiprintf_r+0x5b0>)
 8004370:	9309      	str	r3, [sp, #36]	; 0x24
 8004372:	46b4      	mov	ip, r6
 8004374:	f048 0802 	orr.w	r8, r8, #2
 8004378:	680e      	ldr	r6, [r1, #0]
 800437a:	9204      	str	r2, [sp, #16]
 800437c:	2700      	movs	r7, #0
 800437e:	2302      	movs	r3, #2
 8004380:	e68b      	b.n	800409a <_vfiprintf_r+0x202>
 8004382:	f048 0820 	orr.w	r8, r8, #32
 8004386:	f89b 3000 	ldrb.w	r3, [fp]
 800438a:	4658      	mov	r0, fp
 800438c:	e5eb      	b.n	8003f66 <_vfiprintf_r+0xce>
 800438e:	9a04      	ldr	r2, [sp, #16]
 8004390:	9503      	str	r5, [sp, #12]
 8004392:	6813      	ldr	r3, [r2, #0]
 8004394:	9307      	str	r3, [sp, #28]
 8004396:	2100      	movs	r1, #0
 8004398:	46b4      	mov	ip, r6
 800439a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800439e:	1d16      	adds	r6, r2, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 834f 	beq.w	8004a44 <_vfiprintf_r+0xbac>
 80043a6:	f1bc 0f00 	cmp.w	ip, #0
 80043aa:	f2c0 8329 	blt.w	8004a00 <_vfiprintf_r+0xb68>
 80043ae:	9d07      	ldr	r5, [sp, #28]
 80043b0:	f8cd c010 	str.w	ip, [sp, #16]
 80043b4:	4662      	mov	r2, ip
 80043b6:	4628      	mov	r0, r5
 80043b8:	2100      	movs	r1, #0
 80043ba:	f003 fdbb 	bl	8007f34 <memchr>
 80043be:	f8dd c010 	ldr.w	ip, [sp, #16]
 80043c2:	2800      	cmp	r0, #0
 80043c4:	f000 834f 	beq.w	8004a66 <_vfiprintf_r+0xbce>
 80043c8:	ebc5 0900 	rsb	r9, r5, r0
 80043cc:	9604      	str	r6, [sp, #16]
 80043ce:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 80043d2:	f04f 0c00 	mov.w	ip, #0
 80043d6:	e68e      	b.n	80040f6 <_vfiprintf_r+0x25e>
 80043d8:	4a1b      	ldr	r2, [pc, #108]	; (8004448 <_vfiprintf_r+0x5b0>)
 80043da:	9503      	str	r5, [sp, #12]
 80043dc:	f018 0f20 	tst.w	r8, #32
 80043e0:	46b4      	mov	ip, r6
 80043e2:	9209      	str	r2, [sp, #36]	; 0x24
 80043e4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80043e8:	f47f af72 	bne.w	80042d0 <_vfiprintf_r+0x438>
 80043ec:	9904      	ldr	r1, [sp, #16]
 80043ee:	f018 0f10 	tst.w	r8, #16
 80043f2:	460a      	mov	r2, r1
 80043f4:	f040 823f 	bne.w	8004876 <_vfiprintf_r+0x9de>
 80043f8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80043fc:	f000 823b 	beq.w	8004876 <_vfiprintf_r+0x9de>
 8004400:	3204      	adds	r2, #4
 8004402:	880e      	ldrh	r6, [r1, #0]
 8004404:	9204      	str	r2, [sp, #16]
 8004406:	2700      	movs	r7, #0
 8004408:	e76b      	b.n	80042e2 <_vfiprintf_r+0x44a>
 800440a:	f89b 3000 	ldrb.w	r3, [fp]
 800440e:	2b6c      	cmp	r3, #108	; 0x6c
 8004410:	f000 82e9 	beq.w	80049e6 <_vfiprintf_r+0xb4e>
 8004414:	f048 0810 	orr.w	r8, r8, #16
 8004418:	4658      	mov	r0, fp
 800441a:	e5a4      	b.n	8003f66 <_vfiprintf_r+0xce>
 800441c:	9a04      	ldr	r2, [sp, #16]
 800441e:	6815      	ldr	r5, [r2, #0]
 8004420:	4613      	mov	r3, r2
 8004422:	2d00      	cmp	r5, #0
 8004424:	f103 0304 	add.w	r3, r3, #4
 8004428:	f2c0 82e5 	blt.w	80049f6 <_vfiprintf_r+0xb5e>
 800442c:	9304      	str	r3, [sp, #16]
 800442e:	f89b 3000 	ldrb.w	r3, [fp]
 8004432:	4658      	mov	r0, fp
 8004434:	e597      	b.n	8003f66 <_vfiprintf_r+0xce>
 8004436:	f89b 3000 	ldrb.w	r3, [fp]
 800443a:	4658      	mov	r0, fp
 800443c:	212b      	movs	r1, #43	; 0x2b
 800443e:	e592      	b.n	8003f66 <_vfiprintf_r+0xce>
 8004440:	080096c4 	.word	0x080096c4
 8004444:	080096d4 	.word	0x080096d4
 8004448:	080096e8 	.word	0x080096e8
 800444c:	f89b 3000 	ldrb.w	r3, [fp]
 8004450:	2b2a      	cmp	r3, #42	; 0x2a
 8004452:	f10b 0001 	add.w	r0, fp, #1
 8004456:	f000 830f 	beq.w	8004a78 <_vfiprintf_r+0xbe0>
 800445a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800445e:	2a09      	cmp	r2, #9
 8004460:	4683      	mov	fp, r0
 8004462:	f04f 0600 	mov.w	r6, #0
 8004466:	f63f ad80 	bhi.w	8003f6a <_vfiprintf_r+0xd2>
 800446a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800446e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8004472:	eb02 0646 	add.w	r6, r2, r6, lsl #1
 8004476:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800447a:	2a09      	cmp	r2, #9
 800447c:	d9f5      	bls.n	800446a <_vfiprintf_r+0x5d2>
 800447e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8004482:	e572      	b.n	8003f6a <_vfiprintf_r+0xd2>
 8004484:	f018 0f20 	tst.w	r8, #32
 8004488:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800448c:	f000 8283 	beq.w	8004996 <_vfiprintf_r+0xafe>
 8004490:	9a04      	ldr	r2, [sp, #16]
 8004492:	9902      	ldr	r1, [sp, #8]
 8004494:	6813      	ldr	r3, [r2, #0]
 8004496:	17cf      	asrs	r7, r1, #31
 8004498:	4608      	mov	r0, r1
 800449a:	3204      	adds	r2, #4
 800449c:	4639      	mov	r1, r7
 800449e:	9204      	str	r2, [sp, #16]
 80044a0:	e9c3 0100 	strd	r0, r1, [r3]
 80044a4:	e52a      	b.n	8003efc <_vfiprintf_r+0x64>
 80044a6:	4658      	mov	r0, fp
 80044a8:	f89b 3000 	ldrb.w	r3, [fp]
 80044ac:	2900      	cmp	r1, #0
 80044ae:	f47f ad5a 	bne.w	8003f66 <_vfiprintf_r+0xce>
 80044b2:	2120      	movs	r1, #32
 80044b4:	e557      	b.n	8003f66 <_vfiprintf_r+0xce>
 80044b6:	f048 0801 	orr.w	r8, r8, #1
 80044ba:	4658      	mov	r0, fp
 80044bc:	f89b 3000 	ldrb.w	r3, [fp]
 80044c0:	e551      	b.n	8003f66 <_vfiprintf_r+0xce>
 80044c2:	9503      	str	r5, [sp, #12]
 80044c4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 809b 	beq.w	8004604 <_vfiprintf_r+0x76c>
 80044ce:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 80044d2:	2300      	movs	r3, #0
 80044d4:	2601      	movs	r6, #1
 80044d6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 80044da:	ab10      	add	r3, sp, #64	; 0x40
 80044dc:	46b1      	mov	r9, r6
 80044de:	9307      	str	r3, [sp, #28]
 80044e0:	e71f      	b.n	8004322 <_vfiprintf_r+0x48a>
 80044e2:	9801      	ldr	r0, [sp, #4]
 80044e4:	9900      	ldr	r1, [sp, #0]
 80044e6:	9308      	str	r3, [sp, #32]
 80044e8:	aa0d      	add	r2, sp, #52	; 0x34
 80044ea:	f7ff fc8d 	bl	8003e08 <__sprint_r.part.0>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	f040 808f 	bne.w	8004612 <_vfiprintf_r+0x77a>
 80044f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80044f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80044f8:	9b08      	ldr	r3, [sp, #32]
 80044fa:	f101 0e01 	add.w	lr, r1, #1
 80044fe:	46d4      	mov	ip, sl
 8004500:	e620      	b.n	8004144 <_vfiprintf_r+0x2ac>
 8004502:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004504:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004506:	1c48      	adds	r0, r1, #1
 8004508:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800450c:	b16b      	cbz	r3, 800452a <_vfiprintf_r+0x692>
 800450e:	3201      	adds	r2, #1
 8004510:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8004514:	2101      	movs	r1, #1
 8004516:	2807      	cmp	r0, #7
 8004518:	920f      	str	r2, [sp, #60]	; 0x3c
 800451a:	900e      	str	r0, [sp, #56]	; 0x38
 800451c:	6023      	str	r3, [r4, #0]
 800451e:	6061      	str	r1, [r4, #4]
 8004520:	f300 8134 	bgt.w	800478c <_vfiprintf_r+0x8f4>
 8004524:	4601      	mov	r1, r0
 8004526:	3408      	adds	r4, #8
 8004528:	3001      	adds	r0, #1
 800452a:	9b05      	ldr	r3, [sp, #20]
 800452c:	b163      	cbz	r3, 8004548 <_vfiprintf_r+0x6b0>
 800452e:	3202      	adds	r2, #2
 8004530:	a90c      	add	r1, sp, #48	; 0x30
 8004532:	2302      	movs	r3, #2
 8004534:	2807      	cmp	r0, #7
 8004536:	920f      	str	r2, [sp, #60]	; 0x3c
 8004538:	900e      	str	r0, [sp, #56]	; 0x38
 800453a:	e884 000a 	stmia.w	r4, {r1, r3}
 800453e:	f300 8134 	bgt.w	80047aa <_vfiprintf_r+0x912>
 8004542:	4601      	mov	r1, r0
 8004544:	3408      	adds	r4, #8
 8004546:	3001      	adds	r0, #1
 8004548:	9b06      	ldr	r3, [sp, #24]
 800454a:	2b80      	cmp	r3, #128	; 0x80
 800454c:	f000 80d4 	beq.w	80046f8 <_vfiprintf_r+0x860>
 8004550:	ebc9 070c 	rsb	r7, r9, ip
 8004554:	2f00      	cmp	r7, #0
 8004556:	dd2b      	ble.n	80045b0 <_vfiprintf_r+0x718>
 8004558:	2f10      	cmp	r7, #16
 800455a:	4dab      	ldr	r5, [pc, #684]	; (8004808 <_vfiprintf_r+0x970>)
 800455c:	dd1f      	ble.n	800459e <_vfiprintf_r+0x706>
 800455e:	46a6      	mov	lr, r4
 8004560:	2310      	movs	r3, #16
 8004562:	9c01      	ldr	r4, [sp, #4]
 8004564:	e007      	b.n	8004576 <_vfiprintf_r+0x6de>
 8004566:	f101 0c02 	add.w	ip, r1, #2
 800456a:	f10e 0e08 	add.w	lr, lr, #8
 800456e:	4601      	mov	r1, r0
 8004570:	3f10      	subs	r7, #16
 8004572:	2f10      	cmp	r7, #16
 8004574:	dd11      	ble.n	800459a <_vfiprintf_r+0x702>
 8004576:	1c48      	adds	r0, r1, #1
 8004578:	3210      	adds	r2, #16
 800457a:	2807      	cmp	r0, #7
 800457c:	920f      	str	r2, [sp, #60]	; 0x3c
 800457e:	f8ce 5000 	str.w	r5, [lr]
 8004582:	f8ce 3004 	str.w	r3, [lr, #4]
 8004586:	900e      	str	r0, [sp, #56]	; 0x38
 8004588:	dded      	ble.n	8004566 <_vfiprintf_r+0x6ce>
 800458a:	bb6a      	cbnz	r2, 80045e8 <_vfiprintf_r+0x750>
 800458c:	3f10      	subs	r7, #16
 800458e:	2f10      	cmp	r7, #16
 8004590:	f04f 0c01 	mov.w	ip, #1
 8004594:	4611      	mov	r1, r2
 8004596:	46d6      	mov	lr, sl
 8004598:	dced      	bgt.n	8004576 <_vfiprintf_r+0x6de>
 800459a:	4674      	mov	r4, lr
 800459c:	4660      	mov	r0, ip
 800459e:	443a      	add	r2, r7
 80045a0:	2807      	cmp	r0, #7
 80045a2:	920f      	str	r2, [sp, #60]	; 0x3c
 80045a4:	e884 00a0 	stmia.w	r4, {r5, r7}
 80045a8:	900e      	str	r0, [sp, #56]	; 0x38
 80045aa:	dc3b      	bgt.n	8004624 <_vfiprintf_r+0x78c>
 80045ac:	3408      	adds	r4, #8
 80045ae:	3001      	adds	r0, #1
 80045b0:	eb02 0309 	add.w	r3, r2, r9
 80045b4:	9a07      	ldr	r2, [sp, #28]
 80045b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80045b8:	2807      	cmp	r0, #7
 80045ba:	e884 0204 	stmia.w	r4, {r2, r9}
 80045be:	900e      	str	r0, [sp, #56]	; 0x38
 80045c0:	dd3d      	ble.n	800463e <_vfiprintf_r+0x7a6>
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f040 813f 	bne.w	8004846 <_vfiprintf_r+0x9ae>
 80045c8:	f018 0f04 	tst.w	r8, #4
 80045cc:	930e      	str	r3, [sp, #56]	; 0x38
 80045ce:	f040 8130 	bne.w	8004832 <_vfiprintf_r+0x99a>
 80045d2:	9b02      	ldr	r3, [sp, #8]
 80045d4:	9a03      	ldr	r2, [sp, #12]
 80045d6:	4296      	cmp	r6, r2
 80045d8:	bfac      	ite	ge
 80045da:	199b      	addge	r3, r3, r6
 80045dc:	189b      	addlt	r3, r3, r2
 80045de:	9302      	str	r3, [sp, #8]
 80045e0:	2300      	movs	r3, #0
 80045e2:	930e      	str	r3, [sp, #56]	; 0x38
 80045e4:	4654      	mov	r4, sl
 80045e6:	e489      	b.n	8003efc <_vfiprintf_r+0x64>
 80045e8:	4620      	mov	r0, r4
 80045ea:	9900      	ldr	r1, [sp, #0]
 80045ec:	9305      	str	r3, [sp, #20]
 80045ee:	aa0d      	add	r2, sp, #52	; 0x34
 80045f0:	f7ff fc0a 	bl	8003e08 <__sprint_r.part.0>
 80045f4:	b968      	cbnz	r0, 8004612 <_vfiprintf_r+0x77a>
 80045f6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80045f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80045fa:	9b05      	ldr	r3, [sp, #20]
 80045fc:	f101 0c01 	add.w	ip, r1, #1
 8004600:	46d6      	mov	lr, sl
 8004602:	e7b5      	b.n	8004570 <_vfiprintf_r+0x6d8>
 8004604:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004606:	b123      	cbz	r3, 8004612 <_vfiprintf_r+0x77a>
 8004608:	9801      	ldr	r0, [sp, #4]
 800460a:	9900      	ldr	r1, [sp, #0]
 800460c:	aa0d      	add	r2, sp, #52	; 0x34
 800460e:	f7ff fbfb 	bl	8003e08 <__sprint_r.part.0>
 8004612:	9b00      	ldr	r3, [sp, #0]
 8004614:	899b      	ldrh	r3, [r3, #12]
 8004616:	065b      	lsls	r3, r3, #25
 8004618:	f53f ad27 	bmi.w	800406a <_vfiprintf_r+0x1d2>
 800461c:	9802      	ldr	r0, [sp, #8]
 800461e:	b02b      	add	sp, #172	; 0xac
 8004620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004624:	2a00      	cmp	r2, #0
 8004626:	f040 8192 	bne.w	800494e <_vfiprintf_r+0xab6>
 800462a:	2201      	movs	r2, #1
 800462c:	9907      	ldr	r1, [sp, #28]
 800462e:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
 8004632:	464b      	mov	r3, r9
 8004634:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8004638:	911a      	str	r1, [sp, #104]	; 0x68
 800463a:	920e      	str	r2, [sp, #56]	; 0x38
 800463c:	4654      	mov	r4, sl
 800463e:	f104 0208 	add.w	r2, r4, #8
 8004642:	f018 0f04 	tst.w	r8, #4
 8004646:	d039      	beq.n	80046bc <_vfiprintf_r+0x824>
 8004648:	9903      	ldr	r1, [sp, #12]
 800464a:	1b8d      	subs	r5, r1, r6
 800464c:	2d00      	cmp	r5, #0
 800464e:	dd35      	ble.n	80046bc <_vfiprintf_r+0x824>
 8004650:	2d10      	cmp	r5, #16
 8004652:	f340 8203 	ble.w	8004a5c <_vfiprintf_r+0xbc4>
 8004656:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004658:	4f6c      	ldr	r7, [pc, #432]	; (800480c <_vfiprintf_r+0x974>)
 800465a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800465e:	f8dd 9000 	ldr.w	r9, [sp]
 8004662:	2410      	movs	r4, #16
 8004664:	e006      	b.n	8004674 <_vfiprintf_r+0x7dc>
 8004666:	f100 0e02 	add.w	lr, r0, #2
 800466a:	3208      	adds	r2, #8
 800466c:	4608      	mov	r0, r1
 800466e:	3d10      	subs	r5, #16
 8004670:	2d10      	cmp	r5, #16
 8004672:	dd10      	ble.n	8004696 <_vfiprintf_r+0x7fe>
 8004674:	1c41      	adds	r1, r0, #1
 8004676:	3310      	adds	r3, #16
 8004678:	2907      	cmp	r1, #7
 800467a:	930f      	str	r3, [sp, #60]	; 0x3c
 800467c:	6017      	str	r7, [r2, #0]
 800467e:	6054      	str	r4, [r2, #4]
 8004680:	910e      	str	r1, [sp, #56]	; 0x38
 8004682:	ddf0      	ble.n	8004666 <_vfiprintf_r+0x7ce>
 8004684:	2b00      	cmp	r3, #0
 8004686:	d12a      	bne.n	80046de <_vfiprintf_r+0x846>
 8004688:	3d10      	subs	r5, #16
 800468a:	2d10      	cmp	r5, #16
 800468c:	f04f 0e01 	mov.w	lr, #1
 8004690:	4618      	mov	r0, r3
 8004692:	4652      	mov	r2, sl
 8004694:	dcee      	bgt.n	8004674 <_vfiprintf_r+0x7dc>
 8004696:	442b      	add	r3, r5
 8004698:	f1be 0f07 	cmp.w	lr, #7
 800469c:	930f      	str	r3, [sp, #60]	; 0x3c
 800469e:	6017      	str	r7, [r2, #0]
 80046a0:	6055      	str	r5, [r2, #4]
 80046a2:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 80046a6:	dd09      	ble.n	80046bc <_vfiprintf_r+0x824>
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d092      	beq.n	80045d2 <_vfiprintf_r+0x73a>
 80046ac:	9801      	ldr	r0, [sp, #4]
 80046ae:	9900      	ldr	r1, [sp, #0]
 80046b0:	aa0d      	add	r2, sp, #52	; 0x34
 80046b2:	f7ff fba9 	bl	8003e08 <__sprint_r.part.0>
 80046b6:	2800      	cmp	r0, #0
 80046b8:	d1ab      	bne.n	8004612 <_vfiprintf_r+0x77a>
 80046ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046bc:	9a02      	ldr	r2, [sp, #8]
 80046be:	9903      	ldr	r1, [sp, #12]
 80046c0:	428e      	cmp	r6, r1
 80046c2:	bfac      	ite	ge
 80046c4:	1992      	addge	r2, r2, r6
 80046c6:	1852      	addlt	r2, r2, r1
 80046c8:	9202      	str	r2, [sp, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d088      	beq.n	80045e0 <_vfiprintf_r+0x748>
 80046ce:	9801      	ldr	r0, [sp, #4]
 80046d0:	9900      	ldr	r1, [sp, #0]
 80046d2:	aa0d      	add	r2, sp, #52	; 0x34
 80046d4:	f7ff fb98 	bl	8003e08 <__sprint_r.part.0>
 80046d8:	2800      	cmp	r0, #0
 80046da:	d081      	beq.n	80045e0 <_vfiprintf_r+0x748>
 80046dc:	e799      	b.n	8004612 <_vfiprintf_r+0x77a>
 80046de:	4640      	mov	r0, r8
 80046e0:	4649      	mov	r1, r9
 80046e2:	aa0d      	add	r2, sp, #52	; 0x34
 80046e4:	f7ff fb90 	bl	8003e08 <__sprint_r.part.0>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	d192      	bne.n	8004612 <_vfiprintf_r+0x77a>
 80046ec:	980e      	ldr	r0, [sp, #56]	; 0x38
 80046ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046f0:	f100 0e01 	add.w	lr, r0, #1
 80046f4:	4652      	mov	r2, sl
 80046f6:	e7ba      	b.n	800466e <_vfiprintf_r+0x7d6>
 80046f8:	9b03      	ldr	r3, [sp, #12]
 80046fa:	1b9f      	subs	r7, r3, r6
 80046fc:	2f00      	cmp	r7, #0
 80046fe:	f77f af27 	ble.w	8004550 <_vfiprintf_r+0x6b8>
 8004702:	2f10      	cmp	r7, #16
 8004704:	4d40      	ldr	r5, [pc, #256]	; (8004808 <_vfiprintf_r+0x970>)
 8004706:	f340 81b5 	ble.w	8004a74 <_vfiprintf_r+0xbdc>
 800470a:	4620      	mov	r0, r4
 800470c:	2310      	movs	r3, #16
 800470e:	4664      	mov	r4, ip
 8004710:	4684      	mov	ip, r0
 8004712:	e007      	b.n	8004724 <_vfiprintf_r+0x88c>
 8004714:	f101 0e02 	add.w	lr, r1, #2
 8004718:	f10c 0c08 	add.w	ip, ip, #8
 800471c:	4601      	mov	r1, r0
 800471e:	3f10      	subs	r7, #16
 8004720:	2f10      	cmp	r7, #16
 8004722:	dd11      	ble.n	8004748 <_vfiprintf_r+0x8b0>
 8004724:	1c48      	adds	r0, r1, #1
 8004726:	3210      	adds	r2, #16
 8004728:	2807      	cmp	r0, #7
 800472a:	920f      	str	r2, [sp, #60]	; 0x3c
 800472c:	f8cc 5000 	str.w	r5, [ip]
 8004730:	f8cc 3004 	str.w	r3, [ip, #4]
 8004734:	900e      	str	r0, [sp, #56]	; 0x38
 8004736:	dded      	ble.n	8004714 <_vfiprintf_r+0x87c>
 8004738:	b9c2      	cbnz	r2, 800476c <_vfiprintf_r+0x8d4>
 800473a:	3f10      	subs	r7, #16
 800473c:	2f10      	cmp	r7, #16
 800473e:	f04f 0e01 	mov.w	lr, #1
 8004742:	4611      	mov	r1, r2
 8004744:	46d4      	mov	ip, sl
 8004746:	dced      	bgt.n	8004724 <_vfiprintf_r+0x88c>
 8004748:	4663      	mov	r3, ip
 800474a:	46a4      	mov	ip, r4
 800474c:	461c      	mov	r4, r3
 800474e:	443a      	add	r2, r7
 8004750:	f1be 0f07 	cmp.w	lr, #7
 8004754:	920f      	str	r2, [sp, #60]	; 0x3c
 8004756:	e884 00a0 	stmia.w	r4, {r5, r7}
 800475a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800475e:	f300 80f0 	bgt.w	8004942 <_vfiprintf_r+0xaaa>
 8004762:	3408      	adds	r4, #8
 8004764:	f10e 0001 	add.w	r0, lr, #1
 8004768:	4671      	mov	r1, lr
 800476a:	e6f1      	b.n	8004550 <_vfiprintf_r+0x6b8>
 800476c:	9801      	ldr	r0, [sp, #4]
 800476e:	9900      	ldr	r1, [sp, #0]
 8004770:	9305      	str	r3, [sp, #20]
 8004772:	aa0d      	add	r2, sp, #52	; 0x34
 8004774:	f7ff fb48 	bl	8003e08 <__sprint_r.part.0>
 8004778:	2800      	cmp	r0, #0
 800477a:	f47f af4a 	bne.w	8004612 <_vfiprintf_r+0x77a>
 800477e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004780:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004782:	9b05      	ldr	r3, [sp, #20]
 8004784:	f101 0e01 	add.w	lr, r1, #1
 8004788:	46d4      	mov	ip, sl
 800478a:	e7c8      	b.n	800471e <_vfiprintf_r+0x886>
 800478c:	2a00      	cmp	r2, #0
 800478e:	f040 80c7 	bne.w	8004920 <_vfiprintf_r+0xa88>
 8004792:	9b05      	ldr	r3, [sp, #20]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 8087 	beq.w	80048a8 <_vfiprintf_r+0xa10>
 800479a:	aa0c      	add	r2, sp, #48	; 0x30
 800479c:	2302      	movs	r3, #2
 800479e:	921a      	str	r2, [sp, #104]	; 0x68
 80047a0:	4608      	mov	r0, r1
 80047a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80047a4:	461a      	mov	r2, r3
 80047a6:	4654      	mov	r4, sl
 80047a8:	e6cb      	b.n	8004542 <_vfiprintf_r+0x6aa>
 80047aa:	2a00      	cmp	r2, #0
 80047ac:	f040 80a7 	bne.w	80048fe <_vfiprintf_r+0xa66>
 80047b0:	2001      	movs	r0, #1
 80047b2:	4611      	mov	r1, r2
 80047b4:	4654      	mov	r4, sl
 80047b6:	e6c7      	b.n	8004548 <_vfiprintf_r+0x6b0>
 80047b8:	bb03      	cbnz	r3, 80047fc <_vfiprintf_r+0x964>
 80047ba:	f018 0f01 	tst.w	r8, #1
 80047be:	d01d      	beq.n	80047fc <_vfiprintf_r+0x964>
 80047c0:	ab2a      	add	r3, sp, #168	; 0xa8
 80047c2:	2230      	movs	r2, #48	; 0x30
 80047c4:	f803 2d41 	strb.w	r2, [r3, #-65]!
 80047c8:	ebc3 090a 	rsb	r9, r3, sl
 80047cc:	9307      	str	r3, [sp, #28]
 80047ce:	e492      	b.n	80040f6 <_vfiprintf_r+0x25e>
 80047d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047d2:	46d1      	mov	r9, sl
 80047d4:	0933      	lsrs	r3, r6, #4
 80047d6:	f006 010f 	and.w	r1, r6, #15
 80047da:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80047de:	093a      	lsrs	r2, r7, #4
 80047e0:	461e      	mov	r6, r3
 80047e2:	4617      	mov	r7, r2
 80047e4:	5c43      	ldrb	r3, [r0, r1]
 80047e6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80047ea:	ea56 0307 	orrs.w	r3, r6, r7
 80047ee:	d1f1      	bne.n	80047d4 <_vfiprintf_r+0x93c>
 80047f0:	464b      	mov	r3, r9
 80047f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80047f6:	ebc3 090a 	rsb	r9, r3, sl
 80047fa:	e47c      	b.n	80040f6 <_vfiprintf_r+0x25e>
 80047fc:	f8cd a01c 	str.w	sl, [sp, #28]
 8004800:	e479      	b.n	80040f6 <_vfiprintf_r+0x25e>
 8004802:	2302      	movs	r3, #2
 8004804:	e449      	b.n	800409a <_vfiprintf_r+0x202>
 8004806:	bf00      	nop
 8004808:	080096b4 	.word	0x080096b4
 800480c:	080096c4 	.word	0x080096c4
 8004810:	2a00      	cmp	r2, #0
 8004812:	f040 80d7 	bne.w	80049c4 <_vfiprintf_r+0xb2c>
 8004816:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 80ae 	beq.w	800497c <_vfiprintf_r+0xae4>
 8004820:	2301      	movs	r3, #1
 8004822:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 8004826:	4618      	mov	r0, r3
 8004828:	931b      	str	r3, [sp, #108]	; 0x6c
 800482a:	461a      	mov	r2, r3
 800482c:	911a      	str	r1, [sp, #104]	; 0x68
 800482e:	4654      	mov	r4, sl
 8004830:	e678      	b.n	8004524 <_vfiprintf_r+0x68c>
 8004832:	9a03      	ldr	r2, [sp, #12]
 8004834:	1b95      	subs	r5, r2, r6
 8004836:	2d00      	cmp	r5, #0
 8004838:	4652      	mov	r2, sl
 800483a:	f73f af09 	bgt.w	8004650 <_vfiprintf_r+0x7b8>
 800483e:	e6c8      	b.n	80045d2 <_vfiprintf_r+0x73a>
 8004840:	465d      	mov	r5, fp
 8004842:	f7ff bb82 	b.w	8003f4a <_vfiprintf_r+0xb2>
 8004846:	9801      	ldr	r0, [sp, #4]
 8004848:	9900      	ldr	r1, [sp, #0]
 800484a:	aa0d      	add	r2, sp, #52	; 0x34
 800484c:	f7ff fadc 	bl	8003e08 <__sprint_r.part.0>
 8004850:	2800      	cmp	r0, #0
 8004852:	f47f aede 	bne.w	8004612 <_vfiprintf_r+0x77a>
 8004856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004858:	4652      	mov	r2, sl
 800485a:	e6f2      	b.n	8004642 <_vfiprintf_r+0x7aa>
 800485c:	9904      	ldr	r1, [sp, #16]
 800485e:	460a      	mov	r2, r1
 8004860:	3204      	adds	r2, #4
 8004862:	680e      	ldr	r6, [r1, #0]
 8004864:	9204      	str	r2, [sp, #16]
 8004866:	2700      	movs	r7, #0
 8004868:	e417      	b.n	800409a <_vfiprintf_r+0x202>
 800486a:	3204      	adds	r2, #4
 800486c:	681e      	ldr	r6, [r3, #0]
 800486e:	9204      	str	r2, [sp, #16]
 8004870:	2301      	movs	r3, #1
 8004872:	2700      	movs	r7, #0
 8004874:	e411      	b.n	800409a <_vfiprintf_r+0x202>
 8004876:	6816      	ldr	r6, [r2, #0]
 8004878:	3204      	adds	r2, #4
 800487a:	9204      	str	r2, [sp, #16]
 800487c:	2700      	movs	r7, #0
 800487e:	e530      	b.n	80042e2 <_vfiprintf_r+0x44a>
 8004880:	9a04      	ldr	r2, [sp, #16]
 8004882:	6816      	ldr	r6, [r2, #0]
 8004884:	4613      	mov	r3, r2
 8004886:	3304      	adds	r3, #4
 8004888:	17f7      	asrs	r7, r6, #31
 800488a:	9304      	str	r3, [sp, #16]
 800488c:	4632      	mov	r2, r6
 800488e:	463b      	mov	r3, r7
 8004890:	e4c2      	b.n	8004218 <_vfiprintf_r+0x380>
 8004892:	9801      	ldr	r0, [sp, #4]
 8004894:	9900      	ldr	r1, [sp, #0]
 8004896:	aa0d      	add	r2, sp, #52	; 0x34
 8004898:	f7ff fab6 	bl	8003e08 <__sprint_r.part.0>
 800489c:	2800      	cmp	r0, #0
 800489e:	f47f aeb8 	bne.w	8004612 <_vfiprintf_r+0x77a>
 80048a2:	4654      	mov	r4, sl
 80048a4:	f7ff bbc2 	b.w	800402c <_vfiprintf_r+0x194>
 80048a8:	4608      	mov	r0, r1
 80048aa:	4654      	mov	r4, sl
 80048ac:	4611      	mov	r1, r2
 80048ae:	e64b      	b.n	8004548 <_vfiprintf_r+0x6b0>
 80048b0:	46d1      	mov	r9, sl
 80048b2:	f8cd c014 	str.w	ip, [sp, #20]
 80048b6:	4630      	mov	r0, r6
 80048b8:	4639      	mov	r1, r7
 80048ba:	220a      	movs	r2, #10
 80048bc:	2300      	movs	r3, #0
 80048be:	f7fc f97f 	bl	8000bc0 <__aeabi_uldivmod>
 80048c2:	3230      	adds	r2, #48	; 0x30
 80048c4:	4630      	mov	r0, r6
 80048c6:	4639      	mov	r1, r7
 80048c8:	f809 2d01 	strb.w	r2, [r9, #-1]!
 80048cc:	2300      	movs	r3, #0
 80048ce:	220a      	movs	r2, #10
 80048d0:	f7fc f976 	bl	8000bc0 <__aeabi_uldivmod>
 80048d4:	4606      	mov	r6, r0
 80048d6:	460f      	mov	r7, r1
 80048d8:	ea56 0307 	orrs.w	r3, r6, r7
 80048dc:	d1eb      	bne.n	80048b6 <_vfiprintf_r+0xa1e>
 80048de:	f8dd c014 	ldr.w	ip, [sp, #20]
 80048e2:	e785      	b.n	80047f0 <_vfiprintf_r+0x958>
 80048e4:	2b30      	cmp	r3, #48	; 0x30
 80048e6:	9b07      	ldr	r3, [sp, #28]
 80048e8:	d085      	beq.n	80047f6 <_vfiprintf_r+0x95e>
 80048ea:	3b01      	subs	r3, #1
 80048ec:	461a      	mov	r2, r3
 80048ee:	9307      	str	r3, [sp, #28]
 80048f0:	2330      	movs	r3, #48	; 0x30
 80048f2:	ebc2 090a 	rsb	r9, r2, sl
 80048f6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80048fa:	f7ff bbfc 	b.w	80040f6 <_vfiprintf_r+0x25e>
 80048fe:	9801      	ldr	r0, [sp, #4]
 8004900:	9900      	ldr	r1, [sp, #0]
 8004902:	f8cd c014 	str.w	ip, [sp, #20]
 8004906:	aa0d      	add	r2, sp, #52	; 0x34
 8004908:	f7ff fa7e 	bl	8003e08 <__sprint_r.part.0>
 800490c:	2800      	cmp	r0, #0
 800490e:	f47f ae80 	bne.w	8004612 <_vfiprintf_r+0x77a>
 8004912:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004914:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004916:	f8dd c014 	ldr.w	ip, [sp, #20]
 800491a:	1c48      	adds	r0, r1, #1
 800491c:	4654      	mov	r4, sl
 800491e:	e613      	b.n	8004548 <_vfiprintf_r+0x6b0>
 8004920:	9801      	ldr	r0, [sp, #4]
 8004922:	9900      	ldr	r1, [sp, #0]
 8004924:	f8cd c020 	str.w	ip, [sp, #32]
 8004928:	aa0d      	add	r2, sp, #52	; 0x34
 800492a:	f7ff fa6d 	bl	8003e08 <__sprint_r.part.0>
 800492e:	2800      	cmp	r0, #0
 8004930:	f47f ae6f 	bne.w	8004612 <_vfiprintf_r+0x77a>
 8004934:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004938:	f8dd c020 	ldr.w	ip, [sp, #32]
 800493c:	1c48      	adds	r0, r1, #1
 800493e:	4654      	mov	r4, sl
 8004940:	e5f3      	b.n	800452a <_vfiprintf_r+0x692>
 8004942:	2a00      	cmp	r2, #0
 8004944:	d167      	bne.n	8004a16 <_vfiprintf_r+0xb7e>
 8004946:	2001      	movs	r0, #1
 8004948:	4611      	mov	r1, r2
 800494a:	4654      	mov	r4, sl
 800494c:	e600      	b.n	8004550 <_vfiprintf_r+0x6b8>
 800494e:	9801      	ldr	r0, [sp, #4]
 8004950:	9900      	ldr	r1, [sp, #0]
 8004952:	aa0d      	add	r2, sp, #52	; 0x34
 8004954:	f7ff fa58 	bl	8003e08 <__sprint_r.part.0>
 8004958:	2800      	cmp	r0, #0
 800495a:	f47f ae5a 	bne.w	8004612 <_vfiprintf_r+0x77a>
 800495e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004960:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004962:	3001      	adds	r0, #1
 8004964:	4654      	mov	r4, sl
 8004966:	e623      	b.n	80045b0 <_vfiprintf_r+0x718>
 8004968:	252d      	movs	r5, #45	; 0x2d
 800496a:	4276      	negs	r6, r6
 800496c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004970:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
 8004974:	46e1      	mov	r9, ip
 8004976:	2301      	movs	r3, #1
 8004978:	f7ff bb94 	b.w	80040a4 <_vfiprintf_r+0x20c>
 800497c:	9b05      	ldr	r3, [sp, #20]
 800497e:	4611      	mov	r1, r2
 8004980:	2001      	movs	r0, #1
 8004982:	4654      	mov	r4, sl
 8004984:	2b00      	cmp	r3, #0
 8004986:	f43f ade3 	beq.w	8004550 <_vfiprintf_r+0x6b8>
 800498a:	aa0c      	add	r2, sp, #48	; 0x30
 800498c:	2302      	movs	r3, #2
 800498e:	e88a 000c 	stmia.w	sl, {r2, r3}
 8004992:	461a      	mov	r2, r3
 8004994:	e5d5      	b.n	8004542 <_vfiprintf_r+0x6aa>
 8004996:	f018 0f10 	tst.w	r8, #16
 800499a:	d10b      	bne.n	80049b4 <_vfiprintf_r+0xb1c>
 800499c:	f018 0f40 	tst.w	r8, #64	; 0x40
 80049a0:	d008      	beq.n	80049b4 <_vfiprintf_r+0xb1c>
 80049a2:	9a04      	ldr	r2, [sp, #16]
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	3204      	adds	r2, #4
 80049a8:	9204      	str	r2, [sp, #16]
 80049aa:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 80049ae:	801a      	strh	r2, [r3, #0]
 80049b0:	f7ff baa4 	b.w	8003efc <_vfiprintf_r+0x64>
 80049b4:	9a04      	ldr	r2, [sp, #16]
 80049b6:	6813      	ldr	r3, [r2, #0]
 80049b8:	3204      	adds	r2, #4
 80049ba:	9204      	str	r2, [sp, #16]
 80049bc:	9a02      	ldr	r2, [sp, #8]
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	f7ff ba9c 	b.w	8003efc <_vfiprintf_r+0x64>
 80049c4:	9801      	ldr	r0, [sp, #4]
 80049c6:	9900      	ldr	r1, [sp, #0]
 80049c8:	f8cd c020 	str.w	ip, [sp, #32]
 80049cc:	aa0d      	add	r2, sp, #52	; 0x34
 80049ce:	f7ff fa1b 	bl	8003e08 <__sprint_r.part.0>
 80049d2:	2800      	cmp	r0, #0
 80049d4:	f47f ae1d 	bne.w	8004612 <_vfiprintf_r+0x77a>
 80049d8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80049da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80049dc:	f8dd c020 	ldr.w	ip, [sp, #32]
 80049e0:	1c48      	adds	r0, r1, #1
 80049e2:	4654      	mov	r4, sl
 80049e4:	e590      	b.n	8004508 <_vfiprintf_r+0x670>
 80049e6:	f048 0820 	orr.w	r8, r8, #32
 80049ea:	f10b 0001 	add.w	r0, fp, #1
 80049ee:	f89b 3001 	ldrb.w	r3, [fp, #1]
 80049f2:	f7ff bab8 	b.w	8003f66 <_vfiprintf_r+0xce>
 80049f6:	426d      	negs	r5, r5
 80049f8:	9304      	str	r3, [sp, #16]
 80049fa:	4658      	mov	r0, fp
 80049fc:	f7ff bbc9 	b.w	8004192 <_vfiprintf_r+0x2fa>
 8004a00:	9807      	ldr	r0, [sp, #28]
 8004a02:	9604      	str	r6, [sp, #16]
 8004a04:	f7ff f9d2 	bl	8003dac <strlen>
 8004a08:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8004a0c:	4681      	mov	r9, r0
 8004a0e:	f04f 0c00 	mov.w	ip, #0
 8004a12:	f7ff bb70 	b.w	80040f6 <_vfiprintf_r+0x25e>
 8004a16:	9801      	ldr	r0, [sp, #4]
 8004a18:	9900      	ldr	r1, [sp, #0]
 8004a1a:	f8cd c014 	str.w	ip, [sp, #20]
 8004a1e:	aa0d      	add	r2, sp, #52	; 0x34
 8004a20:	f7ff f9f2 	bl	8003e08 <__sprint_r.part.0>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	f47f adf4 	bne.w	8004612 <_vfiprintf_r+0x77a>
 8004a2a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a2e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8004a32:	1c48      	adds	r0, r1, #1
 8004a34:	4654      	mov	r4, sl
 8004a36:	e58b      	b.n	8004550 <_vfiprintf_r+0x6b8>
 8004a38:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a3c:	4f15      	ldr	r7, [pc, #84]	; (8004a94 <_vfiprintf_r+0xbfc>)
 8004a3e:	3101      	adds	r1, #1
 8004a40:	f7ff bb9b 	b.w	800417a <_vfiprintf_r+0x2e2>
 8004a44:	f1bc 0f06 	cmp.w	ip, #6
 8004a48:	bf28      	it	cs
 8004a4a:	f04f 0c06 	movcs.w	ip, #6
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <_vfiprintf_r+0xc00>)
 8004a50:	9604      	str	r6, [sp, #16]
 8004a52:	46e1      	mov	r9, ip
 8004a54:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
 8004a58:	9307      	str	r3, [sp, #28]
 8004a5a:	e462      	b.n	8004322 <_vfiprintf_r+0x48a>
 8004a5c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a5e:	4f0d      	ldr	r7, [pc, #52]	; (8004a94 <_vfiprintf_r+0xbfc>)
 8004a60:	f101 0e01 	add.w	lr, r1, #1
 8004a64:	e617      	b.n	8004696 <_vfiprintf_r+0x7fe>
 8004a66:	46e1      	mov	r9, ip
 8004a68:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8004a6c:	9604      	str	r6, [sp, #16]
 8004a6e:	4684      	mov	ip, r0
 8004a70:	f7ff bb41 	b.w	80040f6 <_vfiprintf_r+0x25e>
 8004a74:	4686      	mov	lr, r0
 8004a76:	e66a      	b.n	800474e <_vfiprintf_r+0x8b6>
 8004a78:	9a04      	ldr	r2, [sp, #16]
 8004a7a:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8004a7e:	6816      	ldr	r6, [r2, #0]
 8004a80:	3204      	adds	r2, #4
 8004a82:	2e00      	cmp	r6, #0
 8004a84:	9204      	str	r2, [sp, #16]
 8004a86:	f6bf aa6e 	bge.w	8003f66 <_vfiprintf_r+0xce>
 8004a8a:	f04f 36ff 	mov.w	r6, #4294967295
 8004a8e:	f7ff ba6a 	b.w	8003f66 <_vfiprintf_r+0xce>
 8004a92:	bf00      	nop
 8004a94:	080096c4 	.word	0x080096c4
 8004a98:	080096fc 	.word	0x080096fc

08004a9c <__sbprintf>:
 8004a9c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8004aa0:	460c      	mov	r4, r1
 8004aa2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8004aa6:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8004aaa:	69e7      	ldr	r7, [r4, #28]
 8004aac:	6e49      	ldr	r1, [r1, #100]	; 0x64
 8004aae:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 8004ab2:	9119      	str	r1, [sp, #100]	; 0x64
 8004ab4:	ad1a      	add	r5, sp, #104	; 0x68
 8004ab6:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8004aba:	f02e 0e02 	bic.w	lr, lr, #2
 8004abe:	f04f 0c00 	mov.w	ip, #0
 8004ac2:	9707      	str	r7, [sp, #28]
 8004ac4:	4669      	mov	r1, sp
 8004ac6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8004ac8:	9500      	str	r5, [sp, #0]
 8004aca:	9504      	str	r5, [sp, #16]
 8004acc:	9602      	str	r6, [sp, #8]
 8004ace:	9605      	str	r6, [sp, #20]
 8004ad0:	f8ad e00c 	strh.w	lr, [sp, #12]
 8004ad4:	f8ad 900e 	strh.w	r9, [sp, #14]
 8004ad8:	9709      	str	r7, [sp, #36]	; 0x24
 8004ada:	f8cd c018 	str.w	ip, [sp, #24]
 8004ade:	4606      	mov	r6, r0
 8004ae0:	f7ff f9da 	bl	8003e98 <_vfiprintf_r>
 8004ae4:	1e05      	subs	r5, r0, #0
 8004ae6:	db07      	blt.n	8004af8 <__sbprintf+0x5c>
 8004ae8:	4630      	mov	r0, r6
 8004aea:	4669      	mov	r1, sp
 8004aec:	f002 fb3a 	bl	8007164 <_fflush_r>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	bf18      	it	ne
 8004af4:	f04f 35ff 	movne.w	r5, #4294967295
 8004af8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004afc:	065b      	lsls	r3, r3, #25
 8004afe:	d503      	bpl.n	8004b08 <__sbprintf+0x6c>
 8004b00:	89a3      	ldrh	r3, [r4, #12]
 8004b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b06:	81a3      	strh	r3, [r4, #12]
 8004b08:	4628      	mov	r0, r5
 8004b0a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8004b0e:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8004b12:	bf00      	nop

08004b14 <_vfprintf_r>:
 8004b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b18:	b0bf      	sub	sp, #252	; 0xfc
 8004b1a:	461c      	mov	r4, r3
 8004b1c:	4689      	mov	r9, r1
 8004b1e:	9208      	str	r2, [sp, #32]
 8004b20:	4607      	mov	r7, r0
 8004b22:	f002 ff05 	bl	8007930 <_localeconv_r>
 8004b26:	6803      	ldr	r3, [r0, #0]
 8004b28:	9315      	str	r3, [sp, #84]	; 0x54
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff f93e 	bl	8003dac <strlen>
 8004b30:	940c      	str	r4, [sp, #48]	; 0x30
 8004b32:	9016      	str	r0, [sp, #88]	; 0x58
 8004b34:	b11f      	cbz	r7, 8004b3e <_vfprintf_r+0x2a>
 8004b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 80f3 	beq.w	8004d24 <_vfprintf_r+0x210>
 8004b3e:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 8004b42:	b293      	uxth	r3, r2
 8004b44:	049d      	lsls	r5, r3, #18
 8004b46:	d40a      	bmi.n	8004b5e <_vfprintf_r+0x4a>
 8004b48:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 8004b4c:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 8004b50:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8004b54:	f8a9 300c 	strh.w	r3, [r9, #12]
 8004b58:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	0718      	lsls	r0, r3, #28
 8004b60:	f140 80aa 	bpl.w	8004cb8 <_vfprintf_r+0x1a4>
 8004b64:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8004b68:	2a00      	cmp	r2, #0
 8004b6a:	f000 80a5 	beq.w	8004cb8 <_vfprintf_r+0x1a4>
 8004b6e:	f003 031a 	and.w	r3, r3, #26
 8004b72:	2b0a      	cmp	r3, #10
 8004b74:	f000 80ac 	beq.w	8004cd0 <_vfprintf_r+0x1bc>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	9311      	str	r3, [sp, #68]	; 0x44
 8004b7e:	9323      	str	r3, [sp, #140]	; 0x8c
 8004b80:	9322      	str	r3, [sp, #136]	; 0x88
 8004b82:	9314      	str	r3, [sp, #80]	; 0x50
 8004b84:	9317      	str	r3, [sp, #92]	; 0x5c
 8004b86:	9309      	str	r3, [sp, #36]	; 0x24
 8004b88:	ab2e      	add	r3, sp, #184	; 0xb8
 8004b8a:	469c      	mov	ip, r3
 8004b8c:	9321      	str	r3, [sp, #132]	; 0x84
 8004b8e:	9212      	str	r2, [sp, #72]	; 0x48
 8004b90:	9213      	str	r2, [sp, #76]	; 0x4c
 8004b92:	4664      	mov	r4, ip
 8004b94:	46b8      	mov	r8, r7
 8004b96:	9d08      	ldr	r5, [sp, #32]
 8004b98:	782b      	ldrb	r3, [r5, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80c6 	beq.w	8004d2c <_vfprintf_r+0x218>
 8004ba0:	2b25      	cmp	r3, #37	; 0x25
 8004ba2:	d102      	bne.n	8004baa <_vfprintf_r+0x96>
 8004ba4:	e0c2      	b.n	8004d2c <_vfprintf_r+0x218>
 8004ba6:	2b25      	cmp	r3, #37	; 0x25
 8004ba8:	d003      	beq.n	8004bb2 <_vfprintf_r+0x9e>
 8004baa:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1f9      	bne.n	8004ba6 <_vfprintf_r+0x92>
 8004bb2:	9b08      	ldr	r3, [sp, #32]
 8004bb4:	1aee      	subs	r6, r5, r3
 8004bb6:	b17e      	cbz	r6, 8004bd8 <_vfprintf_r+0xc4>
 8004bb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bba:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004bbc:	9908      	ldr	r1, [sp, #32]
 8004bbe:	6021      	str	r1, [r4, #0]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	4432      	add	r2, r6
 8004bc4:	2b07      	cmp	r3, #7
 8004bc6:	6066      	str	r6, [r4, #4]
 8004bc8:	9223      	str	r2, [sp, #140]	; 0x8c
 8004bca:	9322      	str	r3, [sp, #136]	; 0x88
 8004bcc:	f300 8093 	bgt.w	8004cf6 <_vfprintf_r+0x1e2>
 8004bd0:	3408      	adds	r4, #8
 8004bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bd4:	4433      	add	r3, r6
 8004bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd8:	782b      	ldrb	r3, [r5, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 8093 	beq.w	8004d06 <_vfprintf_r+0x1f2>
 8004be0:	2300      	movs	r3, #0
 8004be2:	1c69      	adds	r1, r5, #1
 8004be4:	f04f 3aff 	mov.w	sl, #4294967295
 8004be8:	786d      	ldrb	r5, [r5, #1]
 8004bea:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004bee:	461a      	mov	r2, r3
 8004bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8004bf2:	9306      	str	r3, [sp, #24]
 8004bf4:	4656      	mov	r6, sl
 8004bf6:	1c4b      	adds	r3, r1, #1
 8004bf8:	f1a5 0120 	sub.w	r1, r5, #32
 8004bfc:	2958      	cmp	r1, #88	; 0x58
 8004bfe:	f200 83c1 	bhi.w	8005384 <_vfprintf_r+0x870>
 8004c02:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004c06:	0256      	.short	0x0256
 8004c08:	03bf03bf 	.word	0x03bf03bf
 8004c0c:	03bf02f6 	.word	0x03bf02f6
 8004c10:	03bf03bf 	.word	0x03bf03bf
 8004c14:	03bf03bf 	.word	0x03bf03bf
 8004c18:	02fd03bf 	.word	0x02fd03bf
 8004c1c:	03bf02c6 	.word	0x03bf02c6
 8004c20:	034701f2 	.word	0x034701f2
 8004c24:	02ca03bf 	.word	0x02ca03bf
 8004c28:	02d102d1 	.word	0x02d102d1
 8004c2c:	02d102d1 	.word	0x02d102d1
 8004c30:	02d102d1 	.word	0x02d102d1
 8004c34:	02d102d1 	.word	0x02d102d1
 8004c38:	03bf02d1 	.word	0x03bf02d1
 8004c3c:	03bf03bf 	.word	0x03bf03bf
 8004c40:	03bf03bf 	.word	0x03bf03bf
 8004c44:	03bf03bf 	.word	0x03bf03bf
 8004c48:	03bf03bf 	.word	0x03bf03bf
 8004c4c:	026b03bf 	.word	0x026b03bf
 8004c50:	03bf028d 	.word	0x03bf028d
 8004c54:	03bf028d 	.word	0x03bf028d
 8004c58:	03bf03bf 	.word	0x03bf03bf
 8004c5c:	02bf03bf 	.word	0x02bf03bf
 8004c60:	03bf03bf 	.word	0x03bf03bf
 8004c64:	03bf0362 	.word	0x03bf0362
 8004c68:	03bf03bf 	.word	0x03bf03bf
 8004c6c:	03bf03bf 	.word	0x03bf03bf
 8004c70:	03bf03a9 	.word	0x03bf03a9
 8004c74:	037f03bf 	.word	0x037f03bf
 8004c78:	03bf03bf 	.word	0x03bf03bf
 8004c7c:	03bf03bf 	.word	0x03bf03bf
 8004c80:	03bf03bf 	.word	0x03bf03bf
 8004c84:	03bf03bf 	.word	0x03bf03bf
 8004c88:	03bf03bf 	.word	0x03bf03bf
 8004c8c:	030b0394 	.word	0x030b0394
 8004c90:	028d028d 	.word	0x028d028d
 8004c94:	0324028d 	.word	0x0324028d
 8004c98:	03bf030b 	.word	0x03bf030b
 8004c9c:	032b03bf 	.word	0x032b03bf
 8004ca0:	033503bf 	.word	0x033503bf
 8004ca4:	02e001f9 	.word	0x02e001f9
 8004ca8:	03bf025d 	.word	0x03bf025d
 8004cac:	03bf020b 	.word	0x03bf020b
 8004cb0:	03bf0095 	.word	0x03bf0095
 8004cb4:	023003bf 	.word	0x023003bf
 8004cb8:	4638      	mov	r0, r7
 8004cba:	4649      	mov	r1, r9
 8004cbc:	f001 f95a 	bl	8005f74 <__swsetup_r>
 8004cc0:	b9a0      	cbnz	r0, 8004cec <_vfprintf_r+0x1d8>
 8004cc2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004cc6:	f003 031a 	and.w	r3, r3, #26
 8004cca:	2b0a      	cmp	r3, #10
 8004ccc:	f47f af54 	bne.w	8004b78 <_vfprintf_r+0x64>
 8004cd0:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f6ff af4f 	blt.w	8004b78 <_vfprintf_r+0x64>
 8004cda:	4638      	mov	r0, r7
 8004cdc:	4649      	mov	r1, r9
 8004cde:	9a08      	ldr	r2, [sp, #32]
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	f001 f90b 	bl	8005efc <__sbprintf>
 8004ce6:	b03f      	add	sp, #252	; 0xfc
 8004ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cec:	f04f 30ff 	mov.w	r0, #4294967295
 8004cf0:	b03f      	add	sp, #252	; 0xfc
 8004cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf6:	4640      	mov	r0, r8
 8004cf8:	4649      	mov	r1, r9
 8004cfa:	aa21      	add	r2, sp, #132	; 0x84
 8004cfc:	f7ff f8c0 	bl	8003e80 <__sprint_r>
 8004d00:	b940      	cbnz	r0, 8004d14 <_vfprintf_r+0x200>
 8004d02:	ac2e      	add	r4, sp, #184	; 0xb8
 8004d04:	e765      	b.n	8004bd2 <_vfprintf_r+0xbe>
 8004d06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d08:	b123      	cbz	r3, 8004d14 <_vfprintf_r+0x200>
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	4649      	mov	r1, r9
 8004d0e:	aa21      	add	r2, sp, #132	; 0x84
 8004d10:	f7ff f8b6 	bl	8003e80 <__sprint_r>
 8004d14:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004d18:	065a      	lsls	r2, r3, #25
 8004d1a:	d4e7      	bmi.n	8004cec <_vfprintf_r+0x1d8>
 8004d1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d1e:	b03f      	add	sp, #252	; 0xfc
 8004d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d24:	4638      	mov	r0, r7
 8004d26:	f002 fab1 	bl	800728c <__sinit>
 8004d2a:	e708      	b.n	8004b3e <_vfprintf_r+0x2a>
 8004d2c:	9d08      	ldr	r5, [sp, #32]
 8004d2e:	e753      	b.n	8004bd8 <_vfprintf_r+0xc4>
 8004d30:	9308      	str	r3, [sp, #32]
 8004d32:	9b06      	ldr	r3, [sp, #24]
 8004d34:	46b2      	mov	sl, r6
 8004d36:	069e      	lsls	r6, r3, #26
 8004d38:	f140 8318 	bpl.w	800536c <_vfprintf_r+0x858>
 8004d3c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8004d3e:	3707      	adds	r7, #7
 8004d40:	f027 0307 	bic.w	r3, r7, #7
 8004d44:	f103 0208 	add.w	r2, r3, #8
 8004d48:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004d4c:	920c      	str	r2, [sp, #48]	; 0x30
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f04f 0c00 	mov.w	ip, #0
 8004d54:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8004d58:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 8004d5c:	f1ba 0f00 	cmp.w	sl, #0
 8004d60:	db03      	blt.n	8004d6a <_vfprintf_r+0x256>
 8004d62:	9a06      	ldr	r2, [sp, #24]
 8004d64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d68:	9206      	str	r2, [sp, #24]
 8004d6a:	ea56 0207 	orrs.w	r2, r6, r7
 8004d6e:	f040 8319 	bne.w	80053a4 <_vfprintf_r+0x890>
 8004d72:	f1ba 0f00 	cmp.w	sl, #0
 8004d76:	f000 8416 	beq.w	80055a6 <_vfprintf_r+0xa92>
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	f000 831a 	beq.w	80053b4 <_vfprintf_r+0x8a0>
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	f000 844c 	beq.w	800561e <_vfprintf_r+0xb0a>
 8004d86:	a92e      	add	r1, sp, #184	; 0xb8
 8004d88:	08f2      	lsrs	r2, r6, #3
 8004d8a:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004d8e:	08f8      	lsrs	r0, r7, #3
 8004d90:	f006 0307 	and.w	r3, r6, #7
 8004d94:	4607      	mov	r7, r0
 8004d96:	4616      	mov	r6, r2
 8004d98:	3330      	adds	r3, #48	; 0x30
 8004d9a:	ea56 0207 	orrs.w	r2, r6, r7
 8004d9e:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8004da2:	d1f1      	bne.n	8004d88 <_vfprintf_r+0x274>
 8004da4:	9a06      	ldr	r2, [sp, #24]
 8004da6:	910e      	str	r1, [sp, #56]	; 0x38
 8004da8:	07d0      	lsls	r0, r2, #31
 8004daa:	f100 850d 	bmi.w	80057c8 <_vfprintf_r+0xcb4>
 8004dae:	ab2e      	add	r3, sp, #184	; 0xb8
 8004db0:	1a5b      	subs	r3, r3, r1
 8004db2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004db4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004db6:	4592      	cmp	sl, r2
 8004db8:	4653      	mov	r3, sl
 8004dba:	bfb8      	it	lt
 8004dbc:	4613      	movlt	r3, r2
 8004dbe:	9307      	str	r3, [sp, #28]
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	9310      	str	r3, [sp, #64]	; 0x40
 8004dc4:	f1bc 0f00 	cmp.w	ip, #0
 8004dc8:	d002      	beq.n	8004dd0 <_vfprintf_r+0x2bc>
 8004dca:	9b07      	ldr	r3, [sp, #28]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	9307      	str	r3, [sp, #28]
 8004dd0:	9b06      	ldr	r3, [sp, #24]
 8004dd2:	f013 0302 	ands.w	r3, r3, #2
 8004dd6:	930d      	str	r3, [sp, #52]	; 0x34
 8004dd8:	d002      	beq.n	8004de0 <_vfprintf_r+0x2cc>
 8004dda:	9b07      	ldr	r3, [sp, #28]
 8004ddc:	3302      	adds	r3, #2
 8004dde:	9307      	str	r3, [sp, #28]
 8004de0:	9b06      	ldr	r3, [sp, #24]
 8004de2:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 8004de6:	f040 82da 	bne.w	800539e <_vfprintf_r+0x88a>
 8004dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dec:	9a07      	ldr	r2, [sp, #28]
 8004dee:	ebc2 0a03 	rsb	sl, r2, r3
 8004df2:	f1ba 0f00 	cmp.w	sl, #0
 8004df6:	f340 82d2 	ble.w	800539e <_vfprintf_r+0x88a>
 8004dfa:	f1ba 0f10 	cmp.w	sl, #16
 8004dfe:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8004e00:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e02:	4fb3      	ldr	r7, [pc, #716]	; (80050d0 <_vfprintf_r+0x5bc>)
 8004e04:	bfc8      	it	gt
 8004e06:	f04f 0b10 	movgt.w	fp, #16
 8004e0a:	dc07      	bgt.n	8004e1c <_vfprintf_r+0x308>
 8004e0c:	e01e      	b.n	8004e4c <_vfprintf_r+0x338>
 8004e0e:	f1aa 0a10 	sub.w	sl, sl, #16
 8004e12:	f1ba 0f10 	cmp.w	sl, #16
 8004e16:	f104 0408 	add.w	r4, r4, #8
 8004e1a:	dd17      	ble.n	8004e4c <_vfprintf_r+0x338>
 8004e1c:	3201      	adds	r2, #1
 8004e1e:	3110      	adds	r1, #16
 8004e20:	2a07      	cmp	r2, #7
 8004e22:	9123      	str	r1, [sp, #140]	; 0x8c
 8004e24:	9222      	str	r2, [sp, #136]	; 0x88
 8004e26:	e884 0880 	stmia.w	r4, {r7, fp}
 8004e2a:	ddf0      	ble.n	8004e0e <_vfprintf_r+0x2fa>
 8004e2c:	4640      	mov	r0, r8
 8004e2e:	4649      	mov	r1, r9
 8004e30:	aa21      	add	r2, sp, #132	; 0x84
 8004e32:	f7ff f825 	bl	8003e80 <__sprint_r>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	f47f af6c 	bne.w	8004d14 <_vfprintf_r+0x200>
 8004e3c:	f1aa 0a10 	sub.w	sl, sl, #16
 8004e40:	f1ba 0f10 	cmp.w	sl, #16
 8004e44:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8004e46:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e48:	ac2e      	add	r4, sp, #184	; 0xb8
 8004e4a:	dce7      	bgt.n	8004e1c <_vfprintf_r+0x308>
 8004e4c:	3201      	adds	r2, #1
 8004e4e:	eb0a 0b01 	add.w	fp, sl, r1
 8004e52:	2a07      	cmp	r2, #7
 8004e54:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004e58:	9222      	str	r2, [sp, #136]	; 0x88
 8004e5a:	e884 0480 	stmia.w	r4, {r7, sl}
 8004e5e:	f300 8443 	bgt.w	80056e8 <_vfprintf_r+0xbd4>
 8004e62:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8004e66:	3408      	adds	r4, #8
 8004e68:	f1bc 0f00 	cmp.w	ip, #0
 8004e6c:	d00f      	beq.n	8004e8e <_vfprintf_r+0x37a>
 8004e6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e70:	3301      	adds	r3, #1
 8004e72:	f10b 0b01 	add.w	fp, fp, #1
 8004e76:	f10d 0167 	add.w	r1, sp, #103	; 0x67
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	2b07      	cmp	r3, #7
 8004e7e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004e82:	9322      	str	r3, [sp, #136]	; 0x88
 8004e84:	e884 0006 	stmia.w	r4, {r1, r2}
 8004e88:	f300 83b7 	bgt.w	80055fa <_vfprintf_r+0xae6>
 8004e8c:	3408      	adds	r4, #8
 8004e8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e90:	b173      	cbz	r3, 8004eb0 <_vfprintf_r+0x39c>
 8004e92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e94:	3301      	adds	r3, #1
 8004e96:	f10b 0b02 	add.w	fp, fp, #2
 8004e9a:	a91a      	add	r1, sp, #104	; 0x68
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	2b07      	cmp	r3, #7
 8004ea0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004ea4:	9322      	str	r3, [sp, #136]	; 0x88
 8004ea6:	e884 0006 	stmia.w	r4, {r1, r2}
 8004eaa:	f300 839a 	bgt.w	80055e2 <_vfprintf_r+0xace>
 8004eae:	3408      	adds	r4, #8
 8004eb0:	2e80      	cmp	r6, #128	; 0x80
 8004eb2:	f000 82ea 	beq.w	800548a <_vfprintf_r+0x976>
 8004eb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004eba:	ebc2 0a03 	rsb	sl, r2, r3
 8004ebe:	f1ba 0f00 	cmp.w	sl, #0
 8004ec2:	dd32      	ble.n	8004f2a <_vfprintf_r+0x416>
 8004ec4:	f1ba 0f10 	cmp.w	sl, #16
 8004ec8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004eca:	4f82      	ldr	r7, [pc, #520]	; (80050d4 <_vfprintf_r+0x5c0>)
 8004ecc:	dd22      	ble.n	8004f14 <_vfprintf_r+0x400>
 8004ece:	2610      	movs	r6, #16
 8004ed0:	465b      	mov	r3, fp
 8004ed2:	e006      	b.n	8004ee2 <_vfprintf_r+0x3ce>
 8004ed4:	f1aa 0a10 	sub.w	sl, sl, #16
 8004ed8:	f1ba 0f10 	cmp.w	sl, #16
 8004edc:	f104 0408 	add.w	r4, r4, #8
 8004ee0:	dd17      	ble.n	8004f12 <_vfprintf_r+0x3fe>
 8004ee2:	3201      	adds	r2, #1
 8004ee4:	3310      	adds	r3, #16
 8004ee6:	2a07      	cmp	r2, #7
 8004ee8:	9323      	str	r3, [sp, #140]	; 0x8c
 8004eea:	9222      	str	r2, [sp, #136]	; 0x88
 8004eec:	6027      	str	r7, [r4, #0]
 8004eee:	6066      	str	r6, [r4, #4]
 8004ef0:	ddf0      	ble.n	8004ed4 <_vfprintf_r+0x3c0>
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	aa21      	add	r2, sp, #132	; 0x84
 8004ef8:	f7fe ffc2 	bl	8003e80 <__sprint_r>
 8004efc:	2800      	cmp	r0, #0
 8004efe:	f47f af09 	bne.w	8004d14 <_vfprintf_r+0x200>
 8004f02:	f1aa 0a10 	sub.w	sl, sl, #16
 8004f06:	f1ba 0f10 	cmp.w	sl, #16
 8004f0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f0e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f10:	dce7      	bgt.n	8004ee2 <_vfprintf_r+0x3ce>
 8004f12:	469b      	mov	fp, r3
 8004f14:	3201      	adds	r2, #1
 8004f16:	44d3      	add	fp, sl
 8004f18:	2a07      	cmp	r2, #7
 8004f1a:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004f1e:	9222      	str	r2, [sp, #136]	; 0x88
 8004f20:	e884 0480 	stmia.w	r4, {r7, sl}
 8004f24:	f300 8351 	bgt.w	80055ca <_vfprintf_r+0xab6>
 8004f28:	3408      	adds	r4, #8
 8004f2a:	9b06      	ldr	r3, [sp, #24]
 8004f2c:	05db      	lsls	r3, r3, #23
 8004f2e:	f100 8255 	bmi.w	80053dc <_vfprintf_r+0x8c8>
 8004f32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f38:	6022      	str	r2, [r4, #0]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	448b      	add	fp, r1
 8004f3e:	2b07      	cmp	r3, #7
 8004f40:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004f44:	6061      	str	r1, [r4, #4]
 8004f46:	9322      	str	r3, [sp, #136]	; 0x88
 8004f48:	f300 8317 	bgt.w	800557a <_vfprintf_r+0xa66>
 8004f4c:	3408      	adds	r4, #8
 8004f4e:	9b06      	ldr	r3, [sp, #24]
 8004f50:	0759      	lsls	r1, r3, #29
 8004f52:	d53a      	bpl.n	8004fca <_vfprintf_r+0x4b6>
 8004f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f56:	9a07      	ldr	r2, [sp, #28]
 8004f58:	1a9d      	subs	r5, r3, r2
 8004f5a:	2d00      	cmp	r5, #0
 8004f5c:	dd35      	ble.n	8004fca <_vfprintf_r+0x4b6>
 8004f5e:	2d10      	cmp	r5, #16
 8004f60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f62:	4f5b      	ldr	r7, [pc, #364]	; (80050d0 <_vfprintf_r+0x5bc>)
 8004f64:	dd1e      	ble.n	8004fa4 <_vfprintf_r+0x490>
 8004f66:	2610      	movs	r6, #16
 8004f68:	465a      	mov	r2, fp
 8004f6a:	e004      	b.n	8004f76 <_vfprintf_r+0x462>
 8004f6c:	3d10      	subs	r5, #16
 8004f6e:	2d10      	cmp	r5, #16
 8004f70:	f104 0408 	add.w	r4, r4, #8
 8004f74:	dd15      	ble.n	8004fa2 <_vfprintf_r+0x48e>
 8004f76:	3301      	adds	r3, #1
 8004f78:	3210      	adds	r2, #16
 8004f7a:	2b07      	cmp	r3, #7
 8004f7c:	9223      	str	r2, [sp, #140]	; 0x8c
 8004f7e:	9322      	str	r3, [sp, #136]	; 0x88
 8004f80:	6027      	str	r7, [r4, #0]
 8004f82:	6066      	str	r6, [r4, #4]
 8004f84:	ddf2      	ble.n	8004f6c <_vfprintf_r+0x458>
 8004f86:	4640      	mov	r0, r8
 8004f88:	4649      	mov	r1, r9
 8004f8a:	aa21      	add	r2, sp, #132	; 0x84
 8004f8c:	f7fe ff78 	bl	8003e80 <__sprint_r>
 8004f90:	2800      	cmp	r0, #0
 8004f92:	f47f aebf 	bne.w	8004d14 <_vfprintf_r+0x200>
 8004f96:	3d10      	subs	r5, #16
 8004f98:	2d10      	cmp	r5, #16
 8004f9a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f9e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004fa0:	dce9      	bgt.n	8004f76 <_vfprintf_r+0x462>
 8004fa2:	4693      	mov	fp, r2
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	44ab      	add	fp, r5
 8004fa8:	2b07      	cmp	r3, #7
 8004faa:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004fae:	9322      	str	r3, [sp, #136]	; 0x88
 8004fb0:	6027      	str	r7, [r4, #0]
 8004fb2:	6065      	str	r5, [r4, #4]
 8004fb4:	dd09      	ble.n	8004fca <_vfprintf_r+0x4b6>
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	4649      	mov	r1, r9
 8004fba:	aa21      	add	r2, sp, #132	; 0x84
 8004fbc:	f7fe ff60 	bl	8003e80 <__sprint_r>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	f47f aea7 	bne.w	8004d14 <_vfprintf_r+0x200>
 8004fc6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fcc:	9a07      	ldr	r2, [sp, #28]
 8004fce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004fd0:	428a      	cmp	r2, r1
 8004fd2:	bfac      	ite	ge
 8004fd4:	189b      	addge	r3, r3, r2
 8004fd6:	185b      	addlt	r3, r3, r1
 8004fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8004fda:	f1bb 0f00 	cmp.w	fp, #0
 8004fde:	f040 82d8 	bne.w	8005592 <_vfprintf_r+0xa7e>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	9322      	str	r3, [sp, #136]	; 0x88
 8004fe6:	ac2e      	add	r4, sp, #184	; 0xb8
 8004fe8:	e5d5      	b.n	8004b96 <_vfprintf_r+0x82>
 8004fea:	4619      	mov	r1, r3
 8004fec:	9806      	ldr	r0, [sp, #24]
 8004fee:	781d      	ldrb	r5, [r3, #0]
 8004ff0:	f040 0004 	orr.w	r0, r0, #4
 8004ff4:	9006      	str	r0, [sp, #24]
 8004ff6:	e5fe      	b.n	8004bf6 <_vfprintf_r+0xe2>
 8004ff8:	9308      	str	r3, [sp, #32]
 8004ffa:	9b06      	ldr	r3, [sp, #24]
 8004ffc:	f013 0320 	ands.w	r3, r3, #32
 8005000:	46b2      	mov	sl, r6
 8005002:	f000 816d 	beq.w	80052e0 <_vfprintf_r+0x7cc>
 8005006:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005008:	3707      	adds	r7, #7
 800500a:	f027 0307 	bic.w	r3, r7, #7
 800500e:	f103 0208 	add.w	r2, r3, #8
 8005012:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005016:	920c      	str	r2, [sp, #48]	; 0x30
 8005018:	2300      	movs	r3, #0
 800501a:	e699      	b.n	8004d50 <_vfprintf_r+0x23c>
 800501c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800501e:	9308      	str	r3, [sp, #32]
 8005020:	6813      	ldr	r3, [r2, #0]
 8005022:	930e      	str	r3, [sp, #56]	; 0x38
 8005024:	f04f 0b00 	mov.w	fp, #0
 8005028:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
 800502c:	1d17      	adds	r7, r2, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 864f 	beq.w	8005cd2 <_vfprintf_r+0x11be>
 8005034:	2e00      	cmp	r6, #0
 8005036:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005038:	f2c0 8601 	blt.w	8005c3e <_vfprintf_r+0x112a>
 800503c:	4659      	mov	r1, fp
 800503e:	4632      	mov	r2, r6
 8005040:	f002 ff78 	bl	8007f34 <memchr>
 8005044:	2800      	cmp	r0, #0
 8005046:	f000 8680 	beq.w	8005d4a <_vfprintf_r+0x1236>
 800504a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800504c:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 8005050:	1ac3      	subs	r3, r0, r3
 8005052:	930b      	str	r3, [sp, #44]	; 0x2c
 8005054:	970c      	str	r7, [sp, #48]	; 0x30
 8005056:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800505a:	9307      	str	r3, [sp, #28]
 800505c:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 8005060:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005064:	e6ae      	b.n	8004dc4 <_vfprintf_r+0x2b0>
 8005066:	9308      	str	r3, [sp, #32]
 8005068:	4b1b      	ldr	r3, [pc, #108]	; (80050d8 <_vfprintf_r+0x5c4>)
 800506a:	9314      	str	r3, [sp, #80]	; 0x50
 800506c:	9b06      	ldr	r3, [sp, #24]
 800506e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005072:	0699      	lsls	r1, r3, #26
 8005074:	46b2      	mov	sl, r6
 8005076:	f140 814f 	bpl.w	8005318 <_vfprintf_r+0x804>
 800507a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800507c:	3707      	adds	r7, #7
 800507e:	f027 0307 	bic.w	r3, r7, #7
 8005082:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005086:	f103 0208 	add.w	r2, r3, #8
 800508a:	920c      	str	r2, [sp, #48]	; 0x30
 800508c:	9b06      	ldr	r3, [sp, #24]
 800508e:	07db      	lsls	r3, r3, #31
 8005090:	f140 82de 	bpl.w	8005650 <_vfprintf_r+0xb3c>
 8005094:	ea56 0307 	orrs.w	r3, r6, r7
 8005098:	f000 82da 	beq.w	8005650 <_vfprintf_r+0xb3c>
 800509c:	9a06      	ldr	r2, [sp, #24]
 800509e:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 80050a2:	2330      	movs	r3, #48	; 0x30
 80050a4:	f042 0202 	orr.w	r2, r2, #2
 80050a8:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80050ac:	9206      	str	r2, [sp, #24]
 80050ae:	2302      	movs	r3, #2
 80050b0:	e64e      	b.n	8004d50 <_vfprintf_r+0x23c>
 80050b2:	781d      	ldrb	r5, [r3, #0]
 80050b4:	4619      	mov	r1, r3
 80050b6:	2a00      	cmp	r2, #0
 80050b8:	f47f ad9d 	bne.w	8004bf6 <_vfprintf_r+0xe2>
 80050bc:	2220      	movs	r2, #32
 80050be:	e59a      	b.n	8004bf6 <_vfprintf_r+0xe2>
 80050c0:	9906      	ldr	r1, [sp, #24]
 80050c2:	f041 0120 	orr.w	r1, r1, #32
 80050c6:	9106      	str	r1, [sp, #24]
 80050c8:	781d      	ldrb	r5, [r3, #0]
 80050ca:	4619      	mov	r1, r3
 80050cc:	e593      	b.n	8004bf6 <_vfprintf_r+0xe2>
 80050ce:	bf00      	nop
 80050d0:	08009728 	.word	0x08009728
 80050d4:	08009704 	.word	0x08009704
 80050d8:	080096e8 	.word	0x080096e8
 80050dc:	9308      	str	r3, [sp, #32]
 80050de:	9b06      	ldr	r3, [sp, #24]
 80050e0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80050e4:	f043 0310 	orr.w	r3, r3, #16
 80050e8:	9306      	str	r3, [sp, #24]
 80050ea:	9b06      	ldr	r3, [sp, #24]
 80050ec:	0699      	lsls	r1, r3, #26
 80050ee:	46b2      	mov	sl, r6
 80050f0:	f140 809c 	bpl.w	800522c <_vfprintf_r+0x718>
 80050f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80050f6:	3707      	adds	r7, #7
 80050f8:	f027 0707 	bic.w	r7, r7, #7
 80050fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005100:	f107 0108 	add.w	r1, r7, #8
 8005104:	910c      	str	r1, [sp, #48]	; 0x30
 8005106:	4616      	mov	r6, r2
 8005108:	461f      	mov	r7, r3
 800510a:	2a00      	cmp	r2, #0
 800510c:	f173 0300 	sbcs.w	r3, r3, #0
 8005110:	f2c0 8415 	blt.w	800593e <_vfprintf_r+0xe2a>
 8005114:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005118:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 800511c:	2301      	movs	r3, #1
 800511e:	e61d      	b.n	8004d5c <_vfprintf_r+0x248>
 8005120:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005122:	9308      	str	r3, [sp, #32]
 8005124:	3707      	adds	r7, #7
 8005126:	f027 0307 	bic.w	r3, r7, #7
 800512a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800512e:	f103 0208 	add.w	r2, r3, #8
 8005132:	920c      	str	r2, [sp, #48]	; 0x30
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	9212      	str	r2, [sp, #72]	; 0x48
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	9313      	str	r3, [sp, #76]	; 0x4c
 800513c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800513e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005140:	f003 fce2 	bl	8008b08 <__fpclassifyd>
 8005144:	2801      	cmp	r0, #1
 8005146:	46b3      	mov	fp, r6
 8005148:	9812      	ldr	r0, [sp, #72]	; 0x48
 800514a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800514c:	f040 8406 	bne.w	800595c <_vfprintf_r+0xe48>
 8005150:	2200      	movs	r2, #0
 8005152:	2300      	movs	r3, #0
 8005154:	f7fb fce4 	bl	8000b20 <__aeabi_dcmplt>
 8005158:	2800      	cmp	r0, #0
 800515a:	f040 85ee 	bne.w	8005d3a <_vfprintf_r+0x1226>
 800515e:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005162:	9e06      	ldr	r6, [sp, #24]
 8005164:	4a99      	ldr	r2, [pc, #612]	; (80053cc <_vfprintf_r+0x8b8>)
 8005166:	4b9a      	ldr	r3, [pc, #616]	; (80053d0 <_vfprintf_r+0x8bc>)
 8005168:	2103      	movs	r1, #3
 800516a:	2000      	movs	r0, #0
 800516c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8005170:	2d47      	cmp	r5, #71	; 0x47
 8005172:	bfd8      	it	le
 8005174:	461a      	movle	r2, r3
 8005176:	9107      	str	r1, [sp, #28]
 8005178:	900f      	str	r0, [sp, #60]	; 0x3c
 800517a:	9606      	str	r6, [sp, #24]
 800517c:	920e      	str	r2, [sp, #56]	; 0x38
 800517e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005180:	9010      	str	r0, [sp, #64]	; 0x40
 8005182:	e61f      	b.n	8004dc4 <_vfprintf_r+0x2b0>
 8005184:	9906      	ldr	r1, [sp, #24]
 8005186:	f041 0108 	orr.w	r1, r1, #8
 800518a:	9106      	str	r1, [sp, #24]
 800518c:	781d      	ldrb	r5, [r3, #0]
 800518e:	4619      	mov	r1, r3
 8005190:	e531      	b.n	8004bf6 <_vfprintf_r+0xe2>
 8005192:	781d      	ldrb	r5, [r3, #0]
 8005194:	4619      	mov	r1, r3
 8005196:	222b      	movs	r2, #43	; 0x2b
 8005198:	e52d      	b.n	8004bf6 <_vfprintf_r+0xe2>
 800519a:	9906      	ldr	r1, [sp, #24]
 800519c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80051a0:	9106      	str	r1, [sp, #24]
 80051a2:	781d      	ldrb	r5, [r3, #0]
 80051a4:	4619      	mov	r1, r3
 80051a6:	e526      	b.n	8004bf6 <_vfprintf_r+0xe2>
 80051a8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80051ac:	2100      	movs	r1, #0
 80051ae:	f813 5b01 	ldrb.w	r5, [r3], #1
 80051b2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80051b6:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 80051ba:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80051be:	2809      	cmp	r0, #9
 80051c0:	d9f5      	bls.n	80051ae <_vfprintf_r+0x69a>
 80051c2:	910a      	str	r1, [sp, #40]	; 0x28
 80051c4:	e518      	b.n	8004bf8 <_vfprintf_r+0xe4>
 80051c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051c8:	9308      	str	r3, [sp, #32]
 80051ca:	2330      	movs	r3, #48	; 0x30
 80051cc:	9a06      	ldr	r2, [sp, #24]
 80051ce:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80051d2:	460b      	mov	r3, r1
 80051d4:	3304      	adds	r3, #4
 80051d6:	2578      	movs	r5, #120	; 0x78
 80051d8:	f042 0202 	orr.w	r2, r2, #2
 80051dc:	930c      	str	r3, [sp, #48]	; 0x30
 80051de:	4b7d      	ldr	r3, [pc, #500]	; (80053d4 <_vfprintf_r+0x8c0>)
 80051e0:	9314      	str	r3, [sp, #80]	; 0x50
 80051e2:	46b2      	mov	sl, r6
 80051e4:	9206      	str	r2, [sp, #24]
 80051e6:	680e      	ldr	r6, [r1, #0]
 80051e8:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 80051ec:	2700      	movs	r7, #0
 80051ee:	2302      	movs	r3, #2
 80051f0:	e5ae      	b.n	8004d50 <_vfprintf_r+0x23c>
 80051f2:	9906      	ldr	r1, [sp, #24]
 80051f4:	f041 0101 	orr.w	r1, r1, #1
 80051f8:	9106      	str	r1, [sp, #24]
 80051fa:	781d      	ldrb	r5, [r3, #0]
 80051fc:	4619      	mov	r1, r3
 80051fe:	e4fa      	b.n	8004bf6 <_vfprintf_r+0xe2>
 8005200:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005202:	6829      	ldr	r1, [r5, #0]
 8005204:	910a      	str	r1, [sp, #40]	; 0x28
 8005206:	4608      	mov	r0, r1
 8005208:	2800      	cmp	r0, #0
 800520a:	4629      	mov	r1, r5
 800520c:	f101 0104 	add.w	r1, r1, #4
 8005210:	f2c0 84e3 	blt.w	8005bda <_vfprintf_r+0x10c6>
 8005214:	910c      	str	r1, [sp, #48]	; 0x30
 8005216:	781d      	ldrb	r5, [r3, #0]
 8005218:	4619      	mov	r1, r3
 800521a:	e4ec      	b.n	8004bf6 <_vfprintf_r+0xe2>
 800521c:	9308      	str	r3, [sp, #32]
 800521e:	9b06      	ldr	r3, [sp, #24]
 8005220:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005224:	0699      	lsls	r1, r3, #26
 8005226:	46b2      	mov	sl, r6
 8005228:	f53f af64 	bmi.w	80050f4 <_vfprintf_r+0x5e0>
 800522c:	9b06      	ldr	r3, [sp, #24]
 800522e:	06da      	lsls	r2, r3, #27
 8005230:	f100 8292 	bmi.w	8005758 <_vfprintf_r+0xc44>
 8005234:	9b06      	ldr	r3, [sp, #24]
 8005236:	065b      	lsls	r3, r3, #25
 8005238:	f140 828e 	bpl.w	8005758 <_vfprintf_r+0xc44>
 800523c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800523e:	f9b1 6000 	ldrsh.w	r6, [r1]
 8005242:	3104      	adds	r1, #4
 8005244:	17f7      	asrs	r7, r6, #31
 8005246:	4632      	mov	r2, r6
 8005248:	463b      	mov	r3, r7
 800524a:	910c      	str	r1, [sp, #48]	; 0x30
 800524c:	e75d      	b.n	800510a <_vfprintf_r+0x5f6>
 800524e:	9906      	ldr	r1, [sp, #24]
 8005250:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005254:	9106      	str	r1, [sp, #24]
 8005256:	781d      	ldrb	r5, [r3, #0]
 8005258:	4619      	mov	r1, r3
 800525a:	e4cc      	b.n	8004bf6 <_vfprintf_r+0xe2>
 800525c:	781d      	ldrb	r5, [r3, #0]
 800525e:	9906      	ldr	r1, [sp, #24]
 8005260:	2d6c      	cmp	r5, #108	; 0x6c
 8005262:	f000 84b3 	beq.w	8005bcc <_vfprintf_r+0x10b8>
 8005266:	f041 0110 	orr.w	r1, r1, #16
 800526a:	9106      	str	r1, [sp, #24]
 800526c:	4619      	mov	r1, r3
 800526e:	e4c2      	b.n	8004bf6 <_vfprintf_r+0xe2>
 8005270:	9308      	str	r3, [sp, #32]
 8005272:	9b06      	ldr	r3, [sp, #24]
 8005274:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005278:	069a      	lsls	r2, r3, #26
 800527a:	f140 8400 	bpl.w	8005a7e <_vfprintf_r+0xf6a>
 800527e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005280:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005282:	6813      	ldr	r3, [r2, #0]
 8005284:	17cf      	asrs	r7, r1, #31
 8005286:	4608      	mov	r0, r1
 8005288:	3204      	adds	r2, #4
 800528a:	4639      	mov	r1, r7
 800528c:	920c      	str	r2, [sp, #48]	; 0x30
 800528e:	e9c3 0100 	strd	r0, r1, [r3]
 8005292:	e480      	b.n	8004b96 <_vfprintf_r+0x82>
 8005294:	781d      	ldrb	r5, [r3, #0]
 8005296:	2d2a      	cmp	r5, #42	; 0x2a
 8005298:	f103 0101 	add.w	r1, r3, #1
 800529c:	f000 860e 	beq.w	8005ebc <_vfprintf_r+0x13a8>
 80052a0:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80052a4:	2809      	cmp	r0, #9
 80052a6:	460b      	mov	r3, r1
 80052a8:	f04f 0600 	mov.w	r6, #0
 80052ac:	f63f aca4 	bhi.w	8004bf8 <_vfprintf_r+0xe4>
 80052b0:	f813 5b01 	ldrb.w	r5, [r3], #1
 80052b4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80052b8:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 80052bc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80052c0:	2809      	cmp	r0, #9
 80052c2:	d9f5      	bls.n	80052b0 <_vfprintf_r+0x79c>
 80052c4:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 80052c8:	e496      	b.n	8004bf8 <_vfprintf_r+0xe4>
 80052ca:	9308      	str	r3, [sp, #32]
 80052cc:	9b06      	ldr	r3, [sp, #24]
 80052ce:	f043 0310 	orr.w	r3, r3, #16
 80052d2:	9306      	str	r3, [sp, #24]
 80052d4:	9b06      	ldr	r3, [sp, #24]
 80052d6:	f013 0320 	ands.w	r3, r3, #32
 80052da:	46b2      	mov	sl, r6
 80052dc:	f47f ae93 	bne.w	8005006 <_vfprintf_r+0x4f2>
 80052e0:	9a06      	ldr	r2, [sp, #24]
 80052e2:	f012 0210 	ands.w	r2, r2, #16
 80052e6:	f040 8240 	bne.w	800576a <_vfprintf_r+0xc56>
 80052ea:	9b06      	ldr	r3, [sp, #24]
 80052ec:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80052f0:	f000 823b 	beq.w	800576a <_vfprintf_r+0xc56>
 80052f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80052f6:	4613      	mov	r3, r2
 80052f8:	460a      	mov	r2, r1
 80052fa:	3204      	adds	r2, #4
 80052fc:	880e      	ldrh	r6, [r1, #0]
 80052fe:	920c      	str	r2, [sp, #48]	; 0x30
 8005300:	2700      	movs	r7, #0
 8005302:	e525      	b.n	8004d50 <_vfprintf_r+0x23c>
 8005304:	9308      	str	r3, [sp, #32]
 8005306:	4b34      	ldr	r3, [pc, #208]	; (80053d8 <_vfprintf_r+0x8c4>)
 8005308:	9314      	str	r3, [sp, #80]	; 0x50
 800530a:	9b06      	ldr	r3, [sp, #24]
 800530c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005310:	0699      	lsls	r1, r3, #26
 8005312:	46b2      	mov	sl, r6
 8005314:	f53f aeb1 	bmi.w	800507a <_vfprintf_r+0x566>
 8005318:	9b06      	ldr	r3, [sp, #24]
 800531a:	06da      	lsls	r2, r3, #27
 800531c:	f140 83c6 	bpl.w	8005aac <_vfprintf_r+0xf98>
 8005320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005322:	4613      	mov	r3, r2
 8005324:	3304      	adds	r3, #4
 8005326:	6816      	ldr	r6, [r2, #0]
 8005328:	930c      	str	r3, [sp, #48]	; 0x30
 800532a:	2700      	movs	r7, #0
 800532c:	e6ae      	b.n	800508c <_vfprintf_r+0x578>
 800532e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005330:	9308      	str	r3, [sp, #32]
 8005332:	680a      	ldr	r2, [r1, #0]
 8005334:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8005338:	2300      	movs	r3, #0
 800533a:	2201      	movs	r2, #1
 800533c:	3104      	adds	r1, #4
 800533e:	469c      	mov	ip, r3
 8005340:	9207      	str	r2, [sp, #28]
 8005342:	910c      	str	r1, [sp, #48]	; 0x30
 8005344:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005348:	ab24      	add	r3, sp, #144	; 0x90
 800534a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800534e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 8005352:	920b      	str	r2, [sp, #44]	; 0x2c
 8005354:	930e      	str	r3, [sp, #56]	; 0x38
 8005356:	e53b      	b.n	8004dd0 <_vfprintf_r+0x2bc>
 8005358:	9308      	str	r3, [sp, #32]
 800535a:	9b06      	ldr	r3, [sp, #24]
 800535c:	f043 0310 	orr.w	r3, r3, #16
 8005360:	9306      	str	r3, [sp, #24]
 8005362:	9b06      	ldr	r3, [sp, #24]
 8005364:	46b2      	mov	sl, r6
 8005366:	069e      	lsls	r6, r3, #26
 8005368:	f53f ace8 	bmi.w	8004d3c <_vfprintf_r+0x228>
 800536c:	9b06      	ldr	r3, [sp, #24]
 800536e:	06d8      	lsls	r0, r3, #27
 8005370:	f140 8377 	bpl.w	8005a62 <_vfprintf_r+0xf4e>
 8005374:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005376:	4613      	mov	r3, r2
 8005378:	3204      	adds	r2, #4
 800537a:	681e      	ldr	r6, [r3, #0]
 800537c:	920c      	str	r2, [sp, #48]	; 0x30
 800537e:	2301      	movs	r3, #1
 8005380:	2700      	movs	r7, #0
 8005382:	e4e5      	b.n	8004d50 <_vfprintf_r+0x23c>
 8005384:	9308      	str	r3, [sp, #32]
 8005386:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800538a:	2d00      	cmp	r5, #0
 800538c:	f43f acbb 	beq.w	8004d06 <_vfprintf_r+0x1f2>
 8005390:	2300      	movs	r3, #0
 8005392:	2201      	movs	r2, #1
 8005394:	469c      	mov	ip, r3
 8005396:	9207      	str	r2, [sp, #28]
 8005398:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 800539c:	e7d2      	b.n	8005344 <_vfprintf_r+0x830>
 800539e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80053a2:	e561      	b.n	8004e68 <_vfprintf_r+0x354>
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	f47f aceb 	bne.w	8004d80 <_vfprintf_r+0x26c>
 80053aa:	2f00      	cmp	r7, #0
 80053ac:	bf08      	it	eq
 80053ae:	2e0a      	cmpeq	r6, #10
 80053b0:	f080 81ef 	bcs.w	8005792 <_vfprintf_r+0xc7e>
 80053b4:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 80053b8:	3630      	adds	r6, #48	; 0x30
 80053ba:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 80053be:	ab2e      	add	r3, sp, #184	; 0xb8
 80053c0:	ebcb 0303 	rsb	r3, fp, r3
 80053c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80053c6:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80053ca:	e4f3      	b.n	8004db4 <_vfprintf_r+0x2a0>
 80053cc:	08009718 	.word	0x08009718
 80053d0:	08009714 	.word	0x08009714
 80053d4:	080096e8 	.word	0x080096e8
 80053d8:	080096d4 	.word	0x080096d4
 80053dc:	2d65      	cmp	r5, #101	; 0x65
 80053de:	f340 808a 	ble.w	80054f6 <_vfprintf_r+0x9e2>
 80053e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80053e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80053e6:	2200      	movs	r2, #0
 80053e8:	2300      	movs	r3, #0
 80053ea:	f7fb fb8f 	bl	8000b0c <__aeabi_dcmpeq>
 80053ee:	2800      	cmp	r0, #0
 80053f0:	f000 8131 	beq.w	8005656 <_vfprintf_r+0xb42>
 80053f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053f6:	4aba      	ldr	r2, [pc, #744]	; (80056e0 <_vfprintf_r+0xbcc>)
 80053f8:	6022      	str	r2, [r4, #0]
 80053fa:	3301      	adds	r3, #1
 80053fc:	f10b 0b01 	add.w	fp, fp, #1
 8005400:	2201      	movs	r2, #1
 8005402:	2b07      	cmp	r3, #7
 8005404:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005408:	9322      	str	r3, [sp, #136]	; 0x88
 800540a:	6062      	str	r2, [r4, #4]
 800540c:	f300 8367 	bgt.w	8005ade <_vfprintf_r+0xfca>
 8005410:	3408      	adds	r4, #8
 8005412:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005414:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005416:	4293      	cmp	r3, r2
 8005418:	db03      	blt.n	8005422 <_vfprintf_r+0x90e>
 800541a:	9b06      	ldr	r3, [sp, #24]
 800541c:	07df      	lsls	r7, r3, #31
 800541e:	f57f ad96 	bpl.w	8004f4e <_vfprintf_r+0x43a>
 8005422:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005424:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005426:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005428:	6022      	str	r2, [r4, #0]
 800542a:	3301      	adds	r3, #1
 800542c:	448b      	add	fp, r1
 800542e:	2b07      	cmp	r3, #7
 8005430:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005434:	6061      	str	r1, [r4, #4]
 8005436:	9322      	str	r3, [sp, #136]	; 0x88
 8005438:	f300 83d6 	bgt.w	8005be8 <_vfprintf_r+0x10d4>
 800543c:	3408      	adds	r4, #8
 800543e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005440:	1e5d      	subs	r5, r3, #1
 8005442:	2d00      	cmp	r5, #0
 8005444:	f77f ad83 	ble.w	8004f4e <_vfprintf_r+0x43a>
 8005448:	2d10      	cmp	r5, #16
 800544a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800544c:	4fa5      	ldr	r7, [pc, #660]	; (80056e4 <_vfprintf_r+0xbd0>)
 800544e:	f340 8195 	ble.w	800577c <_vfprintf_r+0xc68>
 8005452:	2610      	movs	r6, #16
 8005454:	465a      	mov	r2, fp
 8005456:	e004      	b.n	8005462 <_vfprintf_r+0x94e>
 8005458:	3408      	adds	r4, #8
 800545a:	3d10      	subs	r5, #16
 800545c:	2d10      	cmp	r5, #16
 800545e:	f340 818c 	ble.w	800577a <_vfprintf_r+0xc66>
 8005462:	3301      	adds	r3, #1
 8005464:	3210      	adds	r2, #16
 8005466:	2b07      	cmp	r3, #7
 8005468:	9223      	str	r2, [sp, #140]	; 0x8c
 800546a:	9322      	str	r3, [sp, #136]	; 0x88
 800546c:	6027      	str	r7, [r4, #0]
 800546e:	6066      	str	r6, [r4, #4]
 8005470:	ddf2      	ble.n	8005458 <_vfprintf_r+0x944>
 8005472:	4640      	mov	r0, r8
 8005474:	4649      	mov	r1, r9
 8005476:	aa21      	add	r2, sp, #132	; 0x84
 8005478:	f7fe fd02 	bl	8003e80 <__sprint_r>
 800547c:	2800      	cmp	r0, #0
 800547e:	f47f ac49 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005482:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005484:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005486:	ac2e      	add	r4, sp, #184	; 0xb8
 8005488:	e7e7      	b.n	800545a <_vfprintf_r+0x946>
 800548a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800548c:	9a07      	ldr	r2, [sp, #28]
 800548e:	1a9e      	subs	r6, r3, r2
 8005490:	2e00      	cmp	r6, #0
 8005492:	f77f ad10 	ble.w	8004eb6 <_vfprintf_r+0x3a2>
 8005496:	2e10      	cmp	r6, #16
 8005498:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800549a:	4f92      	ldr	r7, [pc, #584]	; (80056e4 <_vfprintf_r+0xbd0>)
 800549c:	dd1f      	ble.n	80054de <_vfprintf_r+0x9ca>
 800549e:	f04f 0a10 	mov.w	sl, #16
 80054a2:	465b      	mov	r3, fp
 80054a4:	e004      	b.n	80054b0 <_vfprintf_r+0x99c>
 80054a6:	3e10      	subs	r6, #16
 80054a8:	2e10      	cmp	r6, #16
 80054aa:	f104 0408 	add.w	r4, r4, #8
 80054ae:	dd15      	ble.n	80054dc <_vfprintf_r+0x9c8>
 80054b0:	3201      	adds	r2, #1
 80054b2:	3310      	adds	r3, #16
 80054b4:	2a07      	cmp	r2, #7
 80054b6:	9323      	str	r3, [sp, #140]	; 0x8c
 80054b8:	9222      	str	r2, [sp, #136]	; 0x88
 80054ba:	e884 0480 	stmia.w	r4, {r7, sl}
 80054be:	ddf2      	ble.n	80054a6 <_vfprintf_r+0x992>
 80054c0:	4640      	mov	r0, r8
 80054c2:	4649      	mov	r1, r9
 80054c4:	aa21      	add	r2, sp, #132	; 0x84
 80054c6:	f7fe fcdb 	bl	8003e80 <__sprint_r>
 80054ca:	2800      	cmp	r0, #0
 80054cc:	f47f ac22 	bne.w	8004d14 <_vfprintf_r+0x200>
 80054d0:	3e10      	subs	r6, #16
 80054d2:	2e10      	cmp	r6, #16
 80054d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80054d8:	ac2e      	add	r4, sp, #184	; 0xb8
 80054da:	dce9      	bgt.n	80054b0 <_vfprintf_r+0x99c>
 80054dc:	469b      	mov	fp, r3
 80054de:	3201      	adds	r2, #1
 80054e0:	44b3      	add	fp, r6
 80054e2:	2a07      	cmp	r2, #7
 80054e4:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80054e8:	9222      	str	r2, [sp, #136]	; 0x88
 80054ea:	6027      	str	r7, [r4, #0]
 80054ec:	6066      	str	r6, [r4, #4]
 80054ee:	f300 8219 	bgt.w	8005924 <_vfprintf_r+0xe10>
 80054f2:	3408      	adds	r4, #8
 80054f4:	e4df      	b.n	8004eb6 <_vfprintf_r+0x3a2>
 80054f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054f8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	f340 81d4 	ble.w	80058a8 <_vfprintf_r+0xd94>
 8005500:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005502:	6023      	str	r3, [r4, #0]
 8005504:	3501      	adds	r5, #1
 8005506:	f10b 0601 	add.w	r6, fp, #1
 800550a:	2301      	movs	r3, #1
 800550c:	2d07      	cmp	r5, #7
 800550e:	9623      	str	r6, [sp, #140]	; 0x8c
 8005510:	9522      	str	r5, [sp, #136]	; 0x88
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	f300 81e4 	bgt.w	80058e0 <_vfprintf_r+0xdcc>
 8005518:	3408      	adds	r4, #8
 800551a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800551c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800551e:	6023      	str	r3, [r4, #0]
 8005520:	3501      	adds	r5, #1
 8005522:	4416      	add	r6, r2
 8005524:	2d07      	cmp	r5, #7
 8005526:	9623      	str	r6, [sp, #140]	; 0x8c
 8005528:	9522      	str	r5, [sp, #136]	; 0x88
 800552a:	6062      	str	r2, [r4, #4]
 800552c:	f300 81e4 	bgt.w	80058f8 <_vfprintf_r+0xde4>
 8005530:	3408      	adds	r4, #8
 8005532:	2300      	movs	r3, #0
 8005534:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005536:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005538:	2200      	movs	r2, #0
 800553a:	f7fb fae7 	bl	8000b0c <__aeabi_dcmpeq>
 800553e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005540:	2800      	cmp	r0, #0
 8005542:	f040 80e0 	bne.w	8005706 <_vfprintf_r+0xbf2>
 8005546:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005548:	3b01      	subs	r3, #1
 800554a:	3501      	adds	r5, #1
 800554c:	3201      	adds	r2, #1
 800554e:	441e      	add	r6, r3
 8005550:	2d07      	cmp	r5, #7
 8005552:	9522      	str	r5, [sp, #136]	; 0x88
 8005554:	9623      	str	r6, [sp, #140]	; 0x8c
 8005556:	6022      	str	r2, [r4, #0]
 8005558:	6063      	str	r3, [r4, #4]
 800555a:	f300 81b5 	bgt.w	80058c8 <_vfprintf_r+0xdb4>
 800555e:	3408      	adds	r4, #8
 8005560:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005562:	6062      	str	r2, [r4, #4]
 8005564:	3501      	adds	r5, #1
 8005566:	eb06 0b02 	add.w	fp, r6, r2
 800556a:	ab1d      	add	r3, sp, #116	; 0x74
 800556c:	2d07      	cmp	r5, #7
 800556e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005572:	9522      	str	r5, [sp, #136]	; 0x88
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	f77f ace9 	ble.w	8004f4c <_vfprintf_r+0x438>
 800557a:	4640      	mov	r0, r8
 800557c:	4649      	mov	r1, r9
 800557e:	aa21      	add	r2, sp, #132	; 0x84
 8005580:	f7fe fc7e 	bl	8003e80 <__sprint_r>
 8005584:	2800      	cmp	r0, #0
 8005586:	f47f abc5 	bne.w	8004d14 <_vfprintf_r+0x200>
 800558a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800558e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005590:	e4dd      	b.n	8004f4e <_vfprintf_r+0x43a>
 8005592:	4640      	mov	r0, r8
 8005594:	4649      	mov	r1, r9
 8005596:	aa21      	add	r2, sp, #132	; 0x84
 8005598:	f7fe fc72 	bl	8003e80 <__sprint_r>
 800559c:	2800      	cmp	r0, #0
 800559e:	f43f ad20 	beq.w	8004fe2 <_vfprintf_r+0x4ce>
 80055a2:	f7ff bbb7 	b.w	8004d14 <_vfprintf_r+0x200>
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d133      	bne.n	8005612 <_vfprintf_r+0xafe>
 80055aa:	9b06      	ldr	r3, [sp, #24]
 80055ac:	07da      	lsls	r2, r3, #31
 80055ae:	d530      	bpl.n	8005612 <_vfprintf_r+0xafe>
 80055b0:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 80055b4:	2330      	movs	r3, #48	; 0x30
 80055b6:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 80055ba:	ab2e      	add	r3, sp, #184	; 0xb8
 80055bc:	ebcb 0303 	rsb	r3, fp, r3
 80055c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80055c2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80055c6:	f7ff bbf5 	b.w	8004db4 <_vfprintf_r+0x2a0>
 80055ca:	4640      	mov	r0, r8
 80055cc:	4649      	mov	r1, r9
 80055ce:	aa21      	add	r2, sp, #132	; 0x84
 80055d0:	f7fe fc56 	bl	8003e80 <__sprint_r>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	f47f ab9d 	bne.w	8004d14 <_vfprintf_r+0x200>
 80055da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80055de:	ac2e      	add	r4, sp, #184	; 0xb8
 80055e0:	e4a3      	b.n	8004f2a <_vfprintf_r+0x416>
 80055e2:	4640      	mov	r0, r8
 80055e4:	4649      	mov	r1, r9
 80055e6:	aa21      	add	r2, sp, #132	; 0x84
 80055e8:	f7fe fc4a 	bl	8003e80 <__sprint_r>
 80055ec:	2800      	cmp	r0, #0
 80055ee:	f47f ab91 	bne.w	8004d14 <_vfprintf_r+0x200>
 80055f2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80055f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80055f8:	e45a      	b.n	8004eb0 <_vfprintf_r+0x39c>
 80055fa:	4640      	mov	r0, r8
 80055fc:	4649      	mov	r1, r9
 80055fe:	aa21      	add	r2, sp, #132	; 0x84
 8005600:	f7fe fc3e 	bl	8003e80 <__sprint_r>
 8005604:	2800      	cmp	r0, #0
 8005606:	f47f ab85 	bne.w	8004d14 <_vfprintf_r+0x200>
 800560a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800560e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005610:	e43d      	b.n	8004e8e <_vfprintf_r+0x37a>
 8005612:	ab2e      	add	r3, sp, #184	; 0xb8
 8005614:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8005618:	930e      	str	r3, [sp, #56]	; 0x38
 800561a:	f7ff bbcb 	b.w	8004db4 <_vfprintf_r+0x2a0>
 800561e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005620:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 8005624:	0933      	lsrs	r3, r6, #4
 8005626:	f006 010f 	and.w	r1, r6, #15
 800562a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800562e:	093a      	lsrs	r2, r7, #4
 8005630:	461e      	mov	r6, r3
 8005632:	4617      	mov	r7, r2
 8005634:	5c43      	ldrb	r3, [r0, r1]
 8005636:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800563a:	ea56 0307 	orrs.w	r3, r6, r7
 800563e:	d1f1      	bne.n	8005624 <_vfprintf_r+0xb10>
 8005640:	465a      	mov	r2, fp
 8005642:	ab2e      	add	r3, sp, #184	; 0xb8
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800564a:	930b      	str	r3, [sp, #44]	; 0x2c
 800564c:	f7ff bbb2 	b.w	8004db4 <_vfprintf_r+0x2a0>
 8005650:	2302      	movs	r3, #2
 8005652:	f7ff bb7d 	b.w	8004d50 <_vfprintf_r+0x23c>
 8005656:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005658:	2d00      	cmp	r5, #0
 800565a:	f340 824c 	ble.w	8005af6 <_vfprintf_r+0xfe2>
 800565e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005660:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005662:	428a      	cmp	r2, r1
 8005664:	4613      	mov	r3, r2
 8005666:	bfa8      	it	ge
 8005668:	460b      	movge	r3, r1
 800566a:	461d      	mov	r5, r3
 800566c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800566e:	2d00      	cmp	r5, #0
 8005670:	eb01 0a02 	add.w	sl, r1, r2
 8005674:	dd0b      	ble.n	800568e <_vfprintf_r+0xb7a>
 8005676:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005678:	6021      	str	r1, [r4, #0]
 800567a:	3301      	adds	r3, #1
 800567c:	44ab      	add	fp, r5
 800567e:	2b07      	cmp	r3, #7
 8005680:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005684:	6065      	str	r5, [r4, #4]
 8005686:	9322      	str	r3, [sp, #136]	; 0x88
 8005688:	f300 8300 	bgt.w	8005c8c <_vfprintf_r+0x1178>
 800568c:	3408      	adds	r4, #8
 800568e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005690:	2d00      	cmp	r5, #0
 8005692:	bfa8      	it	ge
 8005694:	1b5b      	subge	r3, r3, r5
 8005696:	2b00      	cmp	r3, #0
 8005698:	461d      	mov	r5, r3
 800569a:	f340 80af 	ble.w	80057fc <_vfprintf_r+0xce8>
 800569e:	2d10      	cmp	r5, #16
 80056a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056a2:	4f10      	ldr	r7, [pc, #64]	; (80056e4 <_vfprintf_r+0xbd0>)
 80056a4:	f340 820f 	ble.w	8005ac6 <_vfprintf_r+0xfb2>
 80056a8:	2610      	movs	r6, #16
 80056aa:	465a      	mov	r2, fp
 80056ac:	e004      	b.n	80056b8 <_vfprintf_r+0xba4>
 80056ae:	3408      	adds	r4, #8
 80056b0:	3d10      	subs	r5, #16
 80056b2:	2d10      	cmp	r5, #16
 80056b4:	f340 8206 	ble.w	8005ac4 <_vfprintf_r+0xfb0>
 80056b8:	3301      	adds	r3, #1
 80056ba:	3210      	adds	r2, #16
 80056bc:	2b07      	cmp	r3, #7
 80056be:	9223      	str	r2, [sp, #140]	; 0x8c
 80056c0:	9322      	str	r3, [sp, #136]	; 0x88
 80056c2:	6027      	str	r7, [r4, #0]
 80056c4:	6066      	str	r6, [r4, #4]
 80056c6:	ddf2      	ble.n	80056ae <_vfprintf_r+0xb9a>
 80056c8:	4640      	mov	r0, r8
 80056ca:	4649      	mov	r1, r9
 80056cc:	aa21      	add	r2, sp, #132	; 0x84
 80056ce:	f7fe fbd7 	bl	8003e80 <__sprint_r>
 80056d2:	2800      	cmp	r0, #0
 80056d4:	f47f ab1e 	bne.w	8004d14 <_vfprintf_r+0x200>
 80056d8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80056da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056dc:	ac2e      	add	r4, sp, #184	; 0xb8
 80056de:	e7e7      	b.n	80056b0 <_vfprintf_r+0xb9c>
 80056e0:	08009724 	.word	0x08009724
 80056e4:	08009704 	.word	0x08009704
 80056e8:	4640      	mov	r0, r8
 80056ea:	4649      	mov	r1, r9
 80056ec:	aa21      	add	r2, sp, #132	; 0x84
 80056ee:	f7fe fbc7 	bl	8003e80 <__sprint_r>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	f47f ab0e 	bne.w	8004d14 <_vfprintf_r+0x200>
 80056f8:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80056fc:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005700:	ac2e      	add	r4, sp, #184	; 0xb8
 8005702:	f7ff bbb1 	b.w	8004e68 <_vfprintf_r+0x354>
 8005706:	f103 3aff 	add.w	sl, r3, #4294967295
 800570a:	f1ba 0f00 	cmp.w	sl, #0
 800570e:	f77f af27 	ble.w	8005560 <_vfprintf_r+0xa4c>
 8005712:	f1ba 0f10 	cmp.w	sl, #16
 8005716:	4f90      	ldr	r7, [pc, #576]	; (8005958 <_vfprintf_r+0xe44>)
 8005718:	bfc8      	it	gt
 800571a:	f04f 0b10 	movgt.w	fp, #16
 800571e:	dc07      	bgt.n	8005730 <_vfprintf_r+0xc1c>
 8005720:	e0f6      	b.n	8005910 <_vfprintf_r+0xdfc>
 8005722:	3408      	adds	r4, #8
 8005724:	f1aa 0a10 	sub.w	sl, sl, #16
 8005728:	f1ba 0f10 	cmp.w	sl, #16
 800572c:	f340 80f0 	ble.w	8005910 <_vfprintf_r+0xdfc>
 8005730:	3501      	adds	r5, #1
 8005732:	3610      	adds	r6, #16
 8005734:	2d07      	cmp	r5, #7
 8005736:	9623      	str	r6, [sp, #140]	; 0x8c
 8005738:	9522      	str	r5, [sp, #136]	; 0x88
 800573a:	e884 0880 	stmia.w	r4, {r7, fp}
 800573e:	ddf0      	ble.n	8005722 <_vfprintf_r+0xc0e>
 8005740:	4640      	mov	r0, r8
 8005742:	4649      	mov	r1, r9
 8005744:	aa21      	add	r2, sp, #132	; 0x84
 8005746:	f7fe fb9b 	bl	8003e80 <__sprint_r>
 800574a:	2800      	cmp	r0, #0
 800574c:	f47f aae2 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005750:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8005752:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8005754:	ac2e      	add	r4, sp, #184	; 0xb8
 8005756:	e7e5      	b.n	8005724 <_vfprintf_r+0xc10>
 8005758:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800575a:	6816      	ldr	r6, [r2, #0]
 800575c:	4613      	mov	r3, r2
 800575e:	3304      	adds	r3, #4
 8005760:	17f7      	asrs	r7, r6, #31
 8005762:	930c      	str	r3, [sp, #48]	; 0x30
 8005764:	4632      	mov	r2, r6
 8005766:	463b      	mov	r3, r7
 8005768:	e4cf      	b.n	800510a <_vfprintf_r+0x5f6>
 800576a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800576c:	460a      	mov	r2, r1
 800576e:	3204      	adds	r2, #4
 8005770:	680e      	ldr	r6, [r1, #0]
 8005772:	920c      	str	r2, [sp, #48]	; 0x30
 8005774:	2700      	movs	r7, #0
 8005776:	f7ff baeb 	b.w	8004d50 <_vfprintf_r+0x23c>
 800577a:	4693      	mov	fp, r2
 800577c:	3301      	adds	r3, #1
 800577e:	44ab      	add	fp, r5
 8005780:	2b07      	cmp	r3, #7
 8005782:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005786:	9322      	str	r3, [sp, #136]	; 0x88
 8005788:	6027      	str	r7, [r4, #0]
 800578a:	6065      	str	r5, [r4, #4]
 800578c:	f77f abde 	ble.w	8004f4c <_vfprintf_r+0x438>
 8005790:	e6f3      	b.n	800557a <_vfprintf_r+0xa66>
 8005792:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 8005796:	f8cd c01c 	str.w	ip, [sp, #28]
 800579a:	4630      	mov	r0, r6
 800579c:	4639      	mov	r1, r7
 800579e:	220a      	movs	r2, #10
 80057a0:	2300      	movs	r3, #0
 80057a2:	f7fb fa0d 	bl	8000bc0 <__aeabi_uldivmod>
 80057a6:	3230      	adds	r2, #48	; 0x30
 80057a8:	4630      	mov	r0, r6
 80057aa:	4639      	mov	r1, r7
 80057ac:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 80057b0:	2300      	movs	r3, #0
 80057b2:	220a      	movs	r2, #10
 80057b4:	f7fb fa04 	bl	8000bc0 <__aeabi_uldivmod>
 80057b8:	4606      	mov	r6, r0
 80057ba:	460f      	mov	r7, r1
 80057bc:	ea56 0307 	orrs.w	r3, r6, r7
 80057c0:	d1eb      	bne.n	800579a <_vfprintf_r+0xc86>
 80057c2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80057c6:	e73b      	b.n	8005640 <_vfprintf_r+0xb2c>
 80057c8:	2b30      	cmp	r3, #48	; 0x30
 80057ca:	f000 8219 	beq.w	8005c00 <_vfprintf_r+0x10ec>
 80057ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057d0:	3b01      	subs	r3, #1
 80057d2:	461a      	mov	r2, r3
 80057d4:	a82e      	add	r0, sp, #184	; 0xb8
 80057d6:	930e      	str	r3, [sp, #56]	; 0x38
 80057d8:	1a82      	subs	r2, r0, r2
 80057da:	2330      	movs	r3, #48	; 0x30
 80057dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80057de:	f801 3c01 	strb.w	r3, [r1, #-1]
 80057e2:	f7ff bae7 	b.w	8004db4 <_vfprintf_r+0x2a0>
 80057e6:	4640      	mov	r0, r8
 80057e8:	4649      	mov	r1, r9
 80057ea:	aa21      	add	r2, sp, #132	; 0x84
 80057ec:	f7fe fb48 	bl	8003e80 <__sprint_r>
 80057f0:	2800      	cmp	r0, #0
 80057f2:	f47f aa8f 	bne.w	8004d14 <_vfprintf_r+0x200>
 80057f6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80057fa:	ac2e      	add	r4, sp, #184	; 0xb8
 80057fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057fe:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005800:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005802:	440a      	add	r2, r1
 8005804:	4616      	mov	r6, r2
 8005806:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005808:	4293      	cmp	r3, r2
 800580a:	db3e      	blt.n	800588a <_vfprintf_r+0xd76>
 800580c:	9a06      	ldr	r2, [sp, #24]
 800580e:	07d5      	lsls	r5, r2, #31
 8005810:	d43b      	bmi.n	800588a <_vfprintf_r+0xd76>
 8005812:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005814:	ebc6 050a 	rsb	r5, r6, sl
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	429d      	cmp	r5, r3
 800581c:	bfa8      	it	ge
 800581e:	461d      	movge	r5, r3
 8005820:	2d00      	cmp	r5, #0
 8005822:	462f      	mov	r7, r5
 8005824:	dd0b      	ble.n	800583e <_vfprintf_r+0xd2a>
 8005826:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005828:	6026      	str	r6, [r4, #0]
 800582a:	3201      	adds	r2, #1
 800582c:	44ab      	add	fp, r5
 800582e:	2a07      	cmp	r2, #7
 8005830:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005834:	6065      	str	r5, [r4, #4]
 8005836:	9222      	str	r2, [sp, #136]	; 0x88
 8005838:	f300 825e 	bgt.w	8005cf8 <_vfprintf_r+0x11e4>
 800583c:	3408      	adds	r4, #8
 800583e:	2f00      	cmp	r7, #0
 8005840:	bfac      	ite	ge
 8005842:	1bdd      	subge	r5, r3, r7
 8005844:	461d      	movlt	r5, r3
 8005846:	2d00      	cmp	r5, #0
 8005848:	f77f ab81 	ble.w	8004f4e <_vfprintf_r+0x43a>
 800584c:	2d10      	cmp	r5, #16
 800584e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005850:	4f41      	ldr	r7, [pc, #260]	; (8005958 <_vfprintf_r+0xe44>)
 8005852:	dd93      	ble.n	800577c <_vfprintf_r+0xc68>
 8005854:	2610      	movs	r6, #16
 8005856:	465a      	mov	r2, fp
 8005858:	e003      	b.n	8005862 <_vfprintf_r+0xd4e>
 800585a:	3408      	adds	r4, #8
 800585c:	3d10      	subs	r5, #16
 800585e:	2d10      	cmp	r5, #16
 8005860:	dd8b      	ble.n	800577a <_vfprintf_r+0xc66>
 8005862:	3301      	adds	r3, #1
 8005864:	3210      	adds	r2, #16
 8005866:	2b07      	cmp	r3, #7
 8005868:	9223      	str	r2, [sp, #140]	; 0x8c
 800586a:	9322      	str	r3, [sp, #136]	; 0x88
 800586c:	6027      	str	r7, [r4, #0]
 800586e:	6066      	str	r6, [r4, #4]
 8005870:	ddf3      	ble.n	800585a <_vfprintf_r+0xd46>
 8005872:	4640      	mov	r0, r8
 8005874:	4649      	mov	r1, r9
 8005876:	aa21      	add	r2, sp, #132	; 0x84
 8005878:	f7fe fb02 	bl	8003e80 <__sprint_r>
 800587c:	2800      	cmp	r0, #0
 800587e:	f47f aa49 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005882:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005884:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005886:	ac2e      	add	r4, sp, #184	; 0xb8
 8005888:	e7e8      	b.n	800585c <_vfprintf_r+0xd48>
 800588a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800588c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800588e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005890:	6021      	str	r1, [r4, #0]
 8005892:	3201      	adds	r2, #1
 8005894:	4483      	add	fp, r0
 8005896:	2a07      	cmp	r2, #7
 8005898:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800589c:	6060      	str	r0, [r4, #4]
 800589e:	9222      	str	r2, [sp, #136]	; 0x88
 80058a0:	f300 820a 	bgt.w	8005cb8 <_vfprintf_r+0x11a4>
 80058a4:	3408      	adds	r4, #8
 80058a6:	e7b4      	b.n	8005812 <_vfprintf_r+0xcfe>
 80058a8:	9b06      	ldr	r3, [sp, #24]
 80058aa:	07d8      	lsls	r0, r3, #31
 80058ac:	f53f ae28 	bmi.w	8005500 <_vfprintf_r+0x9ec>
 80058b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058b2:	6023      	str	r3, [r4, #0]
 80058b4:	3501      	adds	r5, #1
 80058b6:	f10b 0601 	add.w	r6, fp, #1
 80058ba:	2301      	movs	r3, #1
 80058bc:	2d07      	cmp	r5, #7
 80058be:	9623      	str	r6, [sp, #140]	; 0x8c
 80058c0:	9522      	str	r5, [sp, #136]	; 0x88
 80058c2:	6063      	str	r3, [r4, #4]
 80058c4:	f77f ae4b 	ble.w	800555e <_vfprintf_r+0xa4a>
 80058c8:	4640      	mov	r0, r8
 80058ca:	4649      	mov	r1, r9
 80058cc:	aa21      	add	r2, sp, #132	; 0x84
 80058ce:	f7fe fad7 	bl	8003e80 <__sprint_r>
 80058d2:	2800      	cmp	r0, #0
 80058d4:	f47f aa1e 	bne.w	8004d14 <_vfprintf_r+0x200>
 80058d8:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80058da:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80058dc:	ac2e      	add	r4, sp, #184	; 0xb8
 80058de:	e63f      	b.n	8005560 <_vfprintf_r+0xa4c>
 80058e0:	4640      	mov	r0, r8
 80058e2:	4649      	mov	r1, r9
 80058e4:	aa21      	add	r2, sp, #132	; 0x84
 80058e6:	f7fe facb 	bl	8003e80 <__sprint_r>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	f47f aa12 	bne.w	8004d14 <_vfprintf_r+0x200>
 80058f0:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80058f2:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80058f4:	ac2e      	add	r4, sp, #184	; 0xb8
 80058f6:	e610      	b.n	800551a <_vfprintf_r+0xa06>
 80058f8:	4640      	mov	r0, r8
 80058fa:	4649      	mov	r1, r9
 80058fc:	aa21      	add	r2, sp, #132	; 0x84
 80058fe:	f7fe fabf 	bl	8003e80 <__sprint_r>
 8005902:	2800      	cmp	r0, #0
 8005904:	f47f aa06 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005908:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800590a:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800590c:	ac2e      	add	r4, sp, #184	; 0xb8
 800590e:	e610      	b.n	8005532 <_vfprintf_r+0xa1e>
 8005910:	3501      	adds	r5, #1
 8005912:	4456      	add	r6, sl
 8005914:	2d07      	cmp	r5, #7
 8005916:	9623      	str	r6, [sp, #140]	; 0x8c
 8005918:	9522      	str	r5, [sp, #136]	; 0x88
 800591a:	e884 0480 	stmia.w	r4, {r7, sl}
 800591e:	f77f ae1e 	ble.w	800555e <_vfprintf_r+0xa4a>
 8005922:	e7d1      	b.n	80058c8 <_vfprintf_r+0xdb4>
 8005924:	4640      	mov	r0, r8
 8005926:	4649      	mov	r1, r9
 8005928:	aa21      	add	r2, sp, #132	; 0x84
 800592a:	f7fe faa9 	bl	8003e80 <__sprint_r>
 800592e:	2800      	cmp	r0, #0
 8005930:	f47f a9f0 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005934:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005938:	ac2e      	add	r4, sp, #184	; 0xb8
 800593a:	f7ff babc 	b.w	8004eb6 <_vfprintf_r+0x3a2>
 800593e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8005942:	4276      	negs	r6, r6
 8005944:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005948:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800594c:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 8005950:	2301      	movs	r3, #1
 8005952:	f7ff ba03 	b.w	8004d5c <_vfprintf_r+0x248>
 8005956:	bf00      	nop
 8005958:	08009704 	.word	0x08009704
 800595c:	f003 f8d4 	bl	8008b08 <__fpclassifyd>
 8005960:	2800      	cmp	r0, #0
 8005962:	f000 810d 	beq.w	8005b80 <_vfprintf_r+0x106c>
 8005966:	f025 0320 	bic.w	r3, r5, #32
 800596a:	f1b6 3fff 	cmp.w	r6, #4294967295
 800596e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005970:	f000 8258 	beq.w	8005e24 <_vfprintf_r+0x1310>
 8005974:	2b47      	cmp	r3, #71	; 0x47
 8005976:	d104      	bne.n	8005982 <_vfprintf_r+0xe6e>
 8005978:	2e00      	cmp	r6, #0
 800597a:	bf14      	ite	ne
 800597c:	46b3      	movne	fp, r6
 800597e:	f04f 0b01 	moveq.w	fp, #1
 8005982:	9b06      	ldr	r3, [sp, #24]
 8005984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005988:	930f      	str	r3, [sp, #60]	; 0x3c
 800598a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800598c:	f1b3 0a00 	subs.w	sl, r3, #0
 8005990:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005992:	9307      	str	r3, [sp, #28]
 8005994:	bfbb      	ittet	lt
 8005996:	4653      	movlt	r3, sl
 8005998:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
 800599c:	2300      	movge	r3, #0
 800599e:	232d      	movlt	r3, #45	; 0x2d
 80059a0:	2d66      	cmp	r5, #102	; 0x66
 80059a2:	930d      	str	r3, [sp, #52]	; 0x34
 80059a4:	f000 8154 	beq.w	8005c50 <_vfprintf_r+0x113c>
 80059a8:	2d46      	cmp	r5, #70	; 0x46
 80059aa:	f000 8151 	beq.w	8005c50 <_vfprintf_r+0x113c>
 80059ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059b0:	9a07      	ldr	r2, [sp, #28]
 80059b2:	2b45      	cmp	r3, #69	; 0x45
 80059b4:	bf0c      	ite	eq
 80059b6:	f10b 0701 	addeq.w	r7, fp, #1
 80059ba:	465f      	movne	r7, fp
 80059bc:	2002      	movs	r0, #2
 80059be:	a91b      	add	r1, sp, #108	; 0x6c
 80059c0:	e88d 0081 	stmia.w	sp, {r0, r7}
 80059c4:	9102      	str	r1, [sp, #8]
 80059c6:	a81c      	add	r0, sp, #112	; 0x70
 80059c8:	a91f      	add	r1, sp, #124	; 0x7c
 80059ca:	9003      	str	r0, [sp, #12]
 80059cc:	4653      	mov	r3, sl
 80059ce:	9104      	str	r1, [sp, #16]
 80059d0:	4640      	mov	r0, r8
 80059d2:	f000 fbd1 	bl	8006178 <_dtoa_r>
 80059d6:	2d67      	cmp	r5, #103	; 0x67
 80059d8:	900e      	str	r0, [sp, #56]	; 0x38
 80059da:	d002      	beq.n	80059e2 <_vfprintf_r+0xece>
 80059dc:	2d47      	cmp	r5, #71	; 0x47
 80059de:	f040 8147 	bne.w	8005c70 <_vfprintf_r+0x115c>
 80059e2:	9b06      	ldr	r3, [sp, #24]
 80059e4:	07db      	lsls	r3, r3, #31
 80059e6:	f140 823a 	bpl.w	8005e5e <_vfprintf_r+0x134a>
 80059ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059ec:	19de      	adds	r6, r3, r7
 80059ee:	9807      	ldr	r0, [sp, #28]
 80059f0:	4651      	mov	r1, sl
 80059f2:	2200      	movs	r2, #0
 80059f4:	2300      	movs	r3, #0
 80059f6:	f7fb f889 	bl	8000b0c <__aeabi_dcmpeq>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	f040 81a3 	bne.w	8005d46 <_vfprintf_r+0x1232>
 8005a00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a02:	429e      	cmp	r6, r3
 8005a04:	d906      	bls.n	8005a14 <_vfprintf_r+0xf00>
 8005a06:	2130      	movs	r1, #48	; 0x30
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	921f      	str	r2, [sp, #124]	; 0x7c
 8005a0c:	7019      	strb	r1, [r3, #0]
 8005a0e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a10:	429e      	cmp	r6, r3
 8005a12:	d8f9      	bhi.n	8005a08 <_vfprintf_r+0xef4>
 8005a14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	9311      	str	r3, [sp, #68]	; 0x44
 8005a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a1c:	2b47      	cmp	r3, #71	; 0x47
 8005a1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a20:	f000 8179 	beq.w	8005d16 <_vfprintf_r+0x1202>
 8005a24:	2d65      	cmp	r5, #101	; 0x65
 8005a26:	f340 819c 	ble.w	8005d62 <_vfprintf_r+0x124e>
 8005a2a:	2d66      	cmp	r5, #102	; 0x66
 8005a2c:	9310      	str	r3, [sp, #64]	; 0x40
 8005a2e:	f000 8209 	beq.w	8005e44 <_vfprintf_r+0x1330>
 8005a32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a36:	4293      	cmp	r3, r2
 8005a38:	f300 81f7 	bgt.w	8005e2a <_vfprintf_r+0x1316>
 8005a3c:	9b06      	ldr	r3, [sp, #24]
 8005a3e:	07d9      	lsls	r1, r3, #31
 8005a40:	f100 8217 	bmi.w	8005e72 <_vfprintf_r+0x135e>
 8005a44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005a48:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a4c:	2a00      	cmp	r2, #0
 8005a4e:	f040 8169 	bne.w	8005d24 <_vfprintf_r+0x1210>
 8005a52:	9307      	str	r3, [sp, #28]
 8005a54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a56:	9306      	str	r3, [sp, #24]
 8005a58:	920f      	str	r2, [sp, #60]	; 0x3c
 8005a5a:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005a5e:	f7ff b9b1 	b.w	8004dc4 <_vfprintf_r+0x2b0>
 8005a62:	9b06      	ldr	r3, [sp, #24]
 8005a64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a66:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	f43f ac84 	beq.w	8005378 <_vfprintf_r+0x864>
 8005a70:	8816      	ldrh	r6, [r2, #0]
 8005a72:	3204      	adds	r2, #4
 8005a74:	2700      	movs	r7, #0
 8005a76:	2301      	movs	r3, #1
 8005a78:	920c      	str	r2, [sp, #48]	; 0x30
 8005a7a:	f7ff b969 	b.w	8004d50 <_vfprintf_r+0x23c>
 8005a7e:	9b06      	ldr	r3, [sp, #24]
 8005a80:	06db      	lsls	r3, r3, #27
 8005a82:	d40b      	bmi.n	8005a9c <_vfprintf_r+0xf88>
 8005a84:	9b06      	ldr	r3, [sp, #24]
 8005a86:	065f      	lsls	r7, r3, #25
 8005a88:	d508      	bpl.n	8005a9c <_vfprintf_r+0xf88>
 8005a8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a8c:	6813      	ldr	r3, [r2, #0]
 8005a8e:	3204      	adds	r2, #4
 8005a90:	920c      	str	r2, [sp, #48]	; 0x30
 8005a92:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8005a96:	801a      	strh	r2, [r3, #0]
 8005a98:	f7ff b87d 	b.w	8004b96 <_vfprintf_r+0x82>
 8005a9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a9e:	6813      	ldr	r3, [r2, #0]
 8005aa0:	3204      	adds	r2, #4
 8005aa2:	920c      	str	r2, [sp, #48]	; 0x30
 8005aa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	f7ff b875 	b.w	8004b96 <_vfprintf_r+0x82>
 8005aac:	9b06      	ldr	r3, [sp, #24]
 8005aae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ab0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	d076      	beq.n	8005ba6 <_vfprintf_r+0x1092>
 8005ab8:	3304      	adds	r3, #4
 8005aba:	8816      	ldrh	r6, [r2, #0]
 8005abc:	930c      	str	r3, [sp, #48]	; 0x30
 8005abe:	2700      	movs	r7, #0
 8005ac0:	f7ff bae4 	b.w	800508c <_vfprintf_r+0x578>
 8005ac4:	4693      	mov	fp, r2
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	44ab      	add	fp, r5
 8005aca:	2b07      	cmp	r3, #7
 8005acc:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005ad0:	9322      	str	r3, [sp, #136]	; 0x88
 8005ad2:	6027      	str	r7, [r4, #0]
 8005ad4:	6065      	str	r5, [r4, #4]
 8005ad6:	f73f ae86 	bgt.w	80057e6 <_vfprintf_r+0xcd2>
 8005ada:	3408      	adds	r4, #8
 8005adc:	e68e      	b.n	80057fc <_vfprintf_r+0xce8>
 8005ade:	4640      	mov	r0, r8
 8005ae0:	4649      	mov	r1, r9
 8005ae2:	aa21      	add	r2, sp, #132	; 0x84
 8005ae4:	f7fe f9cc 	bl	8003e80 <__sprint_r>
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	f47f a913 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005aee:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005af2:	ac2e      	add	r4, sp, #184	; 0xb8
 8005af4:	e48d      	b.n	8005412 <_vfprintf_r+0x8fe>
 8005af6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005af8:	4ab0      	ldr	r2, [pc, #704]	; (8005dbc <_vfprintf_r+0x12a8>)
 8005afa:	6022      	str	r2, [r4, #0]
 8005afc:	3301      	adds	r3, #1
 8005afe:	f10b 0b01 	add.w	fp, fp, #1
 8005b02:	2201      	movs	r2, #1
 8005b04:	2b07      	cmp	r3, #7
 8005b06:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005b0a:	9322      	str	r3, [sp, #136]	; 0x88
 8005b0c:	6062      	str	r2, [r4, #4]
 8005b0e:	dc50      	bgt.n	8005bb2 <_vfprintf_r+0x109e>
 8005b10:	3408      	adds	r4, #8
 8005b12:	b92d      	cbnz	r5, 8005b20 <_vfprintf_r+0x100c>
 8005b14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b16:	b91b      	cbnz	r3, 8005b20 <_vfprintf_r+0x100c>
 8005b18:	9b06      	ldr	r3, [sp, #24]
 8005b1a:	07de      	lsls	r6, r3, #31
 8005b1c:	f57f aa17 	bpl.w	8004f4e <_vfprintf_r+0x43a>
 8005b20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b22:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005b24:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005b26:	6022      	str	r2, [r4, #0]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	eb0b 0201 	add.w	r2, fp, r1
 8005b2e:	2b07      	cmp	r3, #7
 8005b30:	9223      	str	r2, [sp, #140]	; 0x8c
 8005b32:	6061      	str	r1, [r4, #4]
 8005b34:	9322      	str	r3, [sp, #136]	; 0x88
 8005b36:	f300 8168 	bgt.w	8005e0a <_vfprintf_r+0x12f6>
 8005b3a:	3408      	adds	r4, #8
 8005b3c:	426d      	negs	r5, r5
 8005b3e:	2d00      	cmp	r5, #0
 8005b40:	dd6f      	ble.n	8005c22 <_vfprintf_r+0x110e>
 8005b42:	2d10      	cmp	r5, #16
 8005b44:	4f9e      	ldr	r7, [pc, #632]	; (8005dc0 <_vfprintf_r+0x12ac>)
 8005b46:	bfc8      	it	gt
 8005b48:	2610      	movgt	r6, #16
 8005b4a:	dc05      	bgt.n	8005b58 <_vfprintf_r+0x1044>
 8005b4c:	e0aa      	b.n	8005ca4 <_vfprintf_r+0x1190>
 8005b4e:	3408      	adds	r4, #8
 8005b50:	3d10      	subs	r5, #16
 8005b52:	2d10      	cmp	r5, #16
 8005b54:	f340 80a6 	ble.w	8005ca4 <_vfprintf_r+0x1190>
 8005b58:	3301      	adds	r3, #1
 8005b5a:	3210      	adds	r2, #16
 8005b5c:	2b07      	cmp	r3, #7
 8005b5e:	9223      	str	r2, [sp, #140]	; 0x8c
 8005b60:	9322      	str	r3, [sp, #136]	; 0x88
 8005b62:	6027      	str	r7, [r4, #0]
 8005b64:	6066      	str	r6, [r4, #4]
 8005b66:	ddf2      	ble.n	8005b4e <_vfprintf_r+0x103a>
 8005b68:	4640      	mov	r0, r8
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	aa21      	add	r2, sp, #132	; 0x84
 8005b6e:	f7fe f987 	bl	8003e80 <__sprint_r>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f47f a8ce 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005b78:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005b7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b7c:	ac2e      	add	r4, sp, #184	; 0xb8
 8005b7e:	e7e7      	b.n	8005b50 <_vfprintf_r+0x103c>
 8005b80:	9e06      	ldr	r6, [sp, #24]
 8005b82:	4a90      	ldr	r2, [pc, #576]	; (8005dc4 <_vfprintf_r+0x12b0>)
 8005b84:	4b90      	ldr	r3, [pc, #576]	; (8005dc8 <_vfprintf_r+0x12b4>)
 8005b86:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005b8a:	900f      	str	r0, [sp, #60]	; 0x3c
 8005b8c:	2103      	movs	r1, #3
 8005b8e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8005b92:	2d47      	cmp	r5, #71	; 0x47
 8005b94:	bfd8      	it	le
 8005b96:	461a      	movle	r2, r3
 8005b98:	9107      	str	r1, [sp, #28]
 8005b9a:	9606      	str	r6, [sp, #24]
 8005b9c:	9010      	str	r0, [sp, #64]	; 0x40
 8005b9e:	920e      	str	r2, [sp, #56]	; 0x38
 8005ba0:	910b      	str	r1, [sp, #44]	; 0x2c
 8005ba2:	f7ff b90f 	b.w	8004dc4 <_vfprintf_r+0x2b0>
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	6816      	ldr	r6, [r2, #0]
 8005baa:	930c      	str	r3, [sp, #48]	; 0x30
 8005bac:	2700      	movs	r7, #0
 8005bae:	f7ff ba6d 	b.w	800508c <_vfprintf_r+0x578>
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	aa21      	add	r2, sp, #132	; 0x84
 8005bb8:	f7fe f962 	bl	8003e80 <__sprint_r>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	f47f a8a9 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005bc2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005bc4:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005bc8:	ac2e      	add	r4, sp, #184	; 0xb8
 8005bca:	e7a2      	b.n	8005b12 <_vfprintf_r+0xffe>
 8005bcc:	f041 0120 	orr.w	r1, r1, #32
 8005bd0:	9106      	str	r1, [sp, #24]
 8005bd2:	785d      	ldrb	r5, [r3, #1]
 8005bd4:	1c59      	adds	r1, r3, #1
 8005bd6:	f7ff b80e 	b.w	8004bf6 <_vfprintf_r+0xe2>
 8005bda:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005bdc:	910c      	str	r1, [sp, #48]	; 0x30
 8005bde:	4240      	negs	r0, r0
 8005be0:	900a      	str	r0, [sp, #40]	; 0x28
 8005be2:	4619      	mov	r1, r3
 8005be4:	f7ff ba02 	b.w	8004fec <_vfprintf_r+0x4d8>
 8005be8:	4640      	mov	r0, r8
 8005bea:	4649      	mov	r1, r9
 8005bec:	aa21      	add	r2, sp, #132	; 0x84
 8005bee:	f7fe f947 	bl	8003e80 <__sprint_r>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	f47f a88e 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005bf8:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005bfc:	ac2e      	add	r4, sp, #184	; 0xb8
 8005bfe:	e41e      	b.n	800543e <_vfprintf_r+0x92a>
 8005c00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c02:	ab2e      	add	r3, sp, #184	; 0xb8
 8005c04:	1a9b      	subs	r3, r3, r2
 8005c06:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c08:	f7ff b8d4 	b.w	8004db4 <_vfprintf_r+0x2a0>
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	4649      	mov	r1, r9
 8005c10:	aa21      	add	r2, sp, #132	; 0x84
 8005c12:	f7fe f935 	bl	8003e80 <__sprint_r>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f47f a87c 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005c1c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005c1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c20:	ac2e      	add	r4, sp, #184	; 0xb8
 8005c22:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005c24:	6060      	str	r0, [r4, #4]
 8005c26:	3301      	adds	r3, #1
 8005c28:	eb02 0b00 	add.w	fp, r2, r0
 8005c2c:	2b07      	cmp	r3, #7
 8005c2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c30:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005c34:	9322      	str	r3, [sp, #136]	; 0x88
 8005c36:	6022      	str	r2, [r4, #0]
 8005c38:	f77f a988 	ble.w	8004f4c <_vfprintf_r+0x438>
 8005c3c:	e49d      	b.n	800557a <_vfprintf_r+0xa66>
 8005c3e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 8005c42:	f7fe f8b3 	bl	8003dac <strlen>
 8005c46:	970c      	str	r7, [sp, #48]	; 0x30
 8005c48:	900b      	str	r0, [sp, #44]	; 0x2c
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	f7ff ba03 	b.w	8005056 <_vfprintf_r+0x542>
 8005c50:	2003      	movs	r0, #3
 8005c52:	a91b      	add	r1, sp, #108	; 0x6c
 8005c54:	e88d 0801 	stmia.w	sp, {r0, fp}
 8005c58:	9102      	str	r1, [sp, #8]
 8005c5a:	a81c      	add	r0, sp, #112	; 0x70
 8005c5c:	a91f      	add	r1, sp, #124	; 0x7c
 8005c5e:	9003      	str	r0, [sp, #12]
 8005c60:	9a07      	ldr	r2, [sp, #28]
 8005c62:	9104      	str	r1, [sp, #16]
 8005c64:	4653      	mov	r3, sl
 8005c66:	4640      	mov	r0, r8
 8005c68:	f000 fa86 	bl	8006178 <_dtoa_r>
 8005c6c:	465f      	mov	r7, fp
 8005c6e:	900e      	str	r0, [sp, #56]	; 0x38
 8005c70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c72:	19de      	adds	r6, r3, r7
 8005c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c76:	2b46      	cmp	r3, #70	; 0x46
 8005c78:	f47f aeb9 	bne.w	80059ee <_vfprintf_r+0xeda>
 8005c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	2b30      	cmp	r3, #48	; 0x30
 8005c82:	f000 80fc 	beq.w	8005e7e <_vfprintf_r+0x136a>
 8005c86:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8005c88:	443e      	add	r6, r7
 8005c8a:	e6b0      	b.n	80059ee <_vfprintf_r+0xeda>
 8005c8c:	4640      	mov	r0, r8
 8005c8e:	4649      	mov	r1, r9
 8005c90:	aa21      	add	r2, sp, #132	; 0x84
 8005c92:	f7fe f8f5 	bl	8003e80 <__sprint_r>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	f47f a83c 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005c9c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005ca0:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ca2:	e4f4      	b.n	800568e <_vfprintf_r+0xb7a>
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	442a      	add	r2, r5
 8005ca8:	2b07      	cmp	r3, #7
 8005caa:	9223      	str	r2, [sp, #140]	; 0x8c
 8005cac:	9322      	str	r3, [sp, #136]	; 0x88
 8005cae:	6027      	str	r7, [r4, #0]
 8005cb0:	6065      	str	r5, [r4, #4]
 8005cb2:	dcab      	bgt.n	8005c0c <_vfprintf_r+0x10f8>
 8005cb4:	3408      	adds	r4, #8
 8005cb6:	e7b4      	b.n	8005c22 <_vfprintf_r+0x110e>
 8005cb8:	4640      	mov	r0, r8
 8005cba:	4649      	mov	r1, r9
 8005cbc:	aa21      	add	r2, sp, #132	; 0x84
 8005cbe:	f7fe f8df 	bl	8003e80 <__sprint_r>
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	f47f a826 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005cc8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cca:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005cce:	ac2e      	add	r4, sp, #184	; 0xb8
 8005cd0:	e59f      	b.n	8005812 <_vfprintf_r+0xcfe>
 8005cd2:	2e06      	cmp	r6, #6
 8005cd4:	4633      	mov	r3, r6
 8005cd6:	bf28      	it	cs
 8005cd8:	2306      	movcs	r3, #6
 8005cda:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cdc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ce0:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8005ce4:	9307      	str	r3, [sp, #28]
 8005ce6:	4b39      	ldr	r3, [pc, #228]	; (8005dcc <_vfprintf_r+0x12b8>)
 8005ce8:	970c      	str	r7, [sp, #48]	; 0x30
 8005cea:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8005cee:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 8005cf2:	930e      	str	r3, [sp, #56]	; 0x38
 8005cf4:	f7ff b866 	b.w	8004dc4 <_vfprintf_r+0x2b0>
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	aa21      	add	r2, sp, #132	; 0x84
 8005cfe:	f7fe f8bf 	bl	8003e80 <__sprint_r>
 8005d02:	2800      	cmp	r0, #0
 8005d04:	f47f a806 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005d08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d0c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	ac2e      	add	r4, sp, #184	; 0xb8
 8005d14:	e593      	b.n	800583e <_vfprintf_r+0xd2a>
 8005d16:	1cdf      	adds	r7, r3, #3
 8005d18:	db22      	blt.n	8005d60 <_vfprintf_r+0x124c>
 8005d1a:	459b      	cmp	fp, r3
 8005d1c:	db20      	blt.n	8005d60 <_vfprintf_r+0x124c>
 8005d1e:	9310      	str	r3, [sp, #64]	; 0x40
 8005d20:	2567      	movs	r5, #103	; 0x67
 8005d22:	e686      	b.n	8005a32 <_vfprintf_r+0xf1e>
 8005d24:	9307      	str	r3, [sp, #28]
 8005d26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d28:	9306      	str	r3, [sp, #24]
 8005d2a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8005d34:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d36:	f7ff b848 	b.w	8004dca <_vfprintf_r+0x2b6>
 8005d3a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8005d3e:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8005d42:	f7ff ba0e 	b.w	8005162 <_vfprintf_r+0x64e>
 8005d46:	4633      	mov	r3, r6
 8005d48:	e664      	b.n	8005a14 <_vfprintf_r+0xf00>
 8005d4a:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 8005d4e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005d50:	970c      	str	r7, [sp, #48]	; 0x30
 8005d52:	9010      	str	r0, [sp, #64]	; 0x40
 8005d54:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8005d58:	9307      	str	r3, [sp, #28]
 8005d5a:	960b      	str	r6, [sp, #44]	; 0x2c
 8005d5c:	f7ff b832 	b.w	8004dc4 <_vfprintf_r+0x2b0>
 8005d60:	3d02      	subs	r5, #2
 8005d62:	3b01      	subs	r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d68:	bfba      	itte	lt
 8005d6a:	425b      	neglt	r3, r3
 8005d6c:	222d      	movlt	r2, #45	; 0x2d
 8005d6e:	222b      	movge	r2, #43	; 0x2b
 8005d70:	2b09      	cmp	r3, #9
 8005d72:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
 8005d76:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8005d7a:	dd72      	ble.n	8005e62 <_vfprintf_r+0x134e>
 8005d7c:	f10d 0683 	add.w	r6, sp, #131	; 0x83
 8005d80:	4630      	mov	r0, r6
 8005d82:	4a13      	ldr	r2, [pc, #76]	; (8005dd0 <_vfprintf_r+0x12bc>)
 8005d84:	fb82 2103 	smull	r2, r1, r2, r3
 8005d88:	17da      	asrs	r2, r3, #31
 8005d8a:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8005d8e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005d92:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8005d96:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005d9a:	2a09      	cmp	r2, #9
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	f800 1d01 	strb.w	r1, [r0, #-1]!
 8005da2:	dcee      	bgt.n	8005d82 <_vfprintf_r+0x126e>
 8005da4:	4602      	mov	r2, r0
 8005da6:	3330      	adds	r3, #48	; 0x30
 8005da8:	b2d9      	uxtb	r1, r3
 8005daa:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8005dae:	4296      	cmp	r6, r2
 8005db0:	f240 80a0 	bls.w	8005ef4 <_vfprintf_r+0x13e0>
 8005db4:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 8005db8:	4603      	mov	r3, r0
 8005dba:	e00d      	b.n	8005dd8 <_vfprintf_r+0x12c4>
 8005dbc:	08009724 	.word	0x08009724
 8005dc0:	08009704 	.word	0x08009704
 8005dc4:	08009720 	.word	0x08009720
 8005dc8:	0800971c 	.word	0x0800971c
 8005dcc:	080096fc 	.word	0x080096fc
 8005dd0:	66666667 	.word	0x66666667
 8005dd4:	f813 1b01 	ldrb.w	r1, [r3], #1
 8005dd8:	f802 1b01 	strb.w	r1, [r2], #1
 8005ddc:	42b3      	cmp	r3, r6
 8005dde:	d1f9      	bne.n	8005dd4 <_vfprintf_r+0x12c0>
 8005de0:	ab21      	add	r3, sp, #132	; 0x84
 8005de2:	1a1b      	subs	r3, r3, r0
 8005de4:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 8005de8:	4413      	add	r3, r2
 8005dea:	aa1d      	add	r2, sp, #116	; 0x74
 8005dec:	1a9b      	subs	r3, r3, r2
 8005dee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005df0:	9317      	str	r3, [sp, #92]	; 0x5c
 8005df2:	2a01      	cmp	r2, #1
 8005df4:	4413      	add	r3, r2
 8005df6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005df8:	dd6d      	ble.n	8005ed6 <_vfprintf_r+0x13c2>
 8005dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	3301      	adds	r3, #1
 8005e00:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e02:	9210      	str	r2, [sp, #64]	; 0x40
 8005e04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e08:	e61f      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	aa21      	add	r2, sp, #132	; 0x84
 8005e10:	f7fe f836 	bl	8003e80 <__sprint_r>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	f47e af7d 	bne.w	8004d14 <_vfprintf_r+0x200>
 8005e1a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005e1c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005e1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e20:	ac2e      	add	r4, sp, #184	; 0xb8
 8005e22:	e68b      	b.n	8005b3c <_vfprintf_r+0x1028>
 8005e24:	f04f 0b06 	mov.w	fp, #6
 8005e28:	e5ab      	b.n	8005982 <_vfprintf_r+0xe6e>
 8005e2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	bfd8      	it	le
 8005e30:	f1c3 0602 	rsble	r6, r3, #2
 8005e34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e36:	bfc8      	it	gt
 8005e38:	2601      	movgt	r6, #1
 8005e3a:	18f3      	adds	r3, r6, r3
 8005e3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e3e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e42:	e602      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	dd30      	ble.n	8005eaa <_vfprintf_r+0x1396>
 8005e48:	f1bb 0f00 	cmp.w	fp, #0
 8005e4c:	d125      	bne.n	8005e9a <_vfprintf_r+0x1386>
 8005e4e:	9b06      	ldr	r3, [sp, #24]
 8005e50:	07de      	lsls	r6, r3, #31
 8005e52:	d422      	bmi.n	8005e9a <_vfprintf_r+0x1386>
 8005e54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e56:	920b      	str	r2, [sp, #44]	; 0x2c
 8005e58:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005e5c:	e5f5      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005e5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e60:	e5d8      	b.n	8005a14 <_vfprintf_r+0xf00>
 8005e62:	3330      	adds	r3, #48	; 0x30
 8005e64:	2230      	movs	r2, #48	; 0x30
 8005e66:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8005e6a:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8005e6e:	ab1e      	add	r3, sp, #120	; 0x78
 8005e70:	e7bb      	b.n	8005dea <_vfprintf_r+0x12d6>
 8005e72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e74:	3301      	adds	r3, #1
 8005e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e7c:	e5e5      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005e7e:	9807      	ldr	r0, [sp, #28]
 8005e80:	4651      	mov	r1, sl
 8005e82:	2200      	movs	r2, #0
 8005e84:	2300      	movs	r3, #0
 8005e86:	f7fa fe41 	bl	8000b0c <__aeabi_dcmpeq>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f47f aefb 	bne.w	8005c86 <_vfprintf_r+0x1172>
 8005e90:	f1c7 0701 	rsb	r7, r7, #1
 8005e94:	971b      	str	r7, [sp, #108]	; 0x6c
 8005e96:	443e      	add	r6, r7
 8005e98:	e5a9      	b.n	80059ee <_vfprintf_r+0xeda>
 8005e9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e9c:	f10b 0601 	add.w	r6, fp, #1
 8005ea0:	4433      	add	r3, r6
 8005ea2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ea4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ea8:	e5cf      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005eaa:	f1bb 0f00 	cmp.w	fp, #0
 8005eae:	d11b      	bne.n	8005ee8 <_vfprintf_r+0x13d4>
 8005eb0:	9b06      	ldr	r3, [sp, #24]
 8005eb2:	07d8      	lsls	r0, r3, #31
 8005eb4:	d418      	bmi.n	8005ee8 <_vfprintf_r+0x13d4>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eba:	e5c6      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005ebc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ebe:	682e      	ldr	r6, [r5, #0]
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	3004      	adds	r0, #4
 8005ec4:	2e00      	cmp	r6, #0
 8005ec6:	785d      	ldrb	r5, [r3, #1]
 8005ec8:	900c      	str	r0, [sp, #48]	; 0x30
 8005eca:	f6be ae94 	bge.w	8004bf6 <_vfprintf_r+0xe2>
 8005ece:	f04f 36ff 	mov.w	r6, #4294967295
 8005ed2:	f7fe be90 	b.w	8004bf6 <_vfprintf_r+0xe2>
 8005ed6:	9b06      	ldr	r3, [sp, #24]
 8005ed8:	f013 0301 	ands.w	r3, r3, #1
 8005edc:	d18d      	bne.n	8005dfa <_vfprintf_r+0x12e6>
 8005ede:	9310      	str	r3, [sp, #64]	; 0x40
 8005ee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ee2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ee6:	e5b0      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005ee8:	f10b 0302 	add.w	r3, fp, #2
 8005eec:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ef2:	e5aa      	b.n	8005a4a <_vfprintf_r+0xf36>
 8005ef4:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8005ef8:	e777      	b.n	8005dea <_vfprintf_r+0x12d6>
 8005efa:	bf00      	nop

08005efc <__sbprintf>:
 8005efc:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8005f00:	460c      	mov	r4, r1
 8005f02:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8005f06:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8005f0a:	69e7      	ldr	r7, [r4, #28]
 8005f0c:	6e49      	ldr	r1, [r1, #100]	; 0x64
 8005f0e:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 8005f12:	9119      	str	r1, [sp, #100]	; 0x64
 8005f14:	ad1a      	add	r5, sp, #104	; 0x68
 8005f16:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8005f1a:	f02e 0e02 	bic.w	lr, lr, #2
 8005f1e:	f04f 0c00 	mov.w	ip, #0
 8005f22:	9707      	str	r7, [sp, #28]
 8005f24:	4669      	mov	r1, sp
 8005f26:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005f28:	9500      	str	r5, [sp, #0]
 8005f2a:	9504      	str	r5, [sp, #16]
 8005f2c:	9602      	str	r6, [sp, #8]
 8005f2e:	9605      	str	r6, [sp, #20]
 8005f30:	f8ad e00c 	strh.w	lr, [sp, #12]
 8005f34:	f8ad 900e 	strh.w	r9, [sp, #14]
 8005f38:	9709      	str	r7, [sp, #36]	; 0x24
 8005f3a:	f8cd c018 	str.w	ip, [sp, #24]
 8005f3e:	4606      	mov	r6, r0
 8005f40:	f7fe fde8 	bl	8004b14 <_vfprintf_r>
 8005f44:	1e05      	subs	r5, r0, #0
 8005f46:	db07      	blt.n	8005f58 <__sbprintf+0x5c>
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4669      	mov	r1, sp
 8005f4c:	f001 f90a 	bl	8007164 <_fflush_r>
 8005f50:	2800      	cmp	r0, #0
 8005f52:	bf18      	it	ne
 8005f54:	f04f 35ff 	movne.w	r5, #4294967295
 8005f58:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005f5c:	065b      	lsls	r3, r3, #25
 8005f5e:	d503      	bpl.n	8005f68 <__sbprintf+0x6c>
 8005f60:	89a3      	ldrh	r3, [r4, #12]
 8005f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f66:	81a3      	strh	r3, [r4, #12]
 8005f68:	4628      	mov	r0, r5
 8005f6a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8005f6e:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8005f72:	bf00      	nop

08005f74 <__swsetup_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	4b2f      	ldr	r3, [pc, #188]	; (8006034 <__swsetup_r+0xc0>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	b113      	cbz	r3, 8005f86 <__swsetup_r+0x12>
 8005f80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f82:	2a00      	cmp	r2, #0
 8005f84:	d036      	beq.n	8005ff4 <__swsetup_r+0x80>
 8005f86:	89a2      	ldrh	r2, [r4, #12]
 8005f88:	b293      	uxth	r3, r2
 8005f8a:	0718      	lsls	r0, r3, #28
 8005f8c:	d50c      	bpl.n	8005fa8 <__swsetup_r+0x34>
 8005f8e:	6920      	ldr	r0, [r4, #16]
 8005f90:	b1a8      	cbz	r0, 8005fbe <__swsetup_r+0x4a>
 8005f92:	f013 0201 	ands.w	r2, r3, #1
 8005f96:	d01e      	beq.n	8005fd6 <__swsetup_r+0x62>
 8005f98:	6963      	ldr	r3, [r4, #20]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	425b      	negs	r3, r3
 8005f9e:	61a3      	str	r3, [r4, #24]
 8005fa0:	60a2      	str	r2, [r4, #8]
 8005fa2:	b1f0      	cbz	r0, 8005fe2 <__swsetup_r+0x6e>
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	bd38      	pop	{r3, r4, r5, pc}
 8005fa8:	06d9      	lsls	r1, r3, #27
 8005faa:	d53b      	bpl.n	8006024 <__swsetup_r+0xb0>
 8005fac:	0758      	lsls	r0, r3, #29
 8005fae:	d425      	bmi.n	8005ffc <__swsetup_r+0x88>
 8005fb0:	6920      	ldr	r0, [r4, #16]
 8005fb2:	f042 0308 	orr.w	r3, r2, #8
 8005fb6:	81a3      	strh	r3, [r4, #12]
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	2800      	cmp	r0, #0
 8005fbc:	d1e9      	bne.n	8005f92 <__swsetup_r+0x1e>
 8005fbe:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8005fc2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005fc6:	d0e4      	beq.n	8005f92 <__swsetup_r+0x1e>
 8005fc8:	4628      	mov	r0, r5
 8005fca:	4621      	mov	r1, r4
 8005fcc:	f001 fcb4 	bl	8007938 <__smakebuf_r>
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	6920      	ldr	r0, [r4, #16]
 8005fd4:	e7dd      	b.n	8005f92 <__swsetup_r+0x1e>
 8005fd6:	0799      	lsls	r1, r3, #30
 8005fd8:	bf58      	it	pl
 8005fda:	6962      	ldrpl	r2, [r4, #20]
 8005fdc:	60a2      	str	r2, [r4, #8]
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d1e0      	bne.n	8005fa4 <__swsetup_r+0x30>
 8005fe2:	89a3      	ldrh	r3, [r4, #12]
 8005fe4:	061a      	lsls	r2, r3, #24
 8005fe6:	d5de      	bpl.n	8005fa6 <__swsetup_r+0x32>
 8005fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fec:	81a3      	strh	r3, [r4, #12]
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	bd38      	pop	{r3, r4, r5, pc}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f001 f949 	bl	800728c <__sinit>
 8005ffa:	e7c4      	b.n	8005f86 <__swsetup_r+0x12>
 8005ffc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005ffe:	b149      	cbz	r1, 8006014 <__swsetup_r+0xa0>
 8006000:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006004:	4299      	cmp	r1, r3
 8006006:	d003      	beq.n	8006010 <__swsetup_r+0x9c>
 8006008:	4628      	mov	r0, r5
 800600a:	f001 f9f9 	bl	8007400 <_free_r>
 800600e:	89a2      	ldrh	r2, [r4, #12]
 8006010:	2300      	movs	r3, #0
 8006012:	6323      	str	r3, [r4, #48]	; 0x30
 8006014:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8006018:	2300      	movs	r3, #0
 800601a:	6920      	ldr	r0, [r4, #16]
 800601c:	6063      	str	r3, [r4, #4]
 800601e:	b292      	uxth	r2, r2
 8006020:	6020      	str	r0, [r4, #0]
 8006022:	e7c6      	b.n	8005fb2 <__swsetup_r+0x3e>
 8006024:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006028:	2309      	movs	r3, #9
 800602a:	602b      	str	r3, [r5, #0]
 800602c:	f04f 30ff 	mov.w	r0, #4294967295
 8006030:	81a2      	strh	r2, [r4, #12]
 8006032:	bd38      	pop	{r3, r4, r5, pc}
 8006034:	200004b0 	.word	0x200004b0

08006038 <abort>:
 8006038:	b508      	push	{r3, lr}
 800603a:	2006      	movs	r0, #6
 800603c:	f002 fdce 	bl	8008bdc <raise>
 8006040:	2001      	movs	r0, #1
 8006042:	f7fb fcab 	bl	800199c <_exit>
 8006046:	bf00      	nop

08006048 <quorem>:
 8006048:	6902      	ldr	r2, [r0, #16]
 800604a:	690b      	ldr	r3, [r1, #16]
 800604c:	4293      	cmp	r3, r2
 800604e:	f300 808f 	bgt.w	8006170 <quorem+0x128>
 8006052:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006056:	f103 38ff 	add.w	r8, r3, #4294967295
 800605a:	f101 0714 	add.w	r7, r1, #20
 800605e:	f100 0b14 	add.w	fp, r0, #20
 8006062:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 8006066:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800606a:	ea4f 0488 	mov.w	r4, r8, lsl #2
 800606e:	b083      	sub	sp, #12
 8006070:	3201      	adds	r2, #1
 8006072:	fbb3 f9f2 	udiv	r9, r3, r2
 8006076:	eb0b 0304 	add.w	r3, fp, r4
 800607a:	9400      	str	r4, [sp, #0]
 800607c:	eb07 0a04 	add.w	sl, r7, r4
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	f1b9 0f00 	cmp.w	r9, #0
 8006086:	d03b      	beq.n	8006100 <quorem+0xb8>
 8006088:	2600      	movs	r6, #0
 800608a:	4632      	mov	r2, r6
 800608c:	46bc      	mov	ip, r7
 800608e:	46de      	mov	lr, fp
 8006090:	4634      	mov	r4, r6
 8006092:	f85c 6b04 	ldr.w	r6, [ip], #4
 8006096:	f8de 5000 	ldr.w	r5, [lr]
 800609a:	b2b3      	uxth	r3, r6
 800609c:	0c36      	lsrs	r6, r6, #16
 800609e:	fb03 4409 	mla	r4, r3, r9, r4
 80060a2:	fb06 f609 	mul.w	r6, r6, r9
 80060a6:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 80060aa:	b2a3      	uxth	r3, r4
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	b2b4      	uxth	r4, r6
 80060b0:	fa13 f385 	uxtah	r3, r3, r5
 80060b4:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 80060b8:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80060bc:	b29b      	uxth	r3, r3
 80060be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80060c2:	45e2      	cmp	sl, ip
 80060c4:	ea4f 4224 	mov.w	r2, r4, asr #16
 80060c8:	f84e 3b04 	str.w	r3, [lr], #4
 80060cc:	ea4f 4416 	mov.w	r4, r6, lsr #16
 80060d0:	d2df      	bcs.n	8006092 <quorem+0x4a>
 80060d2:	9b00      	ldr	r3, [sp, #0]
 80060d4:	f85b 3003 	ldr.w	r3, [fp, r3]
 80060d8:	b993      	cbnz	r3, 8006100 <quorem+0xb8>
 80060da:	9c01      	ldr	r4, [sp, #4]
 80060dc:	1f23      	subs	r3, r4, #4
 80060de:	459b      	cmp	fp, r3
 80060e0:	d20c      	bcs.n	80060fc <quorem+0xb4>
 80060e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80060e6:	b94b      	cbnz	r3, 80060fc <quorem+0xb4>
 80060e8:	f1a4 0308 	sub.w	r3, r4, #8
 80060ec:	e002      	b.n	80060f4 <quorem+0xac>
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	3b04      	subs	r3, #4
 80060f2:	b91a      	cbnz	r2, 80060fc <quorem+0xb4>
 80060f4:	459b      	cmp	fp, r3
 80060f6:	f108 38ff 	add.w	r8, r8, #4294967295
 80060fa:	d3f8      	bcc.n	80060ee <quorem+0xa6>
 80060fc:	f8c0 8010 	str.w	r8, [r0, #16]
 8006100:	4604      	mov	r4, r0
 8006102:	f002 fa21 	bl	8008548 <__mcmp>
 8006106:	2800      	cmp	r0, #0
 8006108:	db2e      	blt.n	8006168 <quorem+0x120>
 800610a:	f109 0901 	add.w	r9, r9, #1
 800610e:	465d      	mov	r5, fp
 8006110:	2300      	movs	r3, #0
 8006112:	f857 1b04 	ldr.w	r1, [r7], #4
 8006116:	6828      	ldr	r0, [r5, #0]
 8006118:	b28a      	uxth	r2, r1
 800611a:	1a9a      	subs	r2, r3, r2
 800611c:	0c09      	lsrs	r1, r1, #16
 800611e:	fa12 f280 	uxtah	r2, r2, r0
 8006122:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 8006126:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800612a:	b291      	uxth	r1, r2
 800612c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006130:	45ba      	cmp	sl, r7
 8006132:	f845 1b04 	str.w	r1, [r5], #4
 8006136:	ea4f 4323 	mov.w	r3, r3, asr #16
 800613a:	d2ea      	bcs.n	8006112 <quorem+0xca>
 800613c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8006140:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8006144:	b982      	cbnz	r2, 8006168 <quorem+0x120>
 8006146:	1f1a      	subs	r2, r3, #4
 8006148:	4593      	cmp	fp, r2
 800614a:	d20b      	bcs.n	8006164 <quorem+0x11c>
 800614c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8006150:	b942      	cbnz	r2, 8006164 <quorem+0x11c>
 8006152:	3b08      	subs	r3, #8
 8006154:	e002      	b.n	800615c <quorem+0x114>
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	3b04      	subs	r3, #4
 800615a:	b91a      	cbnz	r2, 8006164 <quorem+0x11c>
 800615c:	459b      	cmp	fp, r3
 800615e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006162:	d3f8      	bcc.n	8006156 <quorem+0x10e>
 8006164:	f8c4 8010 	str.w	r8, [r4, #16]
 8006168:	4648      	mov	r0, r9
 800616a:	b003      	add	sp, #12
 800616c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006170:	2000      	movs	r0, #0
 8006172:	4770      	bx	lr
 8006174:	0000      	movs	r0, r0
	...

08006178 <_dtoa_r>:
 8006178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800617c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800617e:	b097      	sub	sp, #92	; 0x5c
 8006180:	4604      	mov	r4, r0
 8006182:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8006184:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006188:	b141      	cbz	r1, 800619c <_dtoa_r+0x24>
 800618a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800618c:	604a      	str	r2, [r1, #4]
 800618e:	2301      	movs	r3, #1
 8006190:	4093      	lsls	r3, r2
 8006192:	608b      	str	r3, [r1, #8]
 8006194:	f001 fff4 	bl	8008180 <_Bfree>
 8006198:	2300      	movs	r3, #0
 800619a:	6423      	str	r3, [r4, #64]	; 0x40
 800619c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	4699      	mov	r9, r3
 80061a4:	db36      	blt.n	8006214 <_dtoa_r+0x9c>
 80061a6:	2300      	movs	r3, #0
 80061a8:	602b      	str	r3, [r5, #0]
 80061aa:	4ba5      	ldr	r3, [pc, #660]	; (8006440 <_dtoa_r+0x2c8>)
 80061ac:	461a      	mov	r2, r3
 80061ae:	ea09 0303 	and.w	r3, r9, r3
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d017      	beq.n	80061e6 <_dtoa_r+0x6e>
 80061b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061ba:	2200      	movs	r2, #0
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	2300      	movs	r3, #0
 80061c2:	f7fa fca3 	bl	8000b0c <__aeabi_dcmpeq>
 80061c6:	4680      	mov	r8, r0
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d02b      	beq.n	8006224 <_dtoa_r+0xac>
 80061cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80061ce:	2301      	movs	r3, #1
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 80cb 	beq.w	8006370 <_dtoa_r+0x1f8>
 80061da:	489a      	ldr	r0, [pc, #616]	; (8006444 <_dtoa_r+0x2cc>)
 80061dc:	6018      	str	r0, [r3, #0]
 80061de:	3801      	subs	r0, #1
 80061e0:	b017      	add	sp, #92	; 0x5c
 80061e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80061e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80061ec:	6013      	str	r3, [r2, #0]
 80061ee:	9b02      	ldr	r3, [sp, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 80a6 	beq.w	8006342 <_dtoa_r+0x1ca>
 80061f6:	4894      	ldr	r0, [pc, #592]	; (8006448 <_dtoa_r+0x2d0>)
 80061f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0f0      	beq.n	80061e0 <_dtoa_r+0x68>
 80061fe:	78c3      	ldrb	r3, [r0, #3]
 8006200:	2b00      	cmp	r3, #0
 8006202:	f000 80b7 	beq.w	8006374 <_dtoa_r+0x1fc>
 8006206:	f100 0308 	add.w	r3, r0, #8
 800620a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	b017      	add	sp, #92	; 0x5c
 8006210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	9a03      	ldr	r2, [sp, #12]
 8006216:	2301      	movs	r3, #1
 8006218:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 800621c:	602b      	str	r3, [r5, #0]
 800621e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006222:	e7c2      	b.n	80061aa <_dtoa_r+0x32>
 8006224:	aa15      	add	r2, sp, #84	; 0x54
 8006226:	ab14      	add	r3, sp, #80	; 0x50
 8006228:	e88d 000c 	stmia.w	sp, {r2, r3}
 800622c:	4620      	mov	r0, r4
 800622e:	4632      	mov	r2, r6
 8006230:	463b      	mov	r3, r7
 8006232:	f002 fa17 	bl	8008664 <__d2b>
 8006236:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800623a:	4683      	mov	fp, r0
 800623c:	f040 808a 	bne.w	8006354 <_dtoa_r+0x1dc>
 8006240:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006244:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006246:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800624a:	4445      	add	r5, r8
 800624c:	429d      	cmp	r5, r3
 800624e:	f2c0 8297 	blt.w	8006780 <_dtoa_r+0x608>
 8006252:	4a7e      	ldr	r2, [pc, #504]	; (800644c <_dtoa_r+0x2d4>)
 8006254:	1b52      	subs	r2, r2, r5
 8006256:	fa09 f902 	lsl.w	r9, r9, r2
 800625a:	9a02      	ldr	r2, [sp, #8]
 800625c:	f205 4312 	addw	r3, r5, #1042	; 0x412
 8006260:	fa22 f003 	lsr.w	r0, r2, r3
 8006264:	ea49 0000 	orr.w	r0, r9, r0
 8006268:	f7fa f972 	bl	8000550 <__aeabi_ui2d>
 800626c:	2301      	movs	r3, #1
 800626e:	3d01      	subs	r5, #1
 8006270:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006274:	930d      	str	r3, [sp, #52]	; 0x34
 8006276:	2200      	movs	r2, #0
 8006278:	4b75      	ldr	r3, [pc, #468]	; (8006450 <_dtoa_r+0x2d8>)
 800627a:	f7fa f82b 	bl	80002d4 <__aeabi_dsub>
 800627e:	a36a      	add	r3, pc, #424	; (adr r3, 8006428 <_dtoa_r+0x2b0>)
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f7fa f9da 	bl	800063c <__aeabi_dmul>
 8006288:	a369      	add	r3, pc, #420	; (adr r3, 8006430 <_dtoa_r+0x2b8>)
 800628a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628e:	f7fa f823 	bl	80002d8 <__adddf3>
 8006292:	4606      	mov	r6, r0
 8006294:	4628      	mov	r0, r5
 8006296:	460f      	mov	r7, r1
 8006298:	f7fa f96a 	bl	8000570 <__aeabi_i2d>
 800629c:	a366      	add	r3, pc, #408	; (adr r3, 8006438 <_dtoa_r+0x2c0>)
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	f7fa f9cb 	bl	800063c <__aeabi_dmul>
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	4630      	mov	r0, r6
 80062ac:	4639      	mov	r1, r7
 80062ae:	f7fa f813 	bl	80002d8 <__adddf3>
 80062b2:	4606      	mov	r6, r0
 80062b4:	460f      	mov	r7, r1
 80062b6:	f7fa fc5b 	bl	8000b70 <__aeabi_d2iz>
 80062ba:	4639      	mov	r1, r7
 80062bc:	9004      	str	r0, [sp, #16]
 80062be:	2200      	movs	r2, #0
 80062c0:	4630      	mov	r0, r6
 80062c2:	2300      	movs	r3, #0
 80062c4:	f7fa fc2c 	bl	8000b20 <__aeabi_dcmplt>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	f040 81a6 	bne.w	800661a <_dtoa_r+0x4a2>
 80062ce:	9b04      	ldr	r3, [sp, #16]
 80062d0:	2b16      	cmp	r3, #22
 80062d2:	f200 819f 	bhi.w	8006614 <_dtoa_r+0x49c>
 80062d6:	9a04      	ldr	r2, [sp, #16]
 80062d8:	4b5e      	ldr	r3, [pc, #376]	; (8006454 <_dtoa_r+0x2dc>)
 80062da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80062e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062e6:	f7fa fc39 	bl	8000b5c <__aeabi_dcmpgt>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	f000 824e 	beq.w	800678c <_dtoa_r+0x614>
 80062f0:	9b04      	ldr	r3, [sp, #16]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	9304      	str	r3, [sp, #16]
 80062f6:	2300      	movs	r3, #0
 80062f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80062fa:	ebc5 0508 	rsb	r5, r5, r8
 80062fe:	f1b5 0a01 	subs.w	sl, r5, #1
 8006302:	f100 81a1 	bmi.w	8006648 <_dtoa_r+0x4d0>
 8006306:	2300      	movs	r3, #0
 8006308:	9305      	str	r3, [sp, #20]
 800630a:	9b04      	ldr	r3, [sp, #16]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f2c0 8192 	blt.w	8006636 <_dtoa_r+0x4be>
 8006312:	449a      	add	sl, r3
 8006314:	930a      	str	r3, [sp, #40]	; 0x28
 8006316:	2300      	movs	r3, #0
 8006318:	9308      	str	r3, [sp, #32]
 800631a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800631c:	2b09      	cmp	r3, #9
 800631e:	d82b      	bhi.n	8006378 <_dtoa_r+0x200>
 8006320:	2b05      	cmp	r3, #5
 8006322:	f340 8670 	ble.w	8007006 <_dtoa_r+0xe8e>
 8006326:	3b04      	subs	r3, #4
 8006328:	9320      	str	r3, [sp, #128]	; 0x80
 800632a:	2500      	movs	r5, #0
 800632c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800632e:	3b02      	subs	r3, #2
 8006330:	2b03      	cmp	r3, #3
 8006332:	f200 864e 	bhi.w	8006fd2 <_dtoa_r+0xe5a>
 8006336:	e8df f013 	tbh	[pc, r3, lsl #1]
 800633a:	03cc      	.short	0x03cc
 800633c:	02b203be 	.word	0x02b203be
 8006340:	0663      	.short	0x0663
 8006342:	4b41      	ldr	r3, [pc, #260]	; (8006448 <_dtoa_r+0x2d0>)
 8006344:	4a44      	ldr	r2, [pc, #272]	; (8006458 <_dtoa_r+0x2e0>)
 8006346:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800634a:	2800      	cmp	r0, #0
 800634c:	bf14      	ite	ne
 800634e:	4618      	movne	r0, r3
 8006350:	4610      	moveq	r0, r2
 8006352:	e751      	b.n	80061f8 <_dtoa_r+0x80>
 8006354:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006358:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800635c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8006360:	4630      	mov	r0, r6
 8006362:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006366:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800636a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800636e:	e782      	b.n	8006276 <_dtoa_r+0xfe>
 8006370:	483a      	ldr	r0, [pc, #232]	; (800645c <_dtoa_r+0x2e4>)
 8006372:	e735      	b.n	80061e0 <_dtoa_r+0x68>
 8006374:	1cc3      	adds	r3, r0, #3
 8006376:	e748      	b.n	800620a <_dtoa_r+0x92>
 8006378:	2100      	movs	r1, #0
 800637a:	6461      	str	r1, [r4, #68]	; 0x44
 800637c:	4620      	mov	r0, r4
 800637e:	9120      	str	r1, [sp, #128]	; 0x80
 8006380:	f001 fed8 	bl	8008134 <_Balloc>
 8006384:	f04f 33ff 	mov.w	r3, #4294967295
 8006388:	9306      	str	r3, [sp, #24]
 800638a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800638c:	930c      	str	r3, [sp, #48]	; 0x30
 800638e:	2301      	movs	r3, #1
 8006390:	9007      	str	r0, [sp, #28]
 8006392:	9221      	str	r2, [sp, #132]	; 0x84
 8006394:	6420      	str	r0, [r4, #64]	; 0x40
 8006396:	9309      	str	r3, [sp, #36]	; 0x24
 8006398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800639a:	2b00      	cmp	r3, #0
 800639c:	f2c0 80d2 	blt.w	8006544 <_dtoa_r+0x3cc>
 80063a0:	9a04      	ldr	r2, [sp, #16]
 80063a2:	2a0e      	cmp	r2, #14
 80063a4:	f300 80ce 	bgt.w	8006544 <_dtoa_r+0x3cc>
 80063a8:	4b2a      	ldr	r3, [pc, #168]	; (8006454 <_dtoa_r+0x2dc>)
 80063aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f2c0 838f 	blt.w	8006ad8 <_dtoa_r+0x960>
 80063ba:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80063be:	4642      	mov	r2, r8
 80063c0:	464b      	mov	r3, r9
 80063c2:	4630      	mov	r0, r6
 80063c4:	4639      	mov	r1, r7
 80063c6:	f7fa fa63 	bl	8000890 <__aeabi_ddiv>
 80063ca:	f7fa fbd1 	bl	8000b70 <__aeabi_d2iz>
 80063ce:	4682      	mov	sl, r0
 80063d0:	f7fa f8ce 	bl	8000570 <__aeabi_i2d>
 80063d4:	4642      	mov	r2, r8
 80063d6:	464b      	mov	r3, r9
 80063d8:	f7fa f930 	bl	800063c <__aeabi_dmul>
 80063dc:	460b      	mov	r3, r1
 80063de:	4602      	mov	r2, r0
 80063e0:	4639      	mov	r1, r7
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7f9 ff76 	bl	80002d4 <__aeabi_dsub>
 80063e8:	9d07      	ldr	r5, [sp, #28]
 80063ea:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 80063ee:	702b      	strb	r3, [r5, #0]
 80063f0:	9b06      	ldr	r3, [sp, #24]
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	4606      	mov	r6, r0
 80063f6:	460f      	mov	r7, r1
 80063f8:	f105 0501 	add.w	r5, r5, #1
 80063fc:	d062      	beq.n	80064c4 <_dtoa_r+0x34c>
 80063fe:	2200      	movs	r2, #0
 8006400:	4b17      	ldr	r3, [pc, #92]	; (8006460 <_dtoa_r+0x2e8>)
 8006402:	f7fa f91b 	bl	800063c <__aeabi_dmul>
 8006406:	2200      	movs	r2, #0
 8006408:	2300      	movs	r3, #0
 800640a:	4606      	mov	r6, r0
 800640c:	460f      	mov	r7, r1
 800640e:	f7fa fb7d 	bl	8000b0c <__aeabi_dcmpeq>
 8006412:	2800      	cmp	r0, #0
 8006414:	f040 8083 	bne.w	800651e <_dtoa_r+0x3a6>
 8006418:	f8cd b008 	str.w	fp, [sp, #8]
 800641c:	9405      	str	r4, [sp, #20]
 800641e:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8006422:	9c06      	ldr	r4, [sp, #24]
 8006424:	e029      	b.n	800647a <_dtoa_r+0x302>
 8006426:	bf00      	nop
 8006428:	636f4361 	.word	0x636f4361
 800642c:	3fd287a7 	.word	0x3fd287a7
 8006430:	8b60c8b3 	.word	0x8b60c8b3
 8006434:	3fc68a28 	.word	0x3fc68a28
 8006438:	509f79fb 	.word	0x509f79fb
 800643c:	3fd34413 	.word	0x3fd34413
 8006440:	7ff00000 	.word	0x7ff00000
 8006444:	08009725 	.word	0x08009725
 8006448:	08009744 	.word	0x08009744
 800644c:	fffffc0e 	.word	0xfffffc0e
 8006450:	3ff80000 	.word	0x3ff80000
 8006454:	08009758 	.word	0x08009758
 8006458:	08009738 	.word	0x08009738
 800645c:	08009724 	.word	0x08009724
 8006460:	40240000 	.word	0x40240000
 8006464:	f7fa f8ea 	bl	800063c <__aeabi_dmul>
 8006468:	2200      	movs	r2, #0
 800646a:	2300      	movs	r3, #0
 800646c:	4606      	mov	r6, r0
 800646e:	460f      	mov	r7, r1
 8006470:	f7fa fb4c 	bl	8000b0c <__aeabi_dcmpeq>
 8006474:	2800      	cmp	r0, #0
 8006476:	f040 83de 	bne.w	8006c36 <_dtoa_r+0xabe>
 800647a:	4642      	mov	r2, r8
 800647c:	464b      	mov	r3, r9
 800647e:	4630      	mov	r0, r6
 8006480:	4639      	mov	r1, r7
 8006482:	f7fa fa05 	bl	8000890 <__aeabi_ddiv>
 8006486:	f7fa fb73 	bl	8000b70 <__aeabi_d2iz>
 800648a:	4682      	mov	sl, r0
 800648c:	f7fa f870 	bl	8000570 <__aeabi_i2d>
 8006490:	4642      	mov	r2, r8
 8006492:	464b      	mov	r3, r9
 8006494:	f7fa f8d2 	bl	800063c <__aeabi_dmul>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	4630      	mov	r0, r6
 800649e:	4639      	mov	r1, r7
 80064a0:	f7f9 ff18 	bl	80002d4 <__aeabi_dsub>
 80064a4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 80064a8:	f805 eb01 	strb.w	lr, [r5], #1
 80064ac:	ebcb 0e05 	rsb	lr, fp, r5
 80064b0:	4574      	cmp	r4, lr
 80064b2:	4606      	mov	r6, r0
 80064b4:	460f      	mov	r7, r1
 80064b6:	f04f 0200 	mov.w	r2, #0
 80064ba:	4bb5      	ldr	r3, [pc, #724]	; (8006790 <_dtoa_r+0x618>)
 80064bc:	d1d2      	bne.n	8006464 <_dtoa_r+0x2ec>
 80064be:	f8dd b008 	ldr.w	fp, [sp, #8]
 80064c2:	9c05      	ldr	r4, [sp, #20]
 80064c4:	4632      	mov	r2, r6
 80064c6:	463b      	mov	r3, r7
 80064c8:	4630      	mov	r0, r6
 80064ca:	4639      	mov	r1, r7
 80064cc:	f7f9 ff04 	bl	80002d8 <__adddf3>
 80064d0:	4606      	mov	r6, r0
 80064d2:	460f      	mov	r7, r1
 80064d4:	4640      	mov	r0, r8
 80064d6:	4649      	mov	r1, r9
 80064d8:	4632      	mov	r2, r6
 80064da:	463b      	mov	r3, r7
 80064dc:	f7fa fb20 	bl	8000b20 <__aeabi_dcmplt>
 80064e0:	b948      	cbnz	r0, 80064f6 <_dtoa_r+0x37e>
 80064e2:	4640      	mov	r0, r8
 80064e4:	4649      	mov	r1, r9
 80064e6:	4632      	mov	r2, r6
 80064e8:	463b      	mov	r3, r7
 80064ea:	f7fa fb0f 	bl	8000b0c <__aeabi_dcmpeq>
 80064ee:	b1b0      	cbz	r0, 800651e <_dtoa_r+0x3a6>
 80064f0:	f01a 0f01 	tst.w	sl, #1
 80064f4:	d013      	beq.n	800651e <_dtoa_r+0x3a6>
 80064f6:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80064fa:	9907      	ldr	r1, [sp, #28]
 80064fc:	1e6b      	subs	r3, r5, #1
 80064fe:	e004      	b.n	800650a <_dtoa_r+0x392>
 8006500:	428b      	cmp	r3, r1
 8006502:	f000 8440 	beq.w	8006d86 <_dtoa_r+0xc0e>
 8006506:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 800650a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800650e:	f103 0501 	add.w	r5, r3, #1
 8006512:	461a      	mov	r2, r3
 8006514:	d0f4      	beq.n	8006500 <_dtoa_r+0x388>
 8006516:	f108 0301 	add.w	r3, r8, #1
 800651a:	b2db      	uxtb	r3, r3
 800651c:	7013      	strb	r3, [r2, #0]
 800651e:	4620      	mov	r0, r4
 8006520:	4659      	mov	r1, fp
 8006522:	f001 fe2d 	bl	8008180 <_Bfree>
 8006526:	2200      	movs	r2, #0
 8006528:	9b04      	ldr	r3, [sp, #16]
 800652a:	702a      	strb	r2, [r5, #0]
 800652c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800652e:	3301      	adds	r3, #1
 8006530:	6013      	str	r3, [r2, #0]
 8006532:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 8345 	beq.w	8006bc4 <_dtoa_r+0xa4c>
 800653a:	9807      	ldr	r0, [sp, #28]
 800653c:	601d      	str	r5, [r3, #0]
 800653e:	b017      	add	sp, #92	; 0x5c
 8006540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006544:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006546:	2a00      	cmp	r2, #0
 8006548:	f000 8084 	beq.w	8006654 <_dtoa_r+0x4dc>
 800654c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800654e:	2a01      	cmp	r2, #1
 8006550:	f340 8304 	ble.w	8006b5c <_dtoa_r+0x9e4>
 8006554:	9b06      	ldr	r3, [sp, #24]
 8006556:	1e5f      	subs	r7, r3, #1
 8006558:	9b08      	ldr	r3, [sp, #32]
 800655a:	42bb      	cmp	r3, r7
 800655c:	f2c0 83a9 	blt.w	8006cb2 <_dtoa_r+0xb3a>
 8006560:	1bdf      	subs	r7, r3, r7
 8006562:	9b06      	ldr	r3, [sp, #24]
 8006564:	2b00      	cmp	r3, #0
 8006566:	f2c0 849c 	blt.w	8006ea2 <_dtoa_r+0xd2a>
 800656a:	9d05      	ldr	r5, [sp, #20]
 800656c:	9b06      	ldr	r3, [sp, #24]
 800656e:	9a05      	ldr	r2, [sp, #20]
 8006570:	4620      	mov	r0, r4
 8006572:	441a      	add	r2, r3
 8006574:	2101      	movs	r1, #1
 8006576:	9205      	str	r2, [sp, #20]
 8006578:	449a      	add	sl, r3
 800657a:	f001 fe9b 	bl	80082b4 <__i2b>
 800657e:	4606      	mov	r6, r0
 8006580:	b165      	cbz	r5, 800659c <_dtoa_r+0x424>
 8006582:	f1ba 0f00 	cmp.w	sl, #0
 8006586:	dd09      	ble.n	800659c <_dtoa_r+0x424>
 8006588:	45aa      	cmp	sl, r5
 800658a:	9a05      	ldr	r2, [sp, #20]
 800658c:	4653      	mov	r3, sl
 800658e:	bfa8      	it	ge
 8006590:	462b      	movge	r3, r5
 8006592:	1ad2      	subs	r2, r2, r3
 8006594:	9205      	str	r2, [sp, #20]
 8006596:	1aed      	subs	r5, r5, r3
 8006598:	ebc3 0a0a 	rsb	sl, r3, sl
 800659c:	9b08      	ldr	r3, [sp, #32]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	dd1a      	ble.n	80065d8 <_dtoa_r+0x460>
 80065a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 837d 	beq.w	8006ca4 <_dtoa_r+0xb2c>
 80065aa:	2f00      	cmp	r7, #0
 80065ac:	dd10      	ble.n	80065d0 <_dtoa_r+0x458>
 80065ae:	4631      	mov	r1, r6
 80065b0:	463a      	mov	r2, r7
 80065b2:	4620      	mov	r0, r4
 80065b4:	f001 ff22 	bl	80083fc <__pow5mult>
 80065b8:	4606      	mov	r6, r0
 80065ba:	465a      	mov	r2, fp
 80065bc:	4631      	mov	r1, r6
 80065be:	4620      	mov	r0, r4
 80065c0:	f001 fe82 	bl	80082c8 <__multiply>
 80065c4:	4659      	mov	r1, fp
 80065c6:	4680      	mov	r8, r0
 80065c8:	4620      	mov	r0, r4
 80065ca:	f001 fdd9 	bl	8008180 <_Bfree>
 80065ce:	46c3      	mov	fp, r8
 80065d0:	9b08      	ldr	r3, [sp, #32]
 80065d2:	1bda      	subs	r2, r3, r7
 80065d4:	f040 82a2 	bne.w	8006b1c <_dtoa_r+0x9a4>
 80065d8:	4620      	mov	r0, r4
 80065da:	2101      	movs	r1, #1
 80065dc:	f001 fe6a 	bl	80082b4 <__i2b>
 80065e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	4680      	mov	r8, r0
 80065e6:	dd39      	ble.n	800665c <_dtoa_r+0x4e4>
 80065e8:	4601      	mov	r1, r0
 80065ea:	461a      	mov	r2, r3
 80065ec:	4620      	mov	r0, r4
 80065ee:	f001 ff05 	bl	80083fc <__pow5mult>
 80065f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	4680      	mov	r8, r0
 80065f8:	f340 8296 	ble.w	8006b28 <_dtoa_r+0x9b0>
 80065fc:	f04f 0900 	mov.w	r9, #0
 8006600:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006604:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8006608:	6918      	ldr	r0, [r3, #16]
 800660a:	f001 fe05 	bl	8008218 <__hi0bits>
 800660e:	f1c0 0020 	rsb	r0, r0, #32
 8006612:	e02d      	b.n	8006670 <_dtoa_r+0x4f8>
 8006614:	2301      	movs	r3, #1
 8006616:	930b      	str	r3, [sp, #44]	; 0x2c
 8006618:	e66f      	b.n	80062fa <_dtoa_r+0x182>
 800661a:	9804      	ldr	r0, [sp, #16]
 800661c:	f7f9 ffa8 	bl	8000570 <__aeabi_i2d>
 8006620:	4632      	mov	r2, r6
 8006622:	463b      	mov	r3, r7
 8006624:	f7fa fa72 	bl	8000b0c <__aeabi_dcmpeq>
 8006628:	2800      	cmp	r0, #0
 800662a:	f47f ae50 	bne.w	80062ce <_dtoa_r+0x156>
 800662e:	9b04      	ldr	r3, [sp, #16]
 8006630:	3b01      	subs	r3, #1
 8006632:	9304      	str	r3, [sp, #16]
 8006634:	e64b      	b.n	80062ce <_dtoa_r+0x156>
 8006636:	9a05      	ldr	r2, [sp, #20]
 8006638:	9b04      	ldr	r3, [sp, #16]
 800663a:	1ad2      	subs	r2, r2, r3
 800663c:	425b      	negs	r3, r3
 800663e:	9308      	str	r3, [sp, #32]
 8006640:	2300      	movs	r3, #0
 8006642:	9205      	str	r2, [sp, #20]
 8006644:	930a      	str	r3, [sp, #40]	; 0x28
 8006646:	e668      	b.n	800631a <_dtoa_r+0x1a2>
 8006648:	f1ca 0300 	rsb	r3, sl, #0
 800664c:	9305      	str	r3, [sp, #20]
 800664e:	f04f 0a00 	mov.w	sl, #0
 8006652:	e65a      	b.n	800630a <_dtoa_r+0x192>
 8006654:	9f08      	ldr	r7, [sp, #32]
 8006656:	9d05      	ldr	r5, [sp, #20]
 8006658:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800665a:	e791      	b.n	8006580 <_dtoa_r+0x408>
 800665c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800665e:	2b01      	cmp	r3, #1
 8006660:	f340 82b3 	ble.w	8006bca <_dtoa_r+0xa52>
 8006664:	f04f 0900 	mov.w	r9, #0
 8006668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1c8      	bne.n	8006600 <_dtoa_r+0x488>
 800666e:	2001      	movs	r0, #1
 8006670:	4450      	add	r0, sl
 8006672:	f010 001f 	ands.w	r0, r0, #31
 8006676:	f000 8081 	beq.w	800677c <_dtoa_r+0x604>
 800667a:	f1c0 0320 	rsb	r3, r0, #32
 800667e:	2b04      	cmp	r3, #4
 8006680:	f340 84b8 	ble.w	8006ff4 <_dtoa_r+0xe7c>
 8006684:	f1c0 001c 	rsb	r0, r0, #28
 8006688:	9b05      	ldr	r3, [sp, #20]
 800668a:	4403      	add	r3, r0
 800668c:	9305      	str	r3, [sp, #20]
 800668e:	4405      	add	r5, r0
 8006690:	4482      	add	sl, r0
 8006692:	9b05      	ldr	r3, [sp, #20]
 8006694:	2b00      	cmp	r3, #0
 8006696:	dd05      	ble.n	80066a4 <_dtoa_r+0x52c>
 8006698:	4659      	mov	r1, fp
 800669a:	461a      	mov	r2, r3
 800669c:	4620      	mov	r0, r4
 800669e:	f001 fefd 	bl	800849c <__lshift>
 80066a2:	4683      	mov	fp, r0
 80066a4:	f1ba 0f00 	cmp.w	sl, #0
 80066a8:	dd05      	ble.n	80066b6 <_dtoa_r+0x53e>
 80066aa:	4641      	mov	r1, r8
 80066ac:	4652      	mov	r2, sl
 80066ae:	4620      	mov	r0, r4
 80066b0:	f001 fef4 	bl	800849c <__lshift>
 80066b4:	4680      	mov	r8, r0
 80066b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f040 8268 	bne.w	8006b8e <_dtoa_r+0xa16>
 80066be:	9b06      	ldr	r3, [sp, #24]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f340 8295 	ble.w	8006bf0 <_dtoa_r+0xa78>
 80066c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d171      	bne.n	80067b0 <_dtoa_r+0x638>
 80066cc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80066d0:	9f06      	ldr	r7, [sp, #24]
 80066d2:	464d      	mov	r5, r9
 80066d4:	e002      	b.n	80066dc <_dtoa_r+0x564>
 80066d6:	f001 fd5d 	bl	8008194 <__multadd>
 80066da:	4683      	mov	fp, r0
 80066dc:	4641      	mov	r1, r8
 80066de:	4658      	mov	r0, fp
 80066e0:	f7ff fcb2 	bl	8006048 <quorem>
 80066e4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 80066e8:	f805 cb01 	strb.w	ip, [r5], #1
 80066ec:	ebc9 0305 	rsb	r3, r9, r5
 80066f0:	42bb      	cmp	r3, r7
 80066f2:	4620      	mov	r0, r4
 80066f4:	4659      	mov	r1, fp
 80066f6:	f04f 020a 	mov.w	r2, #10
 80066fa:	f04f 0300 	mov.w	r3, #0
 80066fe:	dbea      	blt.n	80066d6 <_dtoa_r+0x55e>
 8006700:	9b07      	ldr	r3, [sp, #28]
 8006702:	9a06      	ldr	r2, [sp, #24]
 8006704:	2a01      	cmp	r2, #1
 8006706:	bfac      	ite	ge
 8006708:	189b      	addge	r3, r3, r2
 800670a:	3301      	addlt	r3, #1
 800670c:	461d      	mov	r5, r3
 800670e:	f04f 0a00 	mov.w	sl, #0
 8006712:	4659      	mov	r1, fp
 8006714:	2201      	movs	r2, #1
 8006716:	4620      	mov	r0, r4
 8006718:	f8cd c008 	str.w	ip, [sp, #8]
 800671c:	f001 febe 	bl	800849c <__lshift>
 8006720:	4641      	mov	r1, r8
 8006722:	4683      	mov	fp, r0
 8006724:	f001 ff10 	bl	8008548 <__mcmp>
 8006728:	2800      	cmp	r0, #0
 800672a:	f8dd c008 	ldr.w	ip, [sp, #8]
 800672e:	f340 82f6 	ble.w	8006d1e <_dtoa_r+0xba6>
 8006732:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006736:	9907      	ldr	r1, [sp, #28]
 8006738:	1e6b      	subs	r3, r5, #1
 800673a:	e004      	b.n	8006746 <_dtoa_r+0x5ce>
 800673c:	428b      	cmp	r3, r1
 800673e:	f000 8273 	beq.w	8006c28 <_dtoa_r+0xab0>
 8006742:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006746:	2a39      	cmp	r2, #57	; 0x39
 8006748:	f103 0501 	add.w	r5, r3, #1
 800674c:	d0f6      	beq.n	800673c <_dtoa_r+0x5c4>
 800674e:	3201      	adds	r2, #1
 8006750:	701a      	strb	r2, [r3, #0]
 8006752:	4641      	mov	r1, r8
 8006754:	4620      	mov	r0, r4
 8006756:	f001 fd13 	bl	8008180 <_Bfree>
 800675a:	2e00      	cmp	r6, #0
 800675c:	f43f aedf 	beq.w	800651e <_dtoa_r+0x3a6>
 8006760:	f1ba 0f00 	cmp.w	sl, #0
 8006764:	d005      	beq.n	8006772 <_dtoa_r+0x5fa>
 8006766:	45b2      	cmp	sl, r6
 8006768:	d003      	beq.n	8006772 <_dtoa_r+0x5fa>
 800676a:	4651      	mov	r1, sl
 800676c:	4620      	mov	r0, r4
 800676e:	f001 fd07 	bl	8008180 <_Bfree>
 8006772:	4631      	mov	r1, r6
 8006774:	4620      	mov	r0, r4
 8006776:	f001 fd03 	bl	8008180 <_Bfree>
 800677a:	e6d0      	b.n	800651e <_dtoa_r+0x3a6>
 800677c:	201c      	movs	r0, #28
 800677e:	e783      	b.n	8006688 <_dtoa_r+0x510>
 8006780:	4b04      	ldr	r3, [pc, #16]	; (8006794 <_dtoa_r+0x61c>)
 8006782:	9a02      	ldr	r2, [sp, #8]
 8006784:	1b5b      	subs	r3, r3, r5
 8006786:	fa02 f003 	lsl.w	r0, r2, r3
 800678a:	e56d      	b.n	8006268 <_dtoa_r+0xf0>
 800678c:	900b      	str	r0, [sp, #44]	; 0x2c
 800678e:	e5b4      	b.n	80062fa <_dtoa_r+0x182>
 8006790:	40240000 	.word	0x40240000
 8006794:	fffffbee 	.word	0xfffffbee
 8006798:	4631      	mov	r1, r6
 800679a:	2300      	movs	r3, #0
 800679c:	4620      	mov	r0, r4
 800679e:	220a      	movs	r2, #10
 80067a0:	f001 fcf8 	bl	8008194 <__multadd>
 80067a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	4606      	mov	r6, r0
 80067aa:	f340 840c 	ble.w	8006fc6 <_dtoa_r+0xe4e>
 80067ae:	9306      	str	r3, [sp, #24]
 80067b0:	2d00      	cmp	r5, #0
 80067b2:	dd05      	ble.n	80067c0 <_dtoa_r+0x648>
 80067b4:	4631      	mov	r1, r6
 80067b6:	462a      	mov	r2, r5
 80067b8:	4620      	mov	r0, r4
 80067ba:	f001 fe6f 	bl	800849c <__lshift>
 80067be:	4606      	mov	r6, r0
 80067c0:	f1b9 0f00 	cmp.w	r9, #0
 80067c4:	f040 82e9 	bne.w	8006d9a <_dtoa_r+0xc22>
 80067c8:	46b1      	mov	r9, r6
 80067ca:	9b06      	ldr	r3, [sp, #24]
 80067cc:	9a07      	ldr	r2, [sp, #28]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	18d3      	adds	r3, r2, r3
 80067d2:	9308      	str	r3, [sp, #32]
 80067d4:	9b02      	ldr	r3, [sp, #8]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	9309      	str	r3, [sp, #36]	; 0x24
 80067dc:	4617      	mov	r7, r2
 80067de:	4641      	mov	r1, r8
 80067e0:	4658      	mov	r0, fp
 80067e2:	f7ff fc31 	bl	8006048 <quorem>
 80067e6:	4631      	mov	r1, r6
 80067e8:	4605      	mov	r5, r0
 80067ea:	4658      	mov	r0, fp
 80067ec:	f001 feac 	bl	8008548 <__mcmp>
 80067f0:	464a      	mov	r2, r9
 80067f2:	4682      	mov	sl, r0
 80067f4:	4641      	mov	r1, r8
 80067f6:	4620      	mov	r0, r4
 80067f8:	f001 feca 	bl	8008590 <__mdiff>
 80067fc:	68c2      	ldr	r2, [r0, #12]
 80067fe:	4603      	mov	r3, r0
 8006800:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8006804:	2a00      	cmp	r2, #0
 8006806:	f040 81b8 	bne.w	8006b7a <_dtoa_r+0xa02>
 800680a:	4619      	mov	r1, r3
 800680c:	4658      	mov	r0, fp
 800680e:	f8cd c018 	str.w	ip, [sp, #24]
 8006812:	9305      	str	r3, [sp, #20]
 8006814:	f001 fe98 	bl	8008548 <__mcmp>
 8006818:	9b05      	ldr	r3, [sp, #20]
 800681a:	9002      	str	r0, [sp, #8]
 800681c:	4619      	mov	r1, r3
 800681e:	4620      	mov	r0, r4
 8006820:	f001 fcae 	bl	8008180 <_Bfree>
 8006824:	9a02      	ldr	r2, [sp, #8]
 8006826:	f8dd c018 	ldr.w	ip, [sp, #24]
 800682a:	b92a      	cbnz	r2, 8006838 <_dtoa_r+0x6c0>
 800682c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800682e:	b91b      	cbnz	r3, 8006838 <_dtoa_r+0x6c0>
 8006830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 83a7 	beq.w	8006f86 <_dtoa_r+0xe0e>
 8006838:	f1ba 0f00 	cmp.w	sl, #0
 800683c:	f2c0 8251 	blt.w	8006ce2 <_dtoa_r+0xb6a>
 8006840:	d105      	bne.n	800684e <_dtoa_r+0x6d6>
 8006842:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006844:	b91b      	cbnz	r3, 800684e <_dtoa_r+0x6d6>
 8006846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 824a 	beq.w	8006ce2 <_dtoa_r+0xb6a>
 800684e:	2a00      	cmp	r2, #0
 8006850:	f300 82b7 	bgt.w	8006dc2 <_dtoa_r+0xc4a>
 8006854:	9b08      	ldr	r3, [sp, #32]
 8006856:	f887 c000 	strb.w	ip, [r7]
 800685a:	f107 0a01 	add.w	sl, r7, #1
 800685e:	429f      	cmp	r7, r3
 8006860:	4655      	mov	r5, sl
 8006862:	f000 82ba 	beq.w	8006dda <_dtoa_r+0xc62>
 8006866:	4659      	mov	r1, fp
 8006868:	220a      	movs	r2, #10
 800686a:	2300      	movs	r3, #0
 800686c:	4620      	mov	r0, r4
 800686e:	f001 fc91 	bl	8008194 <__multadd>
 8006872:	454e      	cmp	r6, r9
 8006874:	4683      	mov	fp, r0
 8006876:	4631      	mov	r1, r6
 8006878:	4620      	mov	r0, r4
 800687a:	f04f 020a 	mov.w	r2, #10
 800687e:	f04f 0300 	mov.w	r3, #0
 8006882:	f000 8174 	beq.w	8006b6e <_dtoa_r+0x9f6>
 8006886:	f001 fc85 	bl	8008194 <__multadd>
 800688a:	4649      	mov	r1, r9
 800688c:	4606      	mov	r6, r0
 800688e:	220a      	movs	r2, #10
 8006890:	4620      	mov	r0, r4
 8006892:	2300      	movs	r3, #0
 8006894:	f001 fc7e 	bl	8008194 <__multadd>
 8006898:	4657      	mov	r7, sl
 800689a:	4681      	mov	r9, r0
 800689c:	e79f      	b.n	80067de <_dtoa_r+0x666>
 800689e:	2301      	movs	r3, #1
 80068a0:	9309      	str	r3, [sp, #36]	; 0x24
 80068a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f340 8213 	ble.w	8006cd0 <_dtoa_r+0xb58>
 80068aa:	461f      	mov	r7, r3
 80068ac:	461e      	mov	r6, r3
 80068ae:	930c      	str	r3, [sp, #48]	; 0x30
 80068b0:	9306      	str	r3, [sp, #24]
 80068b2:	2100      	movs	r1, #0
 80068b4:	2f17      	cmp	r7, #23
 80068b6:	6461      	str	r1, [r4, #68]	; 0x44
 80068b8:	d90a      	bls.n	80068d0 <_dtoa_r+0x758>
 80068ba:	2201      	movs	r2, #1
 80068bc:	2304      	movs	r3, #4
 80068be:	005b      	lsls	r3, r3, #1
 80068c0:	f103 0014 	add.w	r0, r3, #20
 80068c4:	4287      	cmp	r7, r0
 80068c6:	4611      	mov	r1, r2
 80068c8:	f102 0201 	add.w	r2, r2, #1
 80068cc:	d2f7      	bcs.n	80068be <_dtoa_r+0x746>
 80068ce:	6461      	str	r1, [r4, #68]	; 0x44
 80068d0:	4620      	mov	r0, r4
 80068d2:	f001 fc2f 	bl	8008134 <_Balloc>
 80068d6:	2e0e      	cmp	r6, #14
 80068d8:	9007      	str	r0, [sp, #28]
 80068da:	6420      	str	r0, [r4, #64]	; 0x40
 80068dc:	f63f ad5c 	bhi.w	8006398 <_dtoa_r+0x220>
 80068e0:	2d00      	cmp	r5, #0
 80068e2:	f43f ad59 	beq.w	8006398 <_dtoa_r+0x220>
 80068e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068ea:	9904      	ldr	r1, [sp, #16]
 80068ec:	2900      	cmp	r1, #0
 80068ee:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80068f2:	f340 8221 	ble.w	8006d38 <_dtoa_r+0xbc0>
 80068f6:	4bb7      	ldr	r3, [pc, #732]	; (8006bd4 <_dtoa_r+0xa5c>)
 80068f8:	f001 020f 	and.w	r2, r1, #15
 80068fc:	110d      	asrs	r5, r1, #4
 80068fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006902:	06e9      	lsls	r1, r5, #27
 8006904:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006908:	f140 81db 	bpl.w	8006cc2 <_dtoa_r+0xb4a>
 800690c:	4bb2      	ldr	r3, [pc, #712]	; (8006bd8 <_dtoa_r+0xa60>)
 800690e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006912:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006916:	f7f9 ffbb 	bl	8000890 <__aeabi_ddiv>
 800691a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800691e:	f005 050f 	and.w	r5, r5, #15
 8006922:	f04f 0803 	mov.w	r8, #3
 8006926:	b18d      	cbz	r5, 800694c <_dtoa_r+0x7d4>
 8006928:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 8006bd8 <_dtoa_r+0xa60>
 800692c:	4630      	mov	r0, r6
 800692e:	4639      	mov	r1, r7
 8006930:	07ea      	lsls	r2, r5, #31
 8006932:	d505      	bpl.n	8006940 <_dtoa_r+0x7c8>
 8006934:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006938:	f108 0801 	add.w	r8, r8, #1
 800693c:	f7f9 fe7e 	bl	800063c <__aeabi_dmul>
 8006940:	106d      	asrs	r5, r5, #1
 8006942:	f109 0908 	add.w	r9, r9, #8
 8006946:	d1f3      	bne.n	8006930 <_dtoa_r+0x7b8>
 8006948:	4606      	mov	r6, r0
 800694a:	460f      	mov	r7, r1
 800694c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006950:	4632      	mov	r2, r6
 8006952:	463b      	mov	r3, r7
 8006954:	f7f9 ff9c 	bl	8000890 <__aeabi_ddiv>
 8006958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800695c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800695e:	b143      	cbz	r3, 8006972 <_dtoa_r+0x7fa>
 8006960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006964:	2200      	movs	r2, #0
 8006966:	4b9d      	ldr	r3, [pc, #628]	; (8006bdc <_dtoa_r+0xa64>)
 8006968:	f7fa f8da 	bl	8000b20 <__aeabi_dcmplt>
 800696c:	2800      	cmp	r0, #0
 800696e:	f040 82ac 	bne.w	8006eca <_dtoa_r+0xd52>
 8006972:	4640      	mov	r0, r8
 8006974:	f7f9 fdfc 	bl	8000570 <__aeabi_i2d>
 8006978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800697c:	f7f9 fe5e 	bl	800063c <__aeabi_dmul>
 8006980:	4b97      	ldr	r3, [pc, #604]	; (8006be0 <_dtoa_r+0xa68>)
 8006982:	2200      	movs	r2, #0
 8006984:	f7f9 fca8 	bl	80002d8 <__adddf3>
 8006988:	9b06      	ldr	r3, [sp, #24]
 800698a:	4606      	mov	r6, r0
 800698c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8162 	beq.w	8006c5a <_dtoa_r+0xae2>
 8006996:	9b04      	ldr	r3, [sp, #16]
 8006998:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800699c:	9312      	str	r3, [sp, #72]	; 0x48
 800699e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 8221 	beq.w	8006de8 <_dtoa_r+0xc70>
 80069a6:	4b8b      	ldr	r3, [pc, #556]	; (8006bd4 <_dtoa_r+0xa5c>)
 80069a8:	498e      	ldr	r1, [pc, #568]	; (8006be4 <_dtoa_r+0xa6c>)
 80069aa:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80069ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069b2:	2000      	movs	r0, #0
 80069b4:	f7f9 ff6c 	bl	8000890 <__aeabi_ddiv>
 80069b8:	4632      	mov	r2, r6
 80069ba:	463b      	mov	r3, r7
 80069bc:	f7f9 fc8a 	bl	80002d4 <__aeabi_dsub>
 80069c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069c8:	4639      	mov	r1, r7
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7fa f8d0 	bl	8000b70 <__aeabi_d2iz>
 80069d0:	4605      	mov	r5, r0
 80069d2:	f7f9 fdcd 	bl	8000570 <__aeabi_i2d>
 80069d6:	3530      	adds	r5, #48	; 0x30
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4630      	mov	r0, r6
 80069de:	4639      	mov	r1, r7
 80069e0:	f7f9 fc78 	bl	80002d4 <__aeabi_dsub>
 80069e4:	fa5f f885 	uxtb.w	r8, r5
 80069e8:	9d07      	ldr	r5, [sp, #28]
 80069ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069ee:	f885 8000 	strb.w	r8, [r5]
 80069f2:	4606      	mov	r6, r0
 80069f4:	460f      	mov	r7, r1
 80069f6:	3501      	adds	r5, #1
 80069f8:	f7fa f892 	bl	8000b20 <__aeabi_dcmplt>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	f040 82b2 	bne.w	8006f66 <_dtoa_r+0xdee>
 8006a02:	4632      	mov	r2, r6
 8006a04:	463b      	mov	r3, r7
 8006a06:	2000      	movs	r0, #0
 8006a08:	4974      	ldr	r1, [pc, #464]	; (8006bdc <_dtoa_r+0xa64>)
 8006a0a:	f7f9 fc63 	bl	80002d4 <__aeabi_dsub>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a16:	f7fa f8a1 	bl	8000b5c <__aeabi_dcmpgt>
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	f040 82ac 	bne.w	8006f78 <_dtoa_r+0xe00>
 8006a20:	f1b9 0f01 	cmp.w	r9, #1
 8006a24:	f340 8138 	ble.w	8006c98 <_dtoa_r+0xb20>
 8006a28:	9b07      	ldr	r3, [sp, #28]
 8006a2a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 8006a2e:	f8cd b008 	str.w	fp, [sp, #8]
 8006a32:	4499      	add	r9, r3
 8006a34:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 8006a38:	46a0      	mov	r8, r4
 8006a3a:	e00d      	b.n	8006a58 <_dtoa_r+0x8e0>
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	4967      	ldr	r1, [pc, #412]	; (8006bdc <_dtoa_r+0xa64>)
 8006a40:	f7f9 fc48 	bl	80002d4 <__aeabi_dsub>
 8006a44:	4652      	mov	r2, sl
 8006a46:	465b      	mov	r3, fp
 8006a48:	f7fa f86a 	bl	8000b20 <__aeabi_dcmplt>
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	f040 828e 	bne.w	8006f6e <_dtoa_r+0xdf6>
 8006a52:	454d      	cmp	r5, r9
 8006a54:	f000 811b 	beq.w	8006c8e <_dtoa_r+0xb16>
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	4b62      	ldr	r3, [pc, #392]	; (8006be8 <_dtoa_r+0xa70>)
 8006a60:	f7f9 fdec 	bl	800063c <__aeabi_dmul>
 8006a64:	2200      	movs	r2, #0
 8006a66:	4b60      	ldr	r3, [pc, #384]	; (8006be8 <_dtoa_r+0xa70>)
 8006a68:	4682      	mov	sl, r0
 8006a6a:	468b      	mov	fp, r1
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7f9 fde4 	bl	800063c <__aeabi_dmul>
 8006a74:	460f      	mov	r7, r1
 8006a76:	4606      	mov	r6, r0
 8006a78:	f7fa f87a 	bl	8000b70 <__aeabi_d2iz>
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	f7f9 fd77 	bl	8000570 <__aeabi_i2d>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	4630      	mov	r0, r6
 8006a88:	4639      	mov	r1, r7
 8006a8a:	f7f9 fc23 	bl	80002d4 <__aeabi_dsub>
 8006a8e:	3430      	adds	r4, #48	; 0x30
 8006a90:	b2e4      	uxtb	r4, r4
 8006a92:	4652      	mov	r2, sl
 8006a94:	465b      	mov	r3, fp
 8006a96:	f805 4b01 	strb.w	r4, [r5], #1
 8006a9a:	4606      	mov	r6, r0
 8006a9c:	460f      	mov	r7, r1
 8006a9e:	f7fa f83f 	bl	8000b20 <__aeabi_dcmplt>
 8006aa2:	4632      	mov	r2, r6
 8006aa4:	463b      	mov	r3, r7
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	d0c8      	beq.n	8006a3c <_dtoa_r+0x8c4>
 8006aaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aac:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006ab0:	9304      	str	r3, [sp, #16]
 8006ab2:	4644      	mov	r4, r8
 8006ab4:	e533      	b.n	800651e <_dtoa_r+0x3a6>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8006aba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006abc:	9a04      	ldr	r2, [sp, #16]
 8006abe:	4413      	add	r3, r2
 8006ac0:	930c      	str	r3, [sp, #48]	; 0x30
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	9306      	str	r3, [sp, #24]
 8006ac8:	f340 8109 	ble.w	8006cde <_dtoa_r+0xb66>
 8006acc:	9e06      	ldr	r6, [sp, #24]
 8006ace:	4637      	mov	r7, r6
 8006ad0:	e6ef      	b.n	80068b2 <_dtoa_r+0x73a>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad6:	e6e4      	b.n	80068a2 <_dtoa_r+0x72a>
 8006ad8:	9b06      	ldr	r3, [sp, #24]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	f73f ac6d 	bgt.w	80063ba <_dtoa_r+0x242>
 8006ae0:	f040 8262 	bne.w	8006fa8 <_dtoa_r+0xe30>
 8006ae4:	4640      	mov	r0, r8
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	4b40      	ldr	r3, [pc, #256]	; (8006bec <_dtoa_r+0xa74>)
 8006aea:	4649      	mov	r1, r9
 8006aec:	f7f9 fda6 	bl	800063c <__aeabi_dmul>
 8006af0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006af4:	f7fa f828 	bl	8000b48 <__aeabi_dcmpge>
 8006af8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006afc:	4646      	mov	r6, r8
 8006afe:	2800      	cmp	r0, #0
 8006b00:	f000 808a 	beq.w	8006c18 <_dtoa_r+0xaa0>
 8006b04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b06:	9d07      	ldr	r5, [sp, #28]
 8006b08:	43db      	mvns	r3, r3
 8006b0a:	9304      	str	r3, [sp, #16]
 8006b0c:	4641      	mov	r1, r8
 8006b0e:	4620      	mov	r0, r4
 8006b10:	f001 fb36 	bl	8008180 <_Bfree>
 8006b14:	2e00      	cmp	r6, #0
 8006b16:	f47f ae2c 	bne.w	8006772 <_dtoa_r+0x5fa>
 8006b1a:	e500      	b.n	800651e <_dtoa_r+0x3a6>
 8006b1c:	4659      	mov	r1, fp
 8006b1e:	4620      	mov	r0, r4
 8006b20:	f001 fc6c 	bl	80083fc <__pow5mult>
 8006b24:	4683      	mov	fp, r0
 8006b26:	e557      	b.n	80065d8 <_dtoa_r+0x460>
 8006b28:	9b02      	ldr	r3, [sp, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f47f ad66 	bne.w	80065fc <_dtoa_r+0x484>
 8006b30:	9b03      	ldr	r3, [sp, #12]
 8006b32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f47f ad94 	bne.w	8006664 <_dtoa_r+0x4ec>
 8006b3c:	9b03      	ldr	r3, [sp, #12]
 8006b3e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8006b42:	0d3f      	lsrs	r7, r7, #20
 8006b44:	053f      	lsls	r7, r7, #20
 8006b46:	2f00      	cmp	r7, #0
 8006b48:	f000 821a 	beq.w	8006f80 <_dtoa_r+0xe08>
 8006b4c:	9b05      	ldr	r3, [sp, #20]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	9305      	str	r3, [sp, #20]
 8006b52:	f10a 0a01 	add.w	sl, sl, #1
 8006b56:	f04f 0901 	mov.w	r9, #1
 8006b5a:	e585      	b.n	8006668 <_dtoa_r+0x4f0>
 8006b5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b5e:	2a00      	cmp	r2, #0
 8006b60:	f000 81a5 	beq.w	8006eae <_dtoa_r+0xd36>
 8006b64:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b68:	9f08      	ldr	r7, [sp, #32]
 8006b6a:	9d05      	ldr	r5, [sp, #20]
 8006b6c:	e4ff      	b.n	800656e <_dtoa_r+0x3f6>
 8006b6e:	f001 fb11 	bl	8008194 <__multadd>
 8006b72:	4657      	mov	r7, sl
 8006b74:	4606      	mov	r6, r0
 8006b76:	4681      	mov	r9, r0
 8006b78:	e631      	b.n	80067de <_dtoa_r+0x666>
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f8cd c008 	str.w	ip, [sp, #8]
 8006b82:	f001 fafd 	bl	8008180 <_Bfree>
 8006b86:	2201      	movs	r2, #1
 8006b88:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006b8c:	e654      	b.n	8006838 <_dtoa_r+0x6c0>
 8006b8e:	4658      	mov	r0, fp
 8006b90:	4641      	mov	r1, r8
 8006b92:	f001 fcd9 	bl	8008548 <__mcmp>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	f6bf ad91 	bge.w	80066be <_dtoa_r+0x546>
 8006b9c:	9f04      	ldr	r7, [sp, #16]
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	220a      	movs	r2, #10
 8006ba6:	3f01      	subs	r7, #1
 8006ba8:	9704      	str	r7, [sp, #16]
 8006baa:	f001 faf3 	bl	8008194 <__multadd>
 8006bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb0:	4683      	mov	fp, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f47f adf0 	bne.w	8006798 <_dtoa_r+0x620>
 8006bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f340 81f8 	ble.w	8006fb0 <_dtoa_r+0xe38>
 8006bc0:	9306      	str	r3, [sp, #24]
 8006bc2:	e583      	b.n	80066cc <_dtoa_r+0x554>
 8006bc4:	9807      	ldr	r0, [sp, #28]
 8006bc6:	f7ff bb0b 	b.w	80061e0 <_dtoa_r+0x68>
 8006bca:	9b02      	ldr	r3, [sp, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f47f ad49 	bne.w	8006664 <_dtoa_r+0x4ec>
 8006bd2:	e7ad      	b.n	8006b30 <_dtoa_r+0x9b8>
 8006bd4:	08009758 	.word	0x08009758
 8006bd8:	08009820 	.word	0x08009820
 8006bdc:	3ff00000 	.word	0x3ff00000
 8006be0:	401c0000 	.word	0x401c0000
 8006be4:	3fe00000 	.word	0x3fe00000
 8006be8:	40240000 	.word	0x40240000
 8006bec:	40140000 	.word	0x40140000
 8006bf0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	f77f ad67 	ble.w	80066c6 <_dtoa_r+0x54e>
 8006bf8:	9b06      	ldr	r3, [sp, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d182      	bne.n	8006b04 <_dtoa_r+0x98c>
 8006bfe:	4641      	mov	r1, r8
 8006c00:	2205      	movs	r2, #5
 8006c02:	4620      	mov	r0, r4
 8006c04:	f001 fac6 	bl	8008194 <__multadd>
 8006c08:	4680      	mov	r8, r0
 8006c0a:	4641      	mov	r1, r8
 8006c0c:	4658      	mov	r0, fp
 8006c0e:	f001 fc9b 	bl	8008548 <__mcmp>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	f77f af76 	ble.w	8006b04 <_dtoa_r+0x98c>
 8006c18:	9a04      	ldr	r2, [sp, #16]
 8006c1a:	9907      	ldr	r1, [sp, #28]
 8006c1c:	2331      	movs	r3, #49	; 0x31
 8006c1e:	3201      	adds	r2, #1
 8006c20:	9204      	str	r2, [sp, #16]
 8006c22:	700b      	strb	r3, [r1, #0]
 8006c24:	1c4d      	adds	r5, r1, #1
 8006c26:	e771      	b.n	8006b0c <_dtoa_r+0x994>
 8006c28:	9a04      	ldr	r2, [sp, #16]
 8006c2a:	3201      	adds	r2, #1
 8006c2c:	9204      	str	r2, [sp, #16]
 8006c2e:	9a07      	ldr	r2, [sp, #28]
 8006c30:	2331      	movs	r3, #49	; 0x31
 8006c32:	7013      	strb	r3, [r2, #0]
 8006c34:	e58d      	b.n	8006752 <_dtoa_r+0x5da>
 8006c36:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006c3a:	9c05      	ldr	r4, [sp, #20]
 8006c3c:	e46f      	b.n	800651e <_dtoa_r+0x3a6>
 8006c3e:	4640      	mov	r0, r8
 8006c40:	f7f9 fc96 	bl	8000570 <__aeabi_i2d>
 8006c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c48:	f7f9 fcf8 	bl	800063c <__aeabi_dmul>
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	4bbc      	ldr	r3, [pc, #752]	; (8006f40 <_dtoa_r+0xdc8>)
 8006c50:	f7f9 fb42 	bl	80002d8 <__adddf3>
 8006c54:	4606      	mov	r6, r0
 8006c56:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8006c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	4bb8      	ldr	r3, [pc, #736]	; (8006f44 <_dtoa_r+0xdcc>)
 8006c62:	f7f9 fb37 	bl	80002d4 <__aeabi_dsub>
 8006c66:	4632      	mov	r2, r6
 8006c68:	463b      	mov	r3, r7
 8006c6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c6e:	f7f9 ff75 	bl	8000b5c <__aeabi_dcmpgt>
 8006c72:	4680      	mov	r8, r0
 8006c74:	2800      	cmp	r0, #0
 8006c76:	f040 80b3 	bne.w	8006de0 <_dtoa_r+0xc68>
 8006c7a:	4632      	mov	r2, r6
 8006c7c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006c80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c84:	f7f9 ff4c 	bl	8000b20 <__aeabi_dcmplt>
 8006c88:	b130      	cbz	r0, 8006c98 <_dtoa_r+0xb20>
 8006c8a:	4646      	mov	r6, r8
 8006c8c:	e73a      	b.n	8006b04 <_dtoa_r+0x98c>
 8006c8e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006c92:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006c96:	4644      	mov	r4, r8
 8006c98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006c9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ca0:	f7ff bb7a 	b.w	8006398 <_dtoa_r+0x220>
 8006ca4:	4659      	mov	r1, fp
 8006ca6:	9a08      	ldr	r2, [sp, #32]
 8006ca8:	4620      	mov	r0, r4
 8006caa:	f001 fba7 	bl	80083fc <__pow5mult>
 8006cae:	4683      	mov	fp, r0
 8006cb0:	e492      	b.n	80065d8 <_dtoa_r+0x460>
 8006cb2:	9b08      	ldr	r3, [sp, #32]
 8006cb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cb6:	9708      	str	r7, [sp, #32]
 8006cb8:	1afb      	subs	r3, r7, r3
 8006cba:	441a      	add	r2, r3
 8006cbc:	920a      	str	r2, [sp, #40]	; 0x28
 8006cbe:	2700      	movs	r7, #0
 8006cc0:	e44f      	b.n	8006562 <_dtoa_r+0x3ea>
 8006cc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006cc6:	f04f 0802 	mov.w	r8, #2
 8006cca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cce:	e62a      	b.n	8006926 <_dtoa_r+0x7ae>
 8006cd0:	2601      	movs	r6, #1
 8006cd2:	9621      	str	r6, [sp, #132]	; 0x84
 8006cd4:	960c      	str	r6, [sp, #48]	; 0x30
 8006cd6:	9606      	str	r6, [sp, #24]
 8006cd8:	2100      	movs	r1, #0
 8006cda:	6461      	str	r1, [r4, #68]	; 0x44
 8006cdc:	e5f8      	b.n	80068d0 <_dtoa_r+0x758>
 8006cde:	461e      	mov	r6, r3
 8006ce0:	e7fa      	b.n	8006cd8 <_dtoa_r+0xb60>
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	dd15      	ble.n	8006d12 <_dtoa_r+0xb9a>
 8006ce6:	4659      	mov	r1, fp
 8006ce8:	2201      	movs	r2, #1
 8006cea:	4620      	mov	r0, r4
 8006cec:	f8cd c008 	str.w	ip, [sp, #8]
 8006cf0:	f001 fbd4 	bl	800849c <__lshift>
 8006cf4:	4641      	mov	r1, r8
 8006cf6:	4683      	mov	fp, r0
 8006cf8:	f001 fc26 	bl	8008548 <__mcmp>
 8006cfc:	2800      	cmp	r0, #0
 8006cfe:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006d02:	f340 814a 	ble.w	8006f9a <_dtoa_r+0xe22>
 8006d06:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8006d0a:	f000 8106 	beq.w	8006f1a <_dtoa_r+0xda2>
 8006d0e:	f10c 0c01 	add.w	ip, ip, #1
 8006d12:	46b2      	mov	sl, r6
 8006d14:	f887 c000 	strb.w	ip, [r7]
 8006d18:	1c7d      	adds	r5, r7, #1
 8006d1a:	464e      	mov	r6, r9
 8006d1c:	e519      	b.n	8006752 <_dtoa_r+0x5da>
 8006d1e:	d104      	bne.n	8006d2a <_dtoa_r+0xbb2>
 8006d20:	f01c 0f01 	tst.w	ip, #1
 8006d24:	d001      	beq.n	8006d2a <_dtoa_r+0xbb2>
 8006d26:	e504      	b.n	8006732 <_dtoa_r+0x5ba>
 8006d28:	4615      	mov	r5, r2
 8006d2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d2e:	2b30      	cmp	r3, #48	; 0x30
 8006d30:	f105 32ff 	add.w	r2, r5, #4294967295
 8006d34:	d0f8      	beq.n	8006d28 <_dtoa_r+0xbb0>
 8006d36:	e50c      	b.n	8006752 <_dtoa_r+0x5da>
 8006d38:	9b04      	ldr	r3, [sp, #16]
 8006d3a:	425d      	negs	r5, r3
 8006d3c:	2d00      	cmp	r5, #0
 8006d3e:	f000 80bd 	beq.w	8006ebc <_dtoa_r+0xd44>
 8006d42:	4b81      	ldr	r3, [pc, #516]	; (8006f48 <_dtoa_r+0xdd0>)
 8006d44:	f005 020f 	and.w	r2, r5, #15
 8006d48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d50:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006d54:	f7f9 fc72 	bl	800063c <__aeabi_dmul>
 8006d58:	112d      	asrs	r5, r5, #4
 8006d5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d5e:	f000 812c 	beq.w	8006fba <_dtoa_r+0xe42>
 8006d62:	4e7a      	ldr	r6, [pc, #488]	; (8006f4c <_dtoa_r+0xdd4>)
 8006d64:	f04f 0802 	mov.w	r8, #2
 8006d68:	07eb      	lsls	r3, r5, #31
 8006d6a:	d505      	bpl.n	8006d78 <_dtoa_r+0xc00>
 8006d6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d70:	f108 0801 	add.w	r8, r8, #1
 8006d74:	f7f9 fc62 	bl	800063c <__aeabi_dmul>
 8006d78:	106d      	asrs	r5, r5, #1
 8006d7a:	f106 0608 	add.w	r6, r6, #8
 8006d7e:	d1f3      	bne.n	8006d68 <_dtoa_r+0xbf0>
 8006d80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d84:	e5ea      	b.n	800695c <_dtoa_r+0x7e4>
 8006d86:	9a04      	ldr	r2, [sp, #16]
 8006d88:	3201      	adds	r2, #1
 8006d8a:	9204      	str	r2, [sp, #16]
 8006d8c:	9a07      	ldr	r2, [sp, #28]
 8006d8e:	2330      	movs	r3, #48	; 0x30
 8006d90:	7013      	strb	r3, [r2, #0]
 8006d92:	2331      	movs	r3, #49	; 0x31
 8006d94:	7013      	strb	r3, [r2, #0]
 8006d96:	f7ff bbc2 	b.w	800651e <_dtoa_r+0x3a6>
 8006d9a:	6871      	ldr	r1, [r6, #4]
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f001 f9c9 	bl	8008134 <_Balloc>
 8006da2:	6933      	ldr	r3, [r6, #16]
 8006da4:	1c9a      	adds	r2, r3, #2
 8006da6:	4605      	mov	r5, r0
 8006da8:	0092      	lsls	r2, r2, #2
 8006daa:	f106 010c 	add.w	r1, r6, #12
 8006dae:	300c      	adds	r0, #12
 8006db0:	f7f9 f9f2 	bl	8000198 <memcpy>
 8006db4:	4620      	mov	r0, r4
 8006db6:	4629      	mov	r1, r5
 8006db8:	2201      	movs	r2, #1
 8006dba:	f001 fb6f 	bl	800849c <__lshift>
 8006dbe:	4681      	mov	r9, r0
 8006dc0:	e503      	b.n	80067ca <_dtoa_r+0x652>
 8006dc2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8006dc6:	f000 80a8 	beq.w	8006f1a <_dtoa_r+0xda2>
 8006dca:	f10c 0c01 	add.w	ip, ip, #1
 8006dce:	46b2      	mov	sl, r6
 8006dd0:	f887 c000 	strb.w	ip, [r7]
 8006dd4:	1c7d      	adds	r5, r7, #1
 8006dd6:	464e      	mov	r6, r9
 8006dd8:	e4bb      	b.n	8006752 <_dtoa_r+0x5da>
 8006dda:	46b2      	mov	sl, r6
 8006ddc:	464e      	mov	r6, r9
 8006dde:	e498      	b.n	8006712 <_dtoa_r+0x59a>
 8006de0:	f04f 0800 	mov.w	r8, #0
 8006de4:	4646      	mov	r6, r8
 8006de6:	e717      	b.n	8006c18 <_dtoa_r+0xaa0>
 8006de8:	4957      	ldr	r1, [pc, #348]	; (8006f48 <_dtoa_r+0xdd0>)
 8006dea:	f109 33ff 	add.w	r3, r9, #4294967295
 8006dee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006df2:	4632      	mov	r2, r6
 8006df4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dfa:	463b      	mov	r3, r7
 8006dfc:	f7f9 fc1e 	bl	800063c <__aeabi_dmul>
 8006e00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e04:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e08:	4639      	mov	r1, r7
 8006e0a:	4630      	mov	r0, r6
 8006e0c:	f7f9 feb0 	bl	8000b70 <__aeabi_d2iz>
 8006e10:	4605      	mov	r5, r0
 8006e12:	f7f9 fbad 	bl	8000570 <__aeabi_i2d>
 8006e16:	4602      	mov	r2, r0
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	4639      	mov	r1, r7
 8006e1e:	f7f9 fa59 	bl	80002d4 <__aeabi_dsub>
 8006e22:	9a07      	ldr	r2, [sp, #28]
 8006e24:	3530      	adds	r5, #48	; 0x30
 8006e26:	f1b9 0f01 	cmp.w	r9, #1
 8006e2a:	7015      	strb	r5, [r2, #0]
 8006e2c:	4606      	mov	r6, r0
 8006e2e:	460f      	mov	r7, r1
 8006e30:	f102 0501 	add.w	r5, r2, #1
 8006e34:	d023      	beq.n	8006e7e <_dtoa_r+0xd06>
 8006e36:	9b07      	ldr	r3, [sp, #28]
 8006e38:	f8cd a008 	str.w	sl, [sp, #8]
 8006e3c:	444b      	add	r3, r9
 8006e3e:	465e      	mov	r6, fp
 8006e40:	469a      	mov	sl, r3
 8006e42:	46ab      	mov	fp, r5
 8006e44:	2200      	movs	r2, #0
 8006e46:	4b42      	ldr	r3, [pc, #264]	; (8006f50 <_dtoa_r+0xdd8>)
 8006e48:	f7f9 fbf8 	bl	800063c <__aeabi_dmul>
 8006e4c:	4689      	mov	r9, r1
 8006e4e:	4680      	mov	r8, r0
 8006e50:	f7f9 fe8e 	bl	8000b70 <__aeabi_d2iz>
 8006e54:	4607      	mov	r7, r0
 8006e56:	f7f9 fb8b 	bl	8000570 <__aeabi_i2d>
 8006e5a:	3730      	adds	r7, #48	; 0x30
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f7f9 fa36 	bl	80002d4 <__aeabi_dsub>
 8006e68:	f80b 7b01 	strb.w	r7, [fp], #1
 8006e6c:	45d3      	cmp	fp, sl
 8006e6e:	d1e9      	bne.n	8006e44 <_dtoa_r+0xccc>
 8006e70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e72:	f8dd a008 	ldr.w	sl, [sp, #8]
 8006e76:	46b3      	mov	fp, r6
 8006e78:	460f      	mov	r7, r1
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	441d      	add	r5, r3
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4b34      	ldr	r3, [pc, #208]	; (8006f54 <_dtoa_r+0xddc>)
 8006e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e86:	f7f9 fa27 	bl	80002d8 <__adddf3>
 8006e8a:	4632      	mov	r2, r6
 8006e8c:	463b      	mov	r3, r7
 8006e8e:	f7f9 fe47 	bl	8000b20 <__aeabi_dcmplt>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	d047      	beq.n	8006f26 <_dtoa_r+0xdae>
 8006e96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8006e9e:	f7ff bb2c 	b.w	80064fa <_dtoa_r+0x382>
 8006ea2:	9b05      	ldr	r3, [sp, #20]
 8006ea4:	9a06      	ldr	r2, [sp, #24]
 8006ea6:	1a9d      	subs	r5, r3, r2
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f7ff bb60 	b.w	800656e <_dtoa_r+0x3f6>
 8006eae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006eb0:	9f08      	ldr	r7, [sp, #32]
 8006eb2:	9d05      	ldr	r5, [sp, #20]
 8006eb4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006eb8:	f7ff bb59 	b.w	800656e <_dtoa_r+0x3f6>
 8006ebc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006ec0:	f04f 0802 	mov.w	r8, #2
 8006ec4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ec8:	e548      	b.n	800695c <_dtoa_r+0x7e4>
 8006eca:	9b06      	ldr	r3, [sp, #24]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f43f aeb6 	beq.w	8006c3e <_dtoa_r+0xac6>
 8006ed2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ed4:	2d00      	cmp	r5, #0
 8006ed6:	f77f aedf 	ble.w	8006c98 <_dtoa_r+0xb20>
 8006eda:	2200      	movs	r2, #0
 8006edc:	4b1c      	ldr	r3, [pc, #112]	; (8006f50 <_dtoa_r+0xdd8>)
 8006ede:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ee2:	f7f9 fbab 	bl	800063c <__aeabi_dmul>
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	460f      	mov	r7, r1
 8006eea:	f108 0001 	add.w	r0, r8, #1
 8006eee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006ef2:	f7f9 fb3d 	bl	8000570 <__aeabi_i2d>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4630      	mov	r0, r6
 8006efc:	4639      	mov	r1, r7
 8006efe:	f7f9 fb9d 	bl	800063c <__aeabi_dmul>
 8006f02:	4b0f      	ldr	r3, [pc, #60]	; (8006f40 <_dtoa_r+0xdc8>)
 8006f04:	2200      	movs	r2, #0
 8006f06:	f7f9 f9e7 	bl	80002d8 <__adddf3>
 8006f0a:	9b04      	ldr	r3, [sp, #16]
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	4606      	mov	r6, r0
 8006f10:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8006f14:	9312      	str	r3, [sp, #72]	; 0x48
 8006f16:	46a9      	mov	r9, r5
 8006f18:	e541      	b.n	800699e <_dtoa_r+0x826>
 8006f1a:	2239      	movs	r2, #57	; 0x39
 8006f1c:	46b2      	mov	sl, r6
 8006f1e:	703a      	strb	r2, [r7, #0]
 8006f20:	464e      	mov	r6, r9
 8006f22:	1c7d      	adds	r5, r7, #1
 8006f24:	e407      	b.n	8006736 <_dtoa_r+0x5be>
 8006f26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	4909      	ldr	r1, [pc, #36]	; (8006f54 <_dtoa_r+0xddc>)
 8006f2e:	f7f9 f9d1 	bl	80002d4 <__aeabi_dsub>
 8006f32:	4632      	mov	r2, r6
 8006f34:	463b      	mov	r3, r7
 8006f36:	f7f9 fe11 	bl	8000b5c <__aeabi_dcmpgt>
 8006f3a:	b970      	cbnz	r0, 8006f5a <_dtoa_r+0xde2>
 8006f3c:	e6ac      	b.n	8006c98 <_dtoa_r+0xb20>
 8006f3e:	bf00      	nop
 8006f40:	401c0000 	.word	0x401c0000
 8006f44:	40140000 	.word	0x40140000
 8006f48:	08009758 	.word	0x08009758
 8006f4c:	08009820 	.word	0x08009820
 8006f50:	40240000 	.word	0x40240000
 8006f54:	3fe00000 	.word	0x3fe00000
 8006f58:	4615      	mov	r5, r2
 8006f5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f5e:	2b30      	cmp	r3, #48	; 0x30
 8006f60:	f105 32ff 	add.w	r2, r5, #4294967295
 8006f64:	d0f8      	beq.n	8006f58 <_dtoa_r+0xde0>
 8006f66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f68:	9304      	str	r3, [sp, #16]
 8006f6a:	f7ff bad8 	b.w	800651e <_dtoa_r+0x3a6>
 8006f6e:	4643      	mov	r3, r8
 8006f70:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006f74:	46a0      	mov	r8, r4
 8006f76:	461c      	mov	r4, r3
 8006f78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f7a:	9304      	str	r3, [sp, #16]
 8006f7c:	f7ff babd 	b.w	80064fa <_dtoa_r+0x382>
 8006f80:	46b9      	mov	r9, r7
 8006f82:	f7ff bb71 	b.w	8006668 <_dtoa_r+0x4f0>
 8006f86:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8006f8a:	d0c6      	beq.n	8006f1a <_dtoa_r+0xda2>
 8006f8c:	f1ba 0f00 	cmp.w	sl, #0
 8006f90:	f77f aebf 	ble.w	8006d12 <_dtoa_r+0xb9a>
 8006f94:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 8006f98:	e6bb      	b.n	8006d12 <_dtoa_r+0xb9a>
 8006f9a:	f47f aeba 	bne.w	8006d12 <_dtoa_r+0xb9a>
 8006f9e:	f01c 0f01 	tst.w	ip, #1
 8006fa2:	f43f aeb6 	beq.w	8006d12 <_dtoa_r+0xb9a>
 8006fa6:	e6ae      	b.n	8006d06 <_dtoa_r+0xb8e>
 8006fa8:	f04f 0800 	mov.w	r8, #0
 8006fac:	4646      	mov	r6, r8
 8006fae:	e5a9      	b.n	8006b04 <_dtoa_r+0x98c>
 8006fb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	dc04      	bgt.n	8006fc0 <_dtoa_r+0xe48>
 8006fb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fb8:	e602      	b.n	8006bc0 <_dtoa_r+0xa48>
 8006fba:	f04f 0802 	mov.w	r8, #2
 8006fbe:	e4cd      	b.n	800695c <_dtoa_r+0x7e4>
 8006fc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fc2:	9306      	str	r3, [sp, #24]
 8006fc4:	e618      	b.n	8006bf8 <_dtoa_r+0xa80>
 8006fc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	dcf9      	bgt.n	8006fc0 <_dtoa_r+0xe48>
 8006fcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fce:	f7ff bbee 	b.w	80067ae <_dtoa_r+0x636>
 8006fd2:	2500      	movs	r5, #0
 8006fd4:	6465      	str	r5, [r4, #68]	; 0x44
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f001 f8ab 	bl	8008134 <_Balloc>
 8006fde:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe2:	9306      	str	r3, [sp, #24]
 8006fe4:	930c      	str	r3, [sp, #48]	; 0x30
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	9007      	str	r0, [sp, #28]
 8006fea:	9521      	str	r5, [sp, #132]	; 0x84
 8006fec:	6420      	str	r0, [r4, #64]	; 0x40
 8006fee:	9309      	str	r3, [sp, #36]	; 0x24
 8006ff0:	f7ff b9d2 	b.w	8006398 <_dtoa_r+0x220>
 8006ff4:	f43f ab4d 	beq.w	8006692 <_dtoa_r+0x51a>
 8006ff8:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 8006ffc:	f7ff bb44 	b.w	8006688 <_dtoa_r+0x510>
 8007000:	2301      	movs	r3, #1
 8007002:	9309      	str	r3, [sp, #36]	; 0x24
 8007004:	e559      	b.n	8006aba <_dtoa_r+0x942>
 8007006:	2501      	movs	r5, #1
 8007008:	f7ff b990 	b.w	800632c <_dtoa_r+0x1b4>
 800700c:	f3af 8000 	nop.w

08007010 <__sflush_r>:
 8007010:	898b      	ldrh	r3, [r1, #12]
 8007012:	b29a      	uxth	r2, r3
 8007014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007018:	460d      	mov	r5, r1
 800701a:	0711      	lsls	r1, r2, #28
 800701c:	4680      	mov	r8, r0
 800701e:	d43c      	bmi.n	800709a <__sflush_r+0x8a>
 8007020:	686a      	ldr	r2, [r5, #4]
 8007022:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007026:	2a00      	cmp	r2, #0
 8007028:	81ab      	strh	r3, [r5, #12]
 800702a:	dd65      	ble.n	80070f8 <__sflush_r+0xe8>
 800702c:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800702e:	2e00      	cmp	r6, #0
 8007030:	d04b      	beq.n	80070ca <__sflush_r+0xba>
 8007032:	b29b      	uxth	r3, r3
 8007034:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007038:	2100      	movs	r1, #0
 800703a:	b292      	uxth	r2, r2
 800703c:	f8d8 4000 	ldr.w	r4, [r8]
 8007040:	f8c8 1000 	str.w	r1, [r8]
 8007044:	2a00      	cmp	r2, #0
 8007046:	d05b      	beq.n	8007100 <__sflush_r+0xf0>
 8007048:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800704a:	075f      	lsls	r7, r3, #29
 800704c:	d505      	bpl.n	800705a <__sflush_r+0x4a>
 800704e:	6869      	ldr	r1, [r5, #4]
 8007050:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007052:	1a52      	subs	r2, r2, r1
 8007054:	b10b      	cbz	r3, 800705a <__sflush_r+0x4a>
 8007056:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8007058:	1ad2      	subs	r2, r2, r3
 800705a:	4640      	mov	r0, r8
 800705c:	69e9      	ldr	r1, [r5, #28]
 800705e:	2300      	movs	r3, #0
 8007060:	47b0      	blx	r6
 8007062:	1c46      	adds	r6, r0, #1
 8007064:	d056      	beq.n	8007114 <__sflush_r+0x104>
 8007066:	89ab      	ldrh	r3, [r5, #12]
 8007068:	692a      	ldr	r2, [r5, #16]
 800706a:	602a      	str	r2, [r5, #0]
 800706c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007070:	b29b      	uxth	r3, r3
 8007072:	2200      	movs	r2, #0
 8007074:	606a      	str	r2, [r5, #4]
 8007076:	04da      	lsls	r2, r3, #19
 8007078:	81ab      	strh	r3, [r5, #12]
 800707a:	d43b      	bmi.n	80070f4 <__sflush_r+0xe4>
 800707c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800707e:	f8c8 4000 	str.w	r4, [r8]
 8007082:	b311      	cbz	r1, 80070ca <__sflush_r+0xba>
 8007084:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8007088:	4299      	cmp	r1, r3
 800708a:	d002      	beq.n	8007092 <__sflush_r+0x82>
 800708c:	4640      	mov	r0, r8
 800708e:	f000 f9b7 	bl	8007400 <_free_r>
 8007092:	2000      	movs	r0, #0
 8007094:	6328      	str	r0, [r5, #48]	; 0x30
 8007096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800709a:	692e      	ldr	r6, [r5, #16]
 800709c:	b1ae      	cbz	r6, 80070ca <__sflush_r+0xba>
 800709e:	682c      	ldr	r4, [r5, #0]
 80070a0:	602e      	str	r6, [r5, #0]
 80070a2:	0791      	lsls	r1, r2, #30
 80070a4:	bf0c      	ite	eq
 80070a6:	696b      	ldreq	r3, [r5, #20]
 80070a8:	2300      	movne	r3, #0
 80070aa:	1ba4      	subs	r4, r4, r6
 80070ac:	60ab      	str	r3, [r5, #8]
 80070ae:	e00a      	b.n	80070c6 <__sflush_r+0xb6>
 80070b0:	4632      	mov	r2, r6
 80070b2:	4623      	mov	r3, r4
 80070b4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80070b6:	69e9      	ldr	r1, [r5, #28]
 80070b8:	4640      	mov	r0, r8
 80070ba:	47b8      	blx	r7
 80070bc:	2800      	cmp	r0, #0
 80070be:	eba4 0400 	sub.w	r4, r4, r0
 80070c2:	4406      	add	r6, r0
 80070c4:	dd04      	ble.n	80070d0 <__sflush_r+0xc0>
 80070c6:	2c00      	cmp	r4, #0
 80070c8:	dcf2      	bgt.n	80070b0 <__sflush_r+0xa0>
 80070ca:	2000      	movs	r0, #0
 80070cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070d0:	89ab      	ldrh	r3, [r5, #12]
 80070d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070d6:	81ab      	strh	r3, [r5, #12]
 80070d8:	f04f 30ff 	mov.w	r0, #4294967295
 80070dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e0:	89ab      	ldrh	r3, [r5, #12]
 80070e2:	692a      	ldr	r2, [r5, #16]
 80070e4:	6069      	str	r1, [r5, #4]
 80070e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	81ab      	strh	r3, [r5, #12]
 80070ee:	04db      	lsls	r3, r3, #19
 80070f0:	602a      	str	r2, [r5, #0]
 80070f2:	d5c3      	bpl.n	800707c <__sflush_r+0x6c>
 80070f4:	6528      	str	r0, [r5, #80]	; 0x50
 80070f6:	e7c1      	b.n	800707c <__sflush_r+0x6c>
 80070f8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80070fa:	2a00      	cmp	r2, #0
 80070fc:	dc96      	bgt.n	800702c <__sflush_r+0x1c>
 80070fe:	e7e4      	b.n	80070ca <__sflush_r+0xba>
 8007100:	2301      	movs	r3, #1
 8007102:	4640      	mov	r0, r8
 8007104:	69e9      	ldr	r1, [r5, #28]
 8007106:	47b0      	blx	r6
 8007108:	1c43      	adds	r3, r0, #1
 800710a:	4602      	mov	r2, r0
 800710c:	d019      	beq.n	8007142 <__sflush_r+0x132>
 800710e:	89ab      	ldrh	r3, [r5, #12]
 8007110:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8007112:	e79a      	b.n	800704a <__sflush_r+0x3a>
 8007114:	f8d8 1000 	ldr.w	r1, [r8]
 8007118:	2900      	cmp	r1, #0
 800711a:	d0e1      	beq.n	80070e0 <__sflush_r+0xd0>
 800711c:	291d      	cmp	r1, #29
 800711e:	d007      	beq.n	8007130 <__sflush_r+0x120>
 8007120:	2916      	cmp	r1, #22
 8007122:	d005      	beq.n	8007130 <__sflush_r+0x120>
 8007124:	89ab      	ldrh	r3, [r5, #12]
 8007126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800712a:	81ab      	strh	r3, [r5, #12]
 800712c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007130:	89ab      	ldrh	r3, [r5, #12]
 8007132:	692a      	ldr	r2, [r5, #16]
 8007134:	602a      	str	r2, [r5, #0]
 8007136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800713a:	2200      	movs	r2, #0
 800713c:	81ab      	strh	r3, [r5, #12]
 800713e:	606a      	str	r2, [r5, #4]
 8007140:	e79c      	b.n	800707c <__sflush_r+0x6c>
 8007142:	f8d8 3000 	ldr.w	r3, [r8]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0e1      	beq.n	800710e <__sflush_r+0xfe>
 800714a:	2b1d      	cmp	r3, #29
 800714c:	d007      	beq.n	800715e <__sflush_r+0x14e>
 800714e:	2b16      	cmp	r3, #22
 8007150:	d005      	beq.n	800715e <__sflush_r+0x14e>
 8007152:	89ab      	ldrh	r3, [r5, #12]
 8007154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007158:	81ab      	strh	r3, [r5, #12]
 800715a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800715e:	f8c8 4000 	str.w	r4, [r8]
 8007162:	e7b2      	b.n	80070ca <__sflush_r+0xba>

08007164 <_fflush_r>:
 8007164:	b510      	push	{r4, lr}
 8007166:	4604      	mov	r4, r0
 8007168:	b082      	sub	sp, #8
 800716a:	b108      	cbz	r0, 8007170 <_fflush_r+0xc>
 800716c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800716e:	b153      	cbz	r3, 8007186 <_fflush_r+0x22>
 8007170:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8007174:	b908      	cbnz	r0, 800717a <_fflush_r+0x16>
 8007176:	b002      	add	sp, #8
 8007178:	bd10      	pop	{r4, pc}
 800717a:	4620      	mov	r0, r4
 800717c:	b002      	add	sp, #8
 800717e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007182:	f7ff bf45 	b.w	8007010 <__sflush_r>
 8007186:	9101      	str	r1, [sp, #4]
 8007188:	f000 f880 	bl	800728c <__sinit>
 800718c:	9901      	ldr	r1, [sp, #4]
 800718e:	e7ef      	b.n	8007170 <_fflush_r+0xc>

08007190 <_cleanup_r>:
 8007190:	4901      	ldr	r1, [pc, #4]	; (8007198 <_cleanup_r+0x8>)
 8007192:	f000 bb99 	b.w	80078c8 <_fwalk_reent>
 8007196:	bf00      	nop
 8007198:	08008e61 	.word	0x08008e61

0800719c <__sinit.part.1>:
 800719c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a0:	4b35      	ldr	r3, [pc, #212]	; (8007278 <__sinit.part.1+0xdc>)
 80071a2:	6845      	ldr	r5, [r0, #4]
 80071a4:	63c3      	str	r3, [r0, #60]	; 0x3c
 80071a6:	2400      	movs	r4, #0
 80071a8:	4607      	mov	r7, r0
 80071aa:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 80071ae:	2304      	movs	r3, #4
 80071b0:	2103      	movs	r1, #3
 80071b2:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 80071b6:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 80071ba:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 80071be:	b083      	sub	sp, #12
 80071c0:	602c      	str	r4, [r5, #0]
 80071c2:	606c      	str	r4, [r5, #4]
 80071c4:	60ac      	str	r4, [r5, #8]
 80071c6:	666c      	str	r4, [r5, #100]	; 0x64
 80071c8:	81ec      	strh	r4, [r5, #14]
 80071ca:	612c      	str	r4, [r5, #16]
 80071cc:	616c      	str	r4, [r5, #20]
 80071ce:	61ac      	str	r4, [r5, #24]
 80071d0:	81ab      	strh	r3, [r5, #12]
 80071d2:	4621      	mov	r1, r4
 80071d4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80071d8:	2208      	movs	r2, #8
 80071da:	f000 ff59 	bl	8008090 <memset>
 80071de:	68be      	ldr	r6, [r7, #8]
 80071e0:	f8df b098 	ldr.w	fp, [pc, #152]	; 800727c <__sinit.part.1+0xe0>
 80071e4:	f8df a098 	ldr.w	sl, [pc, #152]	; 8007280 <__sinit.part.1+0xe4>
 80071e8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8007284 <__sinit.part.1+0xe8>
 80071ec:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8007288 <__sinit.part.1+0xec>
 80071f0:	f8c5 b020 	str.w	fp, [r5, #32]
 80071f4:	2301      	movs	r3, #1
 80071f6:	2209      	movs	r2, #9
 80071f8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80071fc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8007200:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8007204:	61ed      	str	r5, [r5, #28]
 8007206:	4621      	mov	r1, r4
 8007208:	81f3      	strh	r3, [r6, #14]
 800720a:	81b2      	strh	r2, [r6, #12]
 800720c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8007210:	6034      	str	r4, [r6, #0]
 8007212:	6074      	str	r4, [r6, #4]
 8007214:	60b4      	str	r4, [r6, #8]
 8007216:	6674      	str	r4, [r6, #100]	; 0x64
 8007218:	6134      	str	r4, [r6, #16]
 800721a:	6174      	str	r4, [r6, #20]
 800721c:	61b4      	str	r4, [r6, #24]
 800721e:	2208      	movs	r2, #8
 8007220:	9301      	str	r3, [sp, #4]
 8007222:	f000 ff35 	bl	8008090 <memset>
 8007226:	68fd      	ldr	r5, [r7, #12]
 8007228:	61f6      	str	r6, [r6, #28]
 800722a:	2012      	movs	r0, #18
 800722c:	2202      	movs	r2, #2
 800722e:	f8c6 b020 	str.w	fp, [r6, #32]
 8007232:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8007236:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800723a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800723e:	4621      	mov	r1, r4
 8007240:	81a8      	strh	r0, [r5, #12]
 8007242:	81ea      	strh	r2, [r5, #14]
 8007244:	602c      	str	r4, [r5, #0]
 8007246:	606c      	str	r4, [r5, #4]
 8007248:	60ac      	str	r4, [r5, #8]
 800724a:	666c      	str	r4, [r5, #100]	; 0x64
 800724c:	612c      	str	r4, [r5, #16]
 800724e:	616c      	str	r4, [r5, #20]
 8007250:	61ac      	str	r4, [r5, #24]
 8007252:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8007256:	2208      	movs	r2, #8
 8007258:	f000 ff1a 	bl	8008090 <memset>
 800725c:	9b01      	ldr	r3, [sp, #4]
 800725e:	61ed      	str	r5, [r5, #28]
 8007260:	f8c5 b020 	str.w	fp, [r5, #32]
 8007264:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8007268:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800726c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8007270:	63bb      	str	r3, [r7, #56]	; 0x38
 8007272:	b003      	add	sp, #12
 8007274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007278:	08007191 	.word	0x08007191
 800727c:	08008c19 	.word	0x08008c19
 8007280:	08008c3d 	.word	0x08008c3d
 8007284:	08008c75 	.word	0x08008c75
 8007288:	08008c95 	.word	0x08008c95

0800728c <__sinit>:
 800728c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800728e:	b103      	cbz	r3, 8007292 <__sinit+0x6>
 8007290:	4770      	bx	lr
 8007292:	f7ff bf83 	b.w	800719c <__sinit.part.1>
 8007296:	bf00      	nop

08007298 <__sfp_lock_acquire>:
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop

0800729c <__sfp_lock_release>:
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop

080072a0 <_fputwc_r>:
 80072a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a4:	8993      	ldrh	r3, [r2, #12]
 80072a6:	4614      	mov	r4, r2
 80072a8:	049a      	lsls	r2, r3, #18
 80072aa:	b082      	sub	sp, #8
 80072ac:	4607      	mov	r7, r0
 80072ae:	460e      	mov	r6, r1
 80072b0:	d406      	bmi.n	80072c0 <_fputwc_r+0x20>
 80072b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80072b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80072b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072bc:	81a3      	strh	r3, [r4, #12]
 80072be:	6662      	str	r2, [r4, #100]	; 0x64
 80072c0:	f000 fb30 	bl	8007924 <__locale_mb_cur_max>
 80072c4:	2801      	cmp	r0, #1
 80072c6:	d041      	beq.n	800734c <_fputwc_r+0xac>
 80072c8:	4638      	mov	r0, r7
 80072ca:	a901      	add	r1, sp, #4
 80072cc:	4632      	mov	r2, r6
 80072ce:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80072d2:	f001 fd37 	bl	8008d44 <_wcrtomb_r>
 80072d6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80072da:	4680      	mov	r8, r0
 80072dc:	d02f      	beq.n	800733e <_fputwc_r+0x9e>
 80072de:	2800      	cmp	r0, #0
 80072e0:	d03c      	beq.n	800735c <_fputwc_r+0xbc>
 80072e2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80072e6:	2500      	movs	r5, #0
 80072e8:	e009      	b.n	80072fe <_fputwc_r+0x5e>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	7019      	strb	r1, [r3, #0]
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	3301      	adds	r3, #1
 80072f2:	6023      	str	r3, [r4, #0]
 80072f4:	3501      	adds	r5, #1
 80072f6:	45a8      	cmp	r8, r5
 80072f8:	d930      	bls.n	800735c <_fputwc_r+0xbc>
 80072fa:	ab01      	add	r3, sp, #4
 80072fc:	5d59      	ldrb	r1, [r3, r5]
 80072fe:	68a3      	ldr	r3, [r4, #8]
 8007300:	3b01      	subs	r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	60a3      	str	r3, [r4, #8]
 8007306:	daf0      	bge.n	80072ea <_fputwc_r+0x4a>
 8007308:	69a2      	ldr	r2, [r4, #24]
 800730a:	4293      	cmp	r3, r2
 800730c:	db07      	blt.n	800731e <_fputwc_r+0x7e>
 800730e:	6823      	ldr	r3, [r4, #0]
 8007310:	7019      	strb	r1, [r3, #0]
 8007312:	6823      	ldr	r3, [r4, #0]
 8007314:	7819      	ldrb	r1, [r3, #0]
 8007316:	290a      	cmp	r1, #10
 8007318:	f103 0301 	add.w	r3, r3, #1
 800731c:	d1e9      	bne.n	80072f2 <_fputwc_r+0x52>
 800731e:	4638      	mov	r0, r7
 8007320:	4622      	mov	r2, r4
 8007322:	f001 fcbb 	bl	8008c9c <__swbuf_r>
 8007326:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800732a:	fab0 f080 	clz	r0, r0
 800732e:	0940      	lsrs	r0, r0, #5
 8007330:	2800      	cmp	r0, #0
 8007332:	d0df      	beq.n	80072f4 <_fputwc_r+0x54>
 8007334:	f04f 30ff 	mov.w	r0, #4294967295
 8007338:	b002      	add	sp, #8
 800733a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800733e:	89a3      	ldrh	r3, [r4, #12]
 8007340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007344:	81a3      	strh	r3, [r4, #12]
 8007346:	b002      	add	sp, #8
 8007348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800734c:	1e73      	subs	r3, r6, #1
 800734e:	2bfe      	cmp	r3, #254	; 0xfe
 8007350:	d8ba      	bhi.n	80072c8 <_fputwc_r+0x28>
 8007352:	b2f1      	uxtb	r1, r6
 8007354:	4680      	mov	r8, r0
 8007356:	f88d 1004 	strb.w	r1, [sp, #4]
 800735a:	e7c4      	b.n	80072e6 <_fputwc_r+0x46>
 800735c:	4630      	mov	r0, r6
 800735e:	b002      	add	sp, #8
 8007360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007364 <_malloc_trim_r>:
 8007364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007366:	4f23      	ldr	r7, [pc, #140]	; (80073f4 <_malloc_trim_r+0x90>)
 8007368:	460c      	mov	r4, r1
 800736a:	4606      	mov	r6, r0
 800736c:	f000 fede 	bl	800812c <__malloc_lock>
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	685d      	ldr	r5, [r3, #4]
 8007374:	f025 0503 	bic.w	r5, r5, #3
 8007378:	1b29      	subs	r1, r5, r4
 800737a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 800737e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8007382:	f021 010f 	bic.w	r1, r1, #15
 8007386:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800738a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800738e:	db07      	blt.n	80073a0 <_malloc_trim_r+0x3c>
 8007390:	4630      	mov	r0, r6
 8007392:	2100      	movs	r1, #0
 8007394:	f001 fbe4 	bl	8008b60 <_sbrk_r>
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	442b      	add	r3, r5
 800739c:	4298      	cmp	r0, r3
 800739e:	d004      	beq.n	80073aa <_malloc_trim_r+0x46>
 80073a0:	4630      	mov	r0, r6
 80073a2:	f000 fec5 	bl	8008130 <__malloc_unlock>
 80073a6:	2000      	movs	r0, #0
 80073a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073aa:	4630      	mov	r0, r6
 80073ac:	4261      	negs	r1, r4
 80073ae:	f001 fbd7 	bl	8008b60 <_sbrk_r>
 80073b2:	3001      	adds	r0, #1
 80073b4:	d00d      	beq.n	80073d2 <_malloc_trim_r+0x6e>
 80073b6:	4b10      	ldr	r3, [pc, #64]	; (80073f8 <_malloc_trim_r+0x94>)
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	6819      	ldr	r1, [r3, #0]
 80073bc:	1b2d      	subs	r5, r5, r4
 80073be:	f045 0501 	orr.w	r5, r5, #1
 80073c2:	4630      	mov	r0, r6
 80073c4:	1b09      	subs	r1, r1, r4
 80073c6:	6055      	str	r5, [r2, #4]
 80073c8:	6019      	str	r1, [r3, #0]
 80073ca:	f000 feb1 	bl	8008130 <__malloc_unlock>
 80073ce:	2001      	movs	r0, #1
 80073d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073d2:	4630      	mov	r0, r6
 80073d4:	2100      	movs	r1, #0
 80073d6:	f001 fbc3 	bl	8008b60 <_sbrk_r>
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	1a83      	subs	r3, r0, r2
 80073de:	2b0f      	cmp	r3, #15
 80073e0:	ddde      	ble.n	80073a0 <_malloc_trim_r+0x3c>
 80073e2:	4c06      	ldr	r4, [pc, #24]	; (80073fc <_malloc_trim_r+0x98>)
 80073e4:	4904      	ldr	r1, [pc, #16]	; (80073f8 <_malloc_trim_r+0x94>)
 80073e6:	6824      	ldr	r4, [r4, #0]
 80073e8:	f043 0301 	orr.w	r3, r3, #1
 80073ec:	1b00      	subs	r0, r0, r4
 80073ee:	6053      	str	r3, [r2, #4]
 80073f0:	6008      	str	r0, [r1, #0]
 80073f2:	e7d5      	b.n	80073a0 <_malloc_trim_r+0x3c>
 80073f4:	20000510 	.word	0x20000510
 80073f8:	20001350 	.word	0x20001350
 80073fc:	2000091c 	.word	0x2000091c

08007400 <_free_r>:
 8007400:	2900      	cmp	r1, #0
 8007402:	d04e      	beq.n	80074a2 <_free_r+0xa2>
 8007404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007408:	460c      	mov	r4, r1
 800740a:	4680      	mov	r8, r0
 800740c:	f000 fe8e 	bl	800812c <__malloc_lock>
 8007410:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8007414:	4962      	ldr	r1, [pc, #392]	; (80075a0 <_free_r+0x1a0>)
 8007416:	f027 0201 	bic.w	r2, r7, #1
 800741a:	f1a4 0508 	sub.w	r5, r4, #8
 800741e:	18ab      	adds	r3, r5, r2
 8007420:	688e      	ldr	r6, [r1, #8]
 8007422:	6858      	ldr	r0, [r3, #4]
 8007424:	429e      	cmp	r6, r3
 8007426:	f020 0003 	bic.w	r0, r0, #3
 800742a:	d05a      	beq.n	80074e2 <_free_r+0xe2>
 800742c:	07fe      	lsls	r6, r7, #31
 800742e:	6058      	str	r0, [r3, #4]
 8007430:	d40b      	bmi.n	800744a <_free_r+0x4a>
 8007432:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8007436:	1bed      	subs	r5, r5, r7
 8007438:	f101 0e08 	add.w	lr, r1, #8
 800743c:	68ac      	ldr	r4, [r5, #8]
 800743e:	4574      	cmp	r4, lr
 8007440:	443a      	add	r2, r7
 8007442:	d067      	beq.n	8007514 <_free_r+0x114>
 8007444:	68ef      	ldr	r7, [r5, #12]
 8007446:	60e7      	str	r7, [r4, #12]
 8007448:	60bc      	str	r4, [r7, #8]
 800744a:	181c      	adds	r4, r3, r0
 800744c:	6864      	ldr	r4, [r4, #4]
 800744e:	07e4      	lsls	r4, r4, #31
 8007450:	d40c      	bmi.n	800746c <_free_r+0x6c>
 8007452:	4f54      	ldr	r7, [pc, #336]	; (80075a4 <_free_r+0x1a4>)
 8007454:	689c      	ldr	r4, [r3, #8]
 8007456:	42bc      	cmp	r4, r7
 8007458:	4402      	add	r2, r0
 800745a:	d07c      	beq.n	8007556 <_free_r+0x156>
 800745c:	68d8      	ldr	r0, [r3, #12]
 800745e:	60e0      	str	r0, [r4, #12]
 8007460:	f042 0301 	orr.w	r3, r2, #1
 8007464:	6084      	str	r4, [r0, #8]
 8007466:	606b      	str	r3, [r5, #4]
 8007468:	50aa      	str	r2, [r5, r2]
 800746a:	e003      	b.n	8007474 <_free_r+0x74>
 800746c:	f042 0301 	orr.w	r3, r2, #1
 8007470:	606b      	str	r3, [r5, #4]
 8007472:	50aa      	str	r2, [r5, r2]
 8007474:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007478:	d214      	bcs.n	80074a4 <_free_r+0xa4>
 800747a:	08d2      	lsrs	r2, r2, #3
 800747c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8007480:	6848      	ldr	r0, [r1, #4]
 8007482:	689f      	ldr	r7, [r3, #8]
 8007484:	60af      	str	r7, [r5, #8]
 8007486:	1092      	asrs	r2, r2, #2
 8007488:	2401      	movs	r4, #1
 800748a:	fa04 f202 	lsl.w	r2, r4, r2
 800748e:	4310      	orrs	r0, r2
 8007490:	60eb      	str	r3, [r5, #12]
 8007492:	6048      	str	r0, [r1, #4]
 8007494:	609d      	str	r5, [r3, #8]
 8007496:	60fd      	str	r5, [r7, #12]
 8007498:	4640      	mov	r0, r8
 800749a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800749e:	f000 be47 	b.w	8008130 <__malloc_unlock>
 80074a2:	4770      	bx	lr
 80074a4:	0a53      	lsrs	r3, r2, #9
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d847      	bhi.n	800753a <_free_r+0x13a>
 80074aa:	0993      	lsrs	r3, r2, #6
 80074ac:	f103 0438 	add.w	r4, r3, #56	; 0x38
 80074b0:	0060      	lsls	r0, r4, #1
 80074b2:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80074b6:	493a      	ldr	r1, [pc, #232]	; (80075a0 <_free_r+0x1a0>)
 80074b8:	6883      	ldr	r3, [r0, #8]
 80074ba:	4283      	cmp	r3, r0
 80074bc:	d043      	beq.n	8007546 <_free_r+0x146>
 80074be:	6859      	ldr	r1, [r3, #4]
 80074c0:	f021 0103 	bic.w	r1, r1, #3
 80074c4:	4291      	cmp	r1, r2
 80074c6:	d902      	bls.n	80074ce <_free_r+0xce>
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	4298      	cmp	r0, r3
 80074cc:	d1f7      	bne.n	80074be <_free_r+0xbe>
 80074ce:	68da      	ldr	r2, [r3, #12]
 80074d0:	60ea      	str	r2, [r5, #12]
 80074d2:	60ab      	str	r3, [r5, #8]
 80074d4:	4640      	mov	r0, r8
 80074d6:	6095      	str	r5, [r2, #8]
 80074d8:	60dd      	str	r5, [r3, #12]
 80074da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074de:	f000 be27 	b.w	8008130 <__malloc_unlock>
 80074e2:	07ff      	lsls	r7, r7, #31
 80074e4:	4402      	add	r2, r0
 80074e6:	d407      	bmi.n	80074f8 <_free_r+0xf8>
 80074e8:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80074ec:	1aed      	subs	r5, r5, r3
 80074ee:	441a      	add	r2, r3
 80074f0:	68a8      	ldr	r0, [r5, #8]
 80074f2:	68eb      	ldr	r3, [r5, #12]
 80074f4:	60c3      	str	r3, [r0, #12]
 80074f6:	6098      	str	r0, [r3, #8]
 80074f8:	4b2b      	ldr	r3, [pc, #172]	; (80075a8 <_free_r+0x1a8>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f042 0001 	orr.w	r0, r2, #1
 8007500:	429a      	cmp	r2, r3
 8007502:	6068      	str	r0, [r5, #4]
 8007504:	608d      	str	r5, [r1, #8]
 8007506:	d3c7      	bcc.n	8007498 <_free_r+0x98>
 8007508:	4b28      	ldr	r3, [pc, #160]	; (80075ac <_free_r+0x1ac>)
 800750a:	4640      	mov	r0, r8
 800750c:	6819      	ldr	r1, [r3, #0]
 800750e:	f7ff ff29 	bl	8007364 <_malloc_trim_r>
 8007512:	e7c1      	b.n	8007498 <_free_r+0x98>
 8007514:	1819      	adds	r1, r3, r0
 8007516:	6849      	ldr	r1, [r1, #4]
 8007518:	07c9      	lsls	r1, r1, #31
 800751a:	d409      	bmi.n	8007530 <_free_r+0x130>
 800751c:	68d9      	ldr	r1, [r3, #12]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	4402      	add	r2, r0
 8007522:	f042 0001 	orr.w	r0, r2, #1
 8007526:	60d9      	str	r1, [r3, #12]
 8007528:	608b      	str	r3, [r1, #8]
 800752a:	6068      	str	r0, [r5, #4]
 800752c:	50aa      	str	r2, [r5, r2]
 800752e:	e7b3      	b.n	8007498 <_free_r+0x98>
 8007530:	f042 0301 	orr.w	r3, r2, #1
 8007534:	606b      	str	r3, [r5, #4]
 8007536:	50aa      	str	r2, [r5, r2]
 8007538:	e7ae      	b.n	8007498 <_free_r+0x98>
 800753a:	2b14      	cmp	r3, #20
 800753c:	d814      	bhi.n	8007568 <_free_r+0x168>
 800753e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8007542:	0060      	lsls	r0, r4, #1
 8007544:	e7b5      	b.n	80074b2 <_free_r+0xb2>
 8007546:	684a      	ldr	r2, [r1, #4]
 8007548:	10a4      	asrs	r4, r4, #2
 800754a:	2001      	movs	r0, #1
 800754c:	40a0      	lsls	r0, r4
 800754e:	4302      	orrs	r2, r0
 8007550:	604a      	str	r2, [r1, #4]
 8007552:	461a      	mov	r2, r3
 8007554:	e7bc      	b.n	80074d0 <_free_r+0xd0>
 8007556:	f042 0301 	orr.w	r3, r2, #1
 800755a:	614d      	str	r5, [r1, #20]
 800755c:	610d      	str	r5, [r1, #16]
 800755e:	60ec      	str	r4, [r5, #12]
 8007560:	60ac      	str	r4, [r5, #8]
 8007562:	606b      	str	r3, [r5, #4]
 8007564:	50aa      	str	r2, [r5, r2]
 8007566:	e797      	b.n	8007498 <_free_r+0x98>
 8007568:	2b54      	cmp	r3, #84	; 0x54
 800756a:	d804      	bhi.n	8007576 <_free_r+0x176>
 800756c:	0b13      	lsrs	r3, r2, #12
 800756e:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8007572:	0060      	lsls	r0, r4, #1
 8007574:	e79d      	b.n	80074b2 <_free_r+0xb2>
 8007576:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800757a:	d804      	bhi.n	8007586 <_free_r+0x186>
 800757c:	0bd3      	lsrs	r3, r2, #15
 800757e:	f103 0477 	add.w	r4, r3, #119	; 0x77
 8007582:	0060      	lsls	r0, r4, #1
 8007584:	e795      	b.n	80074b2 <_free_r+0xb2>
 8007586:	f240 5054 	movw	r0, #1364	; 0x554
 800758a:	4283      	cmp	r3, r0
 800758c:	d804      	bhi.n	8007598 <_free_r+0x198>
 800758e:	0c93      	lsrs	r3, r2, #18
 8007590:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8007594:	0060      	lsls	r0, r4, #1
 8007596:	e78c      	b.n	80074b2 <_free_r+0xb2>
 8007598:	20fc      	movs	r0, #252	; 0xfc
 800759a:	247e      	movs	r4, #126	; 0x7e
 800759c:	e789      	b.n	80074b2 <_free_r+0xb2>
 800759e:	bf00      	nop
 80075a0:	20000510 	.word	0x20000510
 80075a4:	20000518 	.word	0x20000518
 80075a8:	20000918 	.word	0x20000918
 80075ac:	2000134c 	.word	0x2000134c

080075b0 <__sfvwrite_r>:
 80075b0:	6893      	ldr	r3, [r2, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d07a      	beq.n	80076ac <__sfvwrite_r+0xfc>
 80075b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ba:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 80075be:	f01e 0f08 	tst.w	lr, #8
 80075c2:	b083      	sub	sp, #12
 80075c4:	460c      	mov	r4, r1
 80075c6:	4681      	mov	r9, r0
 80075c8:	4616      	mov	r6, r2
 80075ca:	d026      	beq.n	800761a <__sfvwrite_r+0x6a>
 80075cc:	690b      	ldr	r3, [r1, #16]
 80075ce:	b323      	cbz	r3, 800761a <__sfvwrite_r+0x6a>
 80075d0:	f00e 0802 	and.w	r8, lr, #2
 80075d4:	fa1f f088 	uxth.w	r0, r8
 80075d8:	6835      	ldr	r5, [r6, #0]
 80075da:	b370      	cbz	r0, 800763a <__sfvwrite_r+0x8a>
 80075dc:	f04f 0a00 	mov.w	sl, #0
 80075e0:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 80078c4 <__sfvwrite_r+0x314>
 80075e4:	46d0      	mov	r8, sl
 80075e6:	45d8      	cmp	r8, fp
 80075e8:	4643      	mov	r3, r8
 80075ea:	4652      	mov	r2, sl
 80075ec:	bf28      	it	cs
 80075ee:	465b      	movcs	r3, fp
 80075f0:	4648      	mov	r0, r9
 80075f2:	f1b8 0f00 	cmp.w	r8, #0
 80075f6:	d053      	beq.n	80076a0 <__sfvwrite_r+0xf0>
 80075f8:	69e1      	ldr	r1, [r4, #28]
 80075fa:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80075fc:	47b8      	blx	r7
 80075fe:	2800      	cmp	r0, #0
 8007600:	dd73      	ble.n	80076ea <__sfvwrite_r+0x13a>
 8007602:	68b3      	ldr	r3, [r6, #8]
 8007604:	1a1b      	subs	r3, r3, r0
 8007606:	4482      	add	sl, r0
 8007608:	ebc0 0808 	rsb	r8, r0, r8
 800760c:	60b3      	str	r3, [r6, #8]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e9      	bne.n	80075e6 <__sfvwrite_r+0x36>
 8007612:	2000      	movs	r0, #0
 8007614:	b003      	add	sp, #12
 8007616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761a:	4648      	mov	r0, r9
 800761c:	4621      	mov	r1, r4
 800761e:	f7fe fca9 	bl	8005f74 <__swsetup_r>
 8007622:	2800      	cmp	r0, #0
 8007624:	f040 8145 	bne.w	80078b2 <__sfvwrite_r+0x302>
 8007628:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800762c:	6835      	ldr	r5, [r6, #0]
 800762e:	f00e 0802 	and.w	r8, lr, #2
 8007632:	fa1f f088 	uxth.w	r0, r8
 8007636:	2800      	cmp	r0, #0
 8007638:	d1d0      	bne.n	80075dc <__sfvwrite_r+0x2c>
 800763a:	f01e 0b01 	ands.w	fp, lr, #1
 800763e:	d15d      	bne.n	80076fc <__sfvwrite_r+0x14c>
 8007640:	46d8      	mov	r8, fp
 8007642:	f1b8 0f00 	cmp.w	r8, #0
 8007646:	d025      	beq.n	8007694 <__sfvwrite_r+0xe4>
 8007648:	f41e 7f00 	tst.w	lr, #512	; 0x200
 800764c:	68a7      	ldr	r7, [r4, #8]
 800764e:	d02f      	beq.n	80076b0 <__sfvwrite_r+0x100>
 8007650:	45b8      	cmp	r8, r7
 8007652:	46ba      	mov	sl, r7
 8007654:	f0c0 80a9 	bcc.w	80077aa <__sfvwrite_r+0x1fa>
 8007658:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 800765c:	f040 80b6 	bne.w	80077cc <__sfvwrite_r+0x21c>
 8007660:	6820      	ldr	r0, [r4, #0]
 8007662:	4652      	mov	r2, sl
 8007664:	4659      	mov	r1, fp
 8007666:	f000 fcaf 	bl	8007fc8 <memmove>
 800766a:	68a0      	ldr	r0, [r4, #8]
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	1bc0      	subs	r0, r0, r7
 8007670:	eb02 030a 	add.w	r3, r2, sl
 8007674:	60a0      	str	r0, [r4, #8]
 8007676:	6023      	str	r3, [r4, #0]
 8007678:	4640      	mov	r0, r8
 800767a:	68b3      	ldr	r3, [r6, #8]
 800767c:	1a1b      	subs	r3, r3, r0
 800767e:	4483      	add	fp, r0
 8007680:	ebc0 0808 	rsb	r8, r0, r8
 8007684:	60b3      	str	r3, [r6, #8]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d0c3      	beq.n	8007612 <__sfvwrite_r+0x62>
 800768a:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800768e:	f1b8 0f00 	cmp.w	r8, #0
 8007692:	d1d9      	bne.n	8007648 <__sfvwrite_r+0x98>
 8007694:	f8d5 b000 	ldr.w	fp, [r5]
 8007698:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800769c:	3508      	adds	r5, #8
 800769e:	e7d0      	b.n	8007642 <__sfvwrite_r+0x92>
 80076a0:	f8d5 a000 	ldr.w	sl, [r5]
 80076a4:	f8d5 8004 	ldr.w	r8, [r5, #4]
 80076a8:	3508      	adds	r5, #8
 80076aa:	e79c      	b.n	80075e6 <__sfvwrite_r+0x36>
 80076ac:	2000      	movs	r0, #0
 80076ae:	4770      	bx	lr
 80076b0:	6820      	ldr	r0, [r4, #0]
 80076b2:	6923      	ldr	r3, [r4, #16]
 80076b4:	4298      	cmp	r0, r3
 80076b6:	d803      	bhi.n	80076c0 <__sfvwrite_r+0x110>
 80076b8:	6962      	ldr	r2, [r4, #20]
 80076ba:	4590      	cmp	r8, r2
 80076bc:	f080 80b9 	bcs.w	8007832 <__sfvwrite_r+0x282>
 80076c0:	4547      	cmp	r7, r8
 80076c2:	bf28      	it	cs
 80076c4:	4647      	movcs	r7, r8
 80076c6:	463a      	mov	r2, r7
 80076c8:	4659      	mov	r1, fp
 80076ca:	f000 fc7d 	bl	8007fc8 <memmove>
 80076ce:	68a3      	ldr	r3, [r4, #8]
 80076d0:	6822      	ldr	r2, [r4, #0]
 80076d2:	1bdb      	subs	r3, r3, r7
 80076d4:	443a      	add	r2, r7
 80076d6:	60a3      	str	r3, [r4, #8]
 80076d8:	6022      	str	r2, [r4, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d14a      	bne.n	8007774 <__sfvwrite_r+0x1c4>
 80076de:	4648      	mov	r0, r9
 80076e0:	4621      	mov	r1, r4
 80076e2:	f7ff fd3f 	bl	8007164 <_fflush_r>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	d044      	beq.n	8007774 <__sfvwrite_r+0x1c4>
 80076ea:	89a3      	ldrh	r3, [r4, #12]
 80076ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076f0:	f04f 30ff 	mov.w	r0, #4294967295
 80076f4:	81a3      	strh	r3, [r4, #12]
 80076f6:	b003      	add	sp, #12
 80076f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076fc:	4680      	mov	r8, r0
 80076fe:	9000      	str	r0, [sp, #0]
 8007700:	4683      	mov	fp, r0
 8007702:	4682      	mov	sl, r0
 8007704:	f1ba 0f00 	cmp.w	sl, #0
 8007708:	d02c      	beq.n	8007764 <__sfvwrite_r+0x1b4>
 800770a:	9b00      	ldr	r3, [sp, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d050      	beq.n	80077b2 <__sfvwrite_r+0x202>
 8007710:	6820      	ldr	r0, [r4, #0]
 8007712:	6921      	ldr	r1, [r4, #16]
 8007714:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8007718:	6962      	ldr	r2, [r4, #20]
 800771a:	45d0      	cmp	r8, sl
 800771c:	4643      	mov	r3, r8
 800771e:	bf28      	it	cs
 8007720:	4653      	movcs	r3, sl
 8007722:	4288      	cmp	r0, r1
 8007724:	461f      	mov	r7, r3
 8007726:	d904      	bls.n	8007732 <__sfvwrite_r+0x182>
 8007728:	eb0e 0c02 	add.w	ip, lr, r2
 800772c:	4563      	cmp	r3, ip
 800772e:	f300 8092 	bgt.w	8007856 <__sfvwrite_r+0x2a6>
 8007732:	4293      	cmp	r3, r2
 8007734:	db20      	blt.n	8007778 <__sfvwrite_r+0x1c8>
 8007736:	4613      	mov	r3, r2
 8007738:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800773a:	69e1      	ldr	r1, [r4, #28]
 800773c:	4648      	mov	r0, r9
 800773e:	465a      	mov	r2, fp
 8007740:	47b8      	blx	r7
 8007742:	1e07      	subs	r7, r0, #0
 8007744:	ddd1      	ble.n	80076ea <__sfvwrite_r+0x13a>
 8007746:	ebb8 0807 	subs.w	r8, r8, r7
 800774a:	d025      	beq.n	8007798 <__sfvwrite_r+0x1e8>
 800774c:	68b3      	ldr	r3, [r6, #8]
 800774e:	1bdb      	subs	r3, r3, r7
 8007750:	44bb      	add	fp, r7
 8007752:	ebc7 0a0a 	rsb	sl, r7, sl
 8007756:	60b3      	str	r3, [r6, #8]
 8007758:	2b00      	cmp	r3, #0
 800775a:	f43f af5a 	beq.w	8007612 <__sfvwrite_r+0x62>
 800775e:	f1ba 0f00 	cmp.w	sl, #0
 8007762:	d1d2      	bne.n	800770a <__sfvwrite_r+0x15a>
 8007764:	2300      	movs	r3, #0
 8007766:	f8d5 b000 	ldr.w	fp, [r5]
 800776a:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	3508      	adds	r5, #8
 8007772:	e7c7      	b.n	8007704 <__sfvwrite_r+0x154>
 8007774:	4638      	mov	r0, r7
 8007776:	e780      	b.n	800767a <__sfvwrite_r+0xca>
 8007778:	461a      	mov	r2, r3
 800777a:	4659      	mov	r1, fp
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	f000 fc23 	bl	8007fc8 <memmove>
 8007782:	68a2      	ldr	r2, [r4, #8]
 8007784:	6821      	ldr	r1, [r4, #0]
 8007786:	9b01      	ldr	r3, [sp, #4]
 8007788:	ebb8 0807 	subs.w	r8, r8, r7
 800778c:	eba2 0203 	sub.w	r2, r2, r3
 8007790:	440b      	add	r3, r1
 8007792:	60a2      	str	r2, [r4, #8]
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	d1d9      	bne.n	800774c <__sfvwrite_r+0x19c>
 8007798:	4648      	mov	r0, r9
 800779a:	4621      	mov	r1, r4
 800779c:	f7ff fce2 	bl	8007164 <_fflush_r>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d1a2      	bne.n	80076ea <__sfvwrite_r+0x13a>
 80077a4:	f8cd 8000 	str.w	r8, [sp]
 80077a8:	e7d0      	b.n	800774c <__sfvwrite_r+0x19c>
 80077aa:	6820      	ldr	r0, [r4, #0]
 80077ac:	4647      	mov	r7, r8
 80077ae:	46c2      	mov	sl, r8
 80077b0:	e757      	b.n	8007662 <__sfvwrite_r+0xb2>
 80077b2:	4658      	mov	r0, fp
 80077b4:	210a      	movs	r1, #10
 80077b6:	4652      	mov	r2, sl
 80077b8:	f000 fbbc 	bl	8007f34 <memchr>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d073      	beq.n	80078a8 <__sfvwrite_r+0x2f8>
 80077c0:	3001      	adds	r0, #1
 80077c2:	2301      	movs	r3, #1
 80077c4:	ebcb 0800 	rsb	r8, fp, r0
 80077c8:	9300      	str	r3, [sp, #0]
 80077ca:	e7a1      	b.n	8007710 <__sfvwrite_r+0x160>
 80077cc:	6967      	ldr	r7, [r4, #20]
 80077ce:	6921      	ldr	r1, [r4, #16]
 80077d0:	6823      	ldr	r3, [r4, #0]
 80077d2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80077d6:	1a5b      	subs	r3, r3, r1
 80077d8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 80077dc:	1c58      	adds	r0, r3, #1
 80077de:	107f      	asrs	r7, r7, #1
 80077e0:	4440      	add	r0, r8
 80077e2:	4287      	cmp	r7, r0
 80077e4:	463a      	mov	r2, r7
 80077e6:	bf3c      	itt	cc
 80077e8:	4607      	movcc	r7, r0
 80077ea:	463a      	movcc	r2, r7
 80077ec:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	d046      	beq.n	8007882 <__sfvwrite_r+0x2d2>
 80077f4:	4611      	mov	r1, r2
 80077f6:	4648      	mov	r0, r9
 80077f8:	f000 f90e 	bl	8007a18 <_malloc_r>
 80077fc:	9b00      	ldr	r3, [sp, #0]
 80077fe:	4682      	mov	sl, r0
 8007800:	2800      	cmp	r0, #0
 8007802:	d059      	beq.n	80078b8 <__sfvwrite_r+0x308>
 8007804:	461a      	mov	r2, r3
 8007806:	6921      	ldr	r1, [r4, #16]
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	f7f8 fcc5 	bl	8000198 <memcpy>
 800780e:	89a2      	ldrh	r2, [r4, #12]
 8007810:	9b00      	ldr	r3, [sp, #0]
 8007812:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007816:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800781a:	81a2      	strh	r2, [r4, #12]
 800781c:	eb0a 0003 	add.w	r0, sl, r3
 8007820:	1afb      	subs	r3, r7, r3
 8007822:	f8c4 a010 	str.w	sl, [r4, #16]
 8007826:	6167      	str	r7, [r4, #20]
 8007828:	6020      	str	r0, [r4, #0]
 800782a:	60a3      	str	r3, [r4, #8]
 800782c:	4647      	mov	r7, r8
 800782e:	46c2      	mov	sl, r8
 8007830:	e717      	b.n	8007662 <__sfvwrite_r+0xb2>
 8007832:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007836:	4543      	cmp	r3, r8
 8007838:	bf28      	it	cs
 800783a:	4643      	movcs	r3, r8
 800783c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800783e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007842:	4648      	mov	r0, r9
 8007844:	fb03 f302 	mul.w	r3, r3, r2
 8007848:	69e1      	ldr	r1, [r4, #28]
 800784a:	465a      	mov	r2, fp
 800784c:	47b8      	blx	r7
 800784e:	2800      	cmp	r0, #0
 8007850:	f73f af13 	bgt.w	800767a <__sfvwrite_r+0xca>
 8007854:	e749      	b.n	80076ea <__sfvwrite_r+0x13a>
 8007856:	4662      	mov	r2, ip
 8007858:	4659      	mov	r1, fp
 800785a:	f8cd c004 	str.w	ip, [sp, #4]
 800785e:	f000 fbb3 	bl	8007fc8 <memmove>
 8007862:	6823      	ldr	r3, [r4, #0]
 8007864:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007868:	4463      	add	r3, ip
 800786a:	6023      	str	r3, [r4, #0]
 800786c:	4648      	mov	r0, r9
 800786e:	4621      	mov	r1, r4
 8007870:	f7ff fc78 	bl	8007164 <_fflush_r>
 8007874:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007878:	2800      	cmp	r0, #0
 800787a:	f47f af36 	bne.w	80076ea <__sfvwrite_r+0x13a>
 800787e:	4667      	mov	r7, ip
 8007880:	e761      	b.n	8007746 <__sfvwrite_r+0x196>
 8007882:	4648      	mov	r0, r9
 8007884:	f000 ff4a 	bl	800871c <_realloc_r>
 8007888:	9b00      	ldr	r3, [sp, #0]
 800788a:	4682      	mov	sl, r0
 800788c:	2800      	cmp	r0, #0
 800788e:	d1c5      	bne.n	800781c <__sfvwrite_r+0x26c>
 8007890:	4648      	mov	r0, r9
 8007892:	6921      	ldr	r1, [r4, #16]
 8007894:	f7ff fdb4 	bl	8007400 <_free_r>
 8007898:	89a3      	ldrh	r3, [r4, #12]
 800789a:	220c      	movs	r2, #12
 800789c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	f8c9 2000 	str.w	r2, [r9]
 80078a6:	e721      	b.n	80076ec <__sfvwrite_r+0x13c>
 80078a8:	2301      	movs	r3, #1
 80078aa:	f10a 0801 	add.w	r8, sl, #1
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	e72e      	b.n	8007710 <__sfvwrite_r+0x160>
 80078b2:	f04f 30ff 	mov.w	r0, #4294967295
 80078b6:	e6ad      	b.n	8007614 <__sfvwrite_r+0x64>
 80078b8:	230c      	movs	r3, #12
 80078ba:	f8c9 3000 	str.w	r3, [r9]
 80078be:	89a3      	ldrh	r3, [r4, #12]
 80078c0:	e714      	b.n	80076ec <__sfvwrite_r+0x13c>
 80078c2:	bf00      	nop
 80078c4:	7ffffc00 	.word	0x7ffffc00

080078c8 <_fwalk_reent>:
 80078c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078cc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 80078d0:	d01f      	beq.n	8007912 <_fwalk_reent+0x4a>
 80078d2:	4688      	mov	r8, r1
 80078d4:	4606      	mov	r6, r0
 80078d6:	f04f 0900 	mov.w	r9, #0
 80078da:	687d      	ldr	r5, [r7, #4]
 80078dc:	68bc      	ldr	r4, [r7, #8]
 80078de:	3d01      	subs	r5, #1
 80078e0:	d411      	bmi.n	8007906 <_fwalk_reent+0x3e>
 80078e2:	89a3      	ldrh	r3, [r4, #12]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	f105 35ff 	add.w	r5, r5, #4294967295
 80078ea:	d908      	bls.n	80078fe <_fwalk_reent+0x36>
 80078ec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 80078f0:	3301      	adds	r3, #1
 80078f2:	4621      	mov	r1, r4
 80078f4:	4630      	mov	r0, r6
 80078f6:	d002      	beq.n	80078fe <_fwalk_reent+0x36>
 80078f8:	47c0      	blx	r8
 80078fa:	ea49 0900 	orr.w	r9, r9, r0
 80078fe:	1c6b      	adds	r3, r5, #1
 8007900:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8007904:	d1ed      	bne.n	80078e2 <_fwalk_reent+0x1a>
 8007906:	683f      	ldr	r7, [r7, #0]
 8007908:	2f00      	cmp	r7, #0
 800790a:	d1e6      	bne.n	80078da <_fwalk_reent+0x12>
 800790c:	4648      	mov	r0, r9
 800790e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007912:	46b9      	mov	r9, r7
 8007914:	4648      	mov	r0, r9
 8007916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800791a:	bf00      	nop

0800791c <__locale_charset>:
 800791c:	4800      	ldr	r0, [pc, #0]	; (8007920 <__locale_charset+0x4>)
 800791e:	4770      	bx	lr
 8007920:	200004ec 	.word	0x200004ec

08007924 <__locale_mb_cur_max>:
 8007924:	4b01      	ldr	r3, [pc, #4]	; (800792c <__locale_mb_cur_max+0x8>)
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	2000050c 	.word	0x2000050c

08007930 <_localeconv_r>:
 8007930:	4800      	ldr	r0, [pc, #0]	; (8007934 <_localeconv_r+0x4>)
 8007932:	4770      	bx	lr
 8007934:	200004b4 	.word	0x200004b4

08007938 <__smakebuf_r>:
 8007938:	898b      	ldrh	r3, [r1, #12]
 800793a:	b29a      	uxth	r2, r3
 800793c:	f012 0f02 	tst.w	r2, #2
 8007940:	d13c      	bne.n	80079bc <__smakebuf_r+0x84>
 8007942:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007944:	460c      	mov	r4, r1
 8007946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800794a:	2900      	cmp	r1, #0
 800794c:	b091      	sub	sp, #68	; 0x44
 800794e:	4605      	mov	r5, r0
 8007950:	db19      	blt.n	8007986 <__smakebuf_r+0x4e>
 8007952:	aa01      	add	r2, sp, #4
 8007954:	f001 fac6 	bl	8008ee4 <_fstat_r>
 8007958:	2800      	cmp	r0, #0
 800795a:	db12      	blt.n	8007982 <__smakebuf_r+0x4a>
 800795c:	9b02      	ldr	r3, [sp, #8]
 800795e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007966:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 800796a:	fab7 f787 	clz	r7, r7
 800796e:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8007972:	d02a      	beq.n	80079ca <__smakebuf_r+0x92>
 8007974:	89a3      	ldrh	r3, [r4, #12]
 8007976:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800797a:	81a3      	strh	r3, [r4, #12]
 800797c:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8007980:	e00b      	b.n	800799a <__smakebuf_r+0x62>
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	b29a      	uxth	r2, r3
 8007986:	f012 0f80 	tst.w	r2, #128	; 0x80
 800798a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800798e:	81a3      	strh	r3, [r4, #12]
 8007990:	bf0c      	ite	eq
 8007992:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8007996:	2640      	movne	r6, #64	; 0x40
 8007998:	2700      	movs	r7, #0
 800799a:	4628      	mov	r0, r5
 800799c:	4631      	mov	r1, r6
 800799e:	f000 f83b 	bl	8007a18 <_malloc_r>
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	b340      	cbz	r0, 80079f8 <__smakebuf_r+0xc0>
 80079a6:	4a1a      	ldr	r2, [pc, #104]	; (8007a10 <__smakebuf_r+0xd8>)
 80079a8:	63ea      	str	r2, [r5, #60]	; 0x3c
 80079aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079ae:	81a3      	strh	r3, [r4, #12]
 80079b0:	6020      	str	r0, [r4, #0]
 80079b2:	6120      	str	r0, [r4, #16]
 80079b4:	6166      	str	r6, [r4, #20]
 80079b6:	b99f      	cbnz	r7, 80079e0 <__smakebuf_r+0xa8>
 80079b8:	b011      	add	sp, #68	; 0x44
 80079ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079bc:	f101 0343 	add.w	r3, r1, #67	; 0x43
 80079c0:	2201      	movs	r2, #1
 80079c2:	600b      	str	r3, [r1, #0]
 80079c4:	610b      	str	r3, [r1, #16]
 80079c6:	614a      	str	r2, [r1, #20]
 80079c8:	4770      	bx	lr
 80079ca:	4b12      	ldr	r3, [pc, #72]	; (8007a14 <__smakebuf_r+0xdc>)
 80079cc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d1d0      	bne.n	8007974 <__smakebuf_r+0x3c>
 80079d2:	89a3      	ldrh	r3, [r4, #12]
 80079d4:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80079d8:	4333      	orrs	r3, r6
 80079da:	81a3      	strh	r3, [r4, #12]
 80079dc:	64e6      	str	r6, [r4, #76]	; 0x4c
 80079de:	e7dc      	b.n	800799a <__smakebuf_r+0x62>
 80079e0:	4628      	mov	r0, r5
 80079e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079e6:	f001 fa91 	bl	8008f0c <_isatty_r>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	d0e4      	beq.n	80079b8 <__smakebuf_r+0x80>
 80079ee:	89a3      	ldrh	r3, [r4, #12]
 80079f0:	f043 0301 	orr.w	r3, r3, #1
 80079f4:	81a3      	strh	r3, [r4, #12]
 80079f6:	e7df      	b.n	80079b8 <__smakebuf_r+0x80>
 80079f8:	059a      	lsls	r2, r3, #22
 80079fa:	d4dd      	bmi.n	80079b8 <__smakebuf_r+0x80>
 80079fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a00:	f043 0302 	orr.w	r3, r3, #2
 8007a04:	2101      	movs	r1, #1
 8007a06:	81a3      	strh	r3, [r4, #12]
 8007a08:	6022      	str	r2, [r4, #0]
 8007a0a:	6122      	str	r2, [r4, #16]
 8007a0c:	6161      	str	r1, [r4, #20]
 8007a0e:	e7d3      	b.n	80079b8 <__smakebuf_r+0x80>
 8007a10:	08007191 	.word	0x08007191
 8007a14:	08008c75 	.word	0x08008c75

08007a18 <_malloc_r>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	f101 050b 	add.w	r5, r1, #11
 8007a20:	2d16      	cmp	r5, #22
 8007a22:	b083      	sub	sp, #12
 8007a24:	4606      	mov	r6, r0
 8007a26:	d927      	bls.n	8007a78 <_malloc_r+0x60>
 8007a28:	f035 0507 	bics.w	r5, r5, #7
 8007a2c:	f100 80b6 	bmi.w	8007b9c <_malloc_r+0x184>
 8007a30:	42a9      	cmp	r1, r5
 8007a32:	f200 80b3 	bhi.w	8007b9c <_malloc_r+0x184>
 8007a36:	f000 fb79 	bl	800812c <__malloc_lock>
 8007a3a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8007a3e:	d222      	bcs.n	8007a86 <_malloc_r+0x6e>
 8007a40:	4fc2      	ldr	r7, [pc, #776]	; (8007d4c <_malloc_r+0x334>)
 8007a42:	08e8      	lsrs	r0, r5, #3
 8007a44:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 8007a48:	68dc      	ldr	r4, [r3, #12]
 8007a4a:	429c      	cmp	r4, r3
 8007a4c:	f000 81c9 	beq.w	8007de2 <_malloc_r+0x3ca>
 8007a50:	6863      	ldr	r3, [r4, #4]
 8007a52:	68e1      	ldr	r1, [r4, #12]
 8007a54:	68a5      	ldr	r5, [r4, #8]
 8007a56:	f023 0303 	bic.w	r3, r3, #3
 8007a5a:	4423      	add	r3, r4
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	60e9      	str	r1, [r5, #12]
 8007a62:	f042 0201 	orr.w	r2, r2, #1
 8007a66:	608d      	str	r5, [r1, #8]
 8007a68:	605a      	str	r2, [r3, #4]
 8007a6a:	f000 fb61 	bl	8008130 <__malloc_unlock>
 8007a6e:	3408      	adds	r4, #8
 8007a70:	4620      	mov	r0, r4
 8007a72:	b003      	add	sp, #12
 8007a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a78:	2910      	cmp	r1, #16
 8007a7a:	f200 808f 	bhi.w	8007b9c <_malloc_r+0x184>
 8007a7e:	f000 fb55 	bl	800812c <__malloc_lock>
 8007a82:	2510      	movs	r5, #16
 8007a84:	e7dc      	b.n	8007a40 <_malloc_r+0x28>
 8007a86:	0a68      	lsrs	r0, r5, #9
 8007a88:	f000 808f 	beq.w	8007baa <_malloc_r+0x192>
 8007a8c:	2804      	cmp	r0, #4
 8007a8e:	f200 8154 	bhi.w	8007d3a <_malloc_r+0x322>
 8007a92:	09a8      	lsrs	r0, r5, #6
 8007a94:	3038      	adds	r0, #56	; 0x38
 8007a96:	0041      	lsls	r1, r0, #1
 8007a98:	4fac      	ldr	r7, [pc, #688]	; (8007d4c <_malloc_r+0x334>)
 8007a9a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8007a9e:	68cc      	ldr	r4, [r1, #12]
 8007aa0:	42a1      	cmp	r1, r4
 8007aa2:	d106      	bne.n	8007ab2 <_malloc_r+0x9a>
 8007aa4:	e00c      	b.n	8007ac0 <_malloc_r+0xa8>
 8007aa6:	2a00      	cmp	r2, #0
 8007aa8:	f280 8082 	bge.w	8007bb0 <_malloc_r+0x198>
 8007aac:	68e4      	ldr	r4, [r4, #12]
 8007aae:	42a1      	cmp	r1, r4
 8007ab0:	d006      	beq.n	8007ac0 <_malloc_r+0xa8>
 8007ab2:	6863      	ldr	r3, [r4, #4]
 8007ab4:	f023 0303 	bic.w	r3, r3, #3
 8007ab8:	1b5a      	subs	r2, r3, r5
 8007aba:	2a0f      	cmp	r2, #15
 8007abc:	ddf3      	ble.n	8007aa6 <_malloc_r+0x8e>
 8007abe:	3801      	subs	r0, #1
 8007ac0:	3001      	adds	r0, #1
 8007ac2:	49a2      	ldr	r1, [pc, #648]	; (8007d4c <_malloc_r+0x334>)
 8007ac4:	693c      	ldr	r4, [r7, #16]
 8007ac6:	f101 0e08 	add.w	lr, r1, #8
 8007aca:	4574      	cmp	r4, lr
 8007acc:	f000 817e 	beq.w	8007dcc <_malloc_r+0x3b4>
 8007ad0:	6863      	ldr	r3, [r4, #4]
 8007ad2:	f023 0303 	bic.w	r3, r3, #3
 8007ad6:	1b5a      	subs	r2, r3, r5
 8007ad8:	2a0f      	cmp	r2, #15
 8007ada:	f300 8164 	bgt.w	8007da6 <_malloc_r+0x38e>
 8007ade:	2a00      	cmp	r2, #0
 8007ae0:	f8c1 e014 	str.w	lr, [r1, #20]
 8007ae4:	f8c1 e010 	str.w	lr, [r1, #16]
 8007ae8:	da73      	bge.n	8007bd2 <_malloc_r+0x1ba>
 8007aea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007aee:	f080 8139 	bcs.w	8007d64 <_malloc_r+0x34c>
 8007af2:	08db      	lsrs	r3, r3, #3
 8007af4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8007af8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8007afc:	684a      	ldr	r2, [r1, #4]
 8007afe:	f8d8 9008 	ldr.w	r9, [r8, #8]
 8007b02:	f8c4 9008 	str.w	r9, [r4, #8]
 8007b06:	2301      	movs	r3, #1
 8007b08:	fa03 f30c 	lsl.w	r3, r3, ip
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	f8c4 800c 	str.w	r8, [r4, #12]
 8007b12:	604b      	str	r3, [r1, #4]
 8007b14:	f8c8 4008 	str.w	r4, [r8, #8]
 8007b18:	f8c9 400c 	str.w	r4, [r9, #12]
 8007b1c:	1082      	asrs	r2, r0, #2
 8007b1e:	2401      	movs	r4, #1
 8007b20:	4094      	lsls	r4, r2
 8007b22:	429c      	cmp	r4, r3
 8007b24:	d862      	bhi.n	8007bec <_malloc_r+0x1d4>
 8007b26:	4223      	tst	r3, r4
 8007b28:	d106      	bne.n	8007b38 <_malloc_r+0x120>
 8007b2a:	f020 0003 	bic.w	r0, r0, #3
 8007b2e:	0064      	lsls	r4, r4, #1
 8007b30:	4223      	tst	r3, r4
 8007b32:	f100 0004 	add.w	r0, r0, #4
 8007b36:	d0fa      	beq.n	8007b2e <_malloc_r+0x116>
 8007b38:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8007b3c:	46c4      	mov	ip, r8
 8007b3e:	4681      	mov	r9, r0
 8007b40:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8007b44:	459c      	cmp	ip, r3
 8007b46:	d107      	bne.n	8007b58 <_malloc_r+0x140>
 8007b48:	e142      	b.n	8007dd0 <_malloc_r+0x3b8>
 8007b4a:	2900      	cmp	r1, #0
 8007b4c:	f280 8152 	bge.w	8007df4 <_malloc_r+0x3dc>
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	459c      	cmp	ip, r3
 8007b54:	f000 813c 	beq.w	8007dd0 <_malloc_r+0x3b8>
 8007b58:	685a      	ldr	r2, [r3, #4]
 8007b5a:	f022 0203 	bic.w	r2, r2, #3
 8007b5e:	1b51      	subs	r1, r2, r5
 8007b60:	290f      	cmp	r1, #15
 8007b62:	ddf2      	ble.n	8007b4a <_malloc_r+0x132>
 8007b64:	461c      	mov	r4, r3
 8007b66:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8007b6a:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8007b6e:	195a      	adds	r2, r3, r5
 8007b70:	f045 0901 	orr.w	r9, r5, #1
 8007b74:	f041 0501 	orr.w	r5, r1, #1
 8007b78:	f8c3 9004 	str.w	r9, [r3, #4]
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f8c8 c00c 	str.w	ip, [r8, #12]
 8007b82:	f8cc 8008 	str.w	r8, [ip, #8]
 8007b86:	617a      	str	r2, [r7, #20]
 8007b88:	613a      	str	r2, [r7, #16]
 8007b8a:	f8c2 e00c 	str.w	lr, [r2, #12]
 8007b8e:	f8c2 e008 	str.w	lr, [r2, #8]
 8007b92:	6055      	str	r5, [r2, #4]
 8007b94:	5051      	str	r1, [r2, r1]
 8007b96:	f000 facb 	bl	8008130 <__malloc_unlock>
 8007b9a:	e769      	b.n	8007a70 <_malloc_r+0x58>
 8007b9c:	2400      	movs	r4, #0
 8007b9e:	230c      	movs	r3, #12
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	6033      	str	r3, [r6, #0]
 8007ba4:	b003      	add	sp, #12
 8007ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007baa:	217e      	movs	r1, #126	; 0x7e
 8007bac:	203f      	movs	r0, #63	; 0x3f
 8007bae:	e773      	b.n	8007a98 <_malloc_r+0x80>
 8007bb0:	4423      	add	r3, r4
 8007bb2:	68e1      	ldr	r1, [r4, #12]
 8007bb4:	685a      	ldr	r2, [r3, #4]
 8007bb6:	68a5      	ldr	r5, [r4, #8]
 8007bb8:	f042 0201 	orr.w	r2, r2, #1
 8007bbc:	60e9      	str	r1, [r5, #12]
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	608d      	str	r5, [r1, #8]
 8007bc2:	605a      	str	r2, [r3, #4]
 8007bc4:	f000 fab4 	bl	8008130 <__malloc_unlock>
 8007bc8:	3408      	adds	r4, #8
 8007bca:	4620      	mov	r0, r4
 8007bcc:	b003      	add	sp, #12
 8007bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bd2:	4423      	add	r3, r4
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	f042 0201 	orr.w	r2, r2, #1
 8007bdc:	605a      	str	r2, [r3, #4]
 8007bde:	f000 faa7 	bl	8008130 <__malloc_unlock>
 8007be2:	3408      	adds	r4, #8
 8007be4:	4620      	mov	r0, r4
 8007be6:	b003      	add	sp, #12
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bec:	68bc      	ldr	r4, [r7, #8]
 8007bee:	6863      	ldr	r3, [r4, #4]
 8007bf0:	f023 0803 	bic.w	r8, r3, #3
 8007bf4:	4545      	cmp	r5, r8
 8007bf6:	d804      	bhi.n	8007c02 <_malloc_r+0x1ea>
 8007bf8:	ebc5 0308 	rsb	r3, r5, r8
 8007bfc:	2b0f      	cmp	r3, #15
 8007bfe:	f300 808c 	bgt.w	8007d1a <_malloc_r+0x302>
 8007c02:	4b53      	ldr	r3, [pc, #332]	; (8007d50 <_malloc_r+0x338>)
 8007c04:	f8df a158 	ldr.w	sl, [pc, #344]	; 8007d60 <_malloc_r+0x348>
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	f8da 3000 	ldr.w	r3, [sl]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	442a      	add	r2, r5
 8007c12:	eb04 0b08 	add.w	fp, r4, r8
 8007c16:	f000 8150 	beq.w	8007eba <_malloc_r+0x4a2>
 8007c1a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007c1e:	320f      	adds	r2, #15
 8007c20:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8007c24:	f022 020f 	bic.w	r2, r2, #15
 8007c28:	4611      	mov	r1, r2
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	9201      	str	r2, [sp, #4]
 8007c2e:	f000 ff97 	bl	8008b60 <_sbrk_r>
 8007c32:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007c36:	4681      	mov	r9, r0
 8007c38:	9a01      	ldr	r2, [sp, #4]
 8007c3a:	f000 80f5 	beq.w	8007e28 <_malloc_r+0x410>
 8007c3e:	4583      	cmp	fp, r0
 8007c40:	f200 80ef 	bhi.w	8007e22 <_malloc_r+0x40a>
 8007c44:	4b43      	ldr	r3, [pc, #268]	; (8007d54 <_malloc_r+0x33c>)
 8007c46:	6819      	ldr	r1, [r3, #0]
 8007c48:	45cb      	cmp	fp, r9
 8007c4a:	4411      	add	r1, r2
 8007c4c:	6019      	str	r1, [r3, #0]
 8007c4e:	f000 813d 	beq.w	8007ecc <_malloc_r+0x4b4>
 8007c52:	f8da 0000 	ldr.w	r0, [sl]
 8007c56:	f8df e108 	ldr.w	lr, [pc, #264]	; 8007d60 <_malloc_r+0x348>
 8007c5a:	3001      	adds	r0, #1
 8007c5c:	bf1b      	ittet	ne
 8007c5e:	ebcb 0b09 	rsbne	fp, fp, r9
 8007c62:	4459      	addne	r1, fp
 8007c64:	f8ce 9000 	streq.w	r9, [lr]
 8007c68:	6019      	strne	r1, [r3, #0]
 8007c6a:	f019 0107 	ands.w	r1, r9, #7
 8007c6e:	f000 8107 	beq.w	8007e80 <_malloc_r+0x468>
 8007c72:	f1c1 0008 	rsb	r0, r1, #8
 8007c76:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8007c7a:	4481      	add	r9, r0
 8007c7c:	3108      	adds	r1, #8
 8007c7e:	444a      	add	r2, r9
 8007c80:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8007c84:	ebc2 0a01 	rsb	sl, r2, r1
 8007c88:	4651      	mov	r1, sl
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	9301      	str	r3, [sp, #4]
 8007c8e:	f000 ff67 	bl	8008b60 <_sbrk_r>
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	9b01      	ldr	r3, [sp, #4]
 8007c96:	f000 8127 	beq.w	8007ee8 <_malloc_r+0x4d0>
 8007c9a:	ebc9 0200 	rsb	r2, r9, r0
 8007c9e:	4452      	add	r2, sl
 8007ca0:	f042 0201 	orr.w	r2, r2, #1
 8007ca4:	6819      	ldr	r1, [r3, #0]
 8007ca6:	f8c7 9008 	str.w	r9, [r7, #8]
 8007caa:	4451      	add	r1, sl
 8007cac:	42bc      	cmp	r4, r7
 8007cae:	f8c9 2004 	str.w	r2, [r9, #4]
 8007cb2:	6019      	str	r1, [r3, #0]
 8007cb4:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8007d54 <_malloc_r+0x33c>
 8007cb8:	d016      	beq.n	8007ce8 <_malloc_r+0x2d0>
 8007cba:	f1b8 0f0f 	cmp.w	r8, #15
 8007cbe:	f240 80e2 	bls.w	8007e86 <_malloc_r+0x46e>
 8007cc2:	6862      	ldr	r2, [r4, #4]
 8007cc4:	f1a8 030c 	sub.w	r3, r8, #12
 8007cc8:	f023 0307 	bic.w	r3, r3, #7
 8007ccc:	18e0      	adds	r0, r4, r3
 8007cce:	f002 0201 	and.w	r2, r2, #1
 8007cd2:	f04f 0e05 	mov.w	lr, #5
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	2b0f      	cmp	r3, #15
 8007cda:	6062      	str	r2, [r4, #4]
 8007cdc:	f8c0 e004 	str.w	lr, [r0, #4]
 8007ce0:	f8c0 e008 	str.w	lr, [r0, #8]
 8007ce4:	f200 8104 	bhi.w	8007ef0 <_malloc_r+0x4d8>
 8007ce8:	4b1b      	ldr	r3, [pc, #108]	; (8007d58 <_malloc_r+0x340>)
 8007cea:	68bc      	ldr	r4, [r7, #8]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	4291      	cmp	r1, r2
 8007cf0:	bf88      	it	hi
 8007cf2:	6019      	strhi	r1, [r3, #0]
 8007cf4:	4b19      	ldr	r3, [pc, #100]	; (8007d5c <_malloc_r+0x344>)
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	4291      	cmp	r1, r2
 8007cfa:	6862      	ldr	r2, [r4, #4]
 8007cfc:	bf88      	it	hi
 8007cfe:	6019      	strhi	r1, [r3, #0]
 8007d00:	f022 0203 	bic.w	r2, r2, #3
 8007d04:	4295      	cmp	r5, r2
 8007d06:	eba2 0305 	sub.w	r3, r2, r5
 8007d0a:	d801      	bhi.n	8007d10 <_malloc_r+0x2f8>
 8007d0c:	2b0f      	cmp	r3, #15
 8007d0e:	dc04      	bgt.n	8007d1a <_malloc_r+0x302>
 8007d10:	4630      	mov	r0, r6
 8007d12:	f000 fa0d 	bl	8008130 <__malloc_unlock>
 8007d16:	2400      	movs	r4, #0
 8007d18:	e6aa      	b.n	8007a70 <_malloc_r+0x58>
 8007d1a:	1962      	adds	r2, r4, r5
 8007d1c:	f043 0301 	orr.w	r3, r3, #1
 8007d20:	f045 0501 	orr.w	r5, r5, #1
 8007d24:	6065      	str	r5, [r4, #4]
 8007d26:	4630      	mov	r0, r6
 8007d28:	60ba      	str	r2, [r7, #8]
 8007d2a:	6053      	str	r3, [r2, #4]
 8007d2c:	f000 fa00 	bl	8008130 <__malloc_unlock>
 8007d30:	3408      	adds	r4, #8
 8007d32:	4620      	mov	r0, r4
 8007d34:	b003      	add	sp, #12
 8007d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3a:	2814      	cmp	r0, #20
 8007d3c:	d969      	bls.n	8007e12 <_malloc_r+0x3fa>
 8007d3e:	2854      	cmp	r0, #84	; 0x54
 8007d40:	f200 8097 	bhi.w	8007e72 <_malloc_r+0x45a>
 8007d44:	0b28      	lsrs	r0, r5, #12
 8007d46:	306e      	adds	r0, #110	; 0x6e
 8007d48:	0041      	lsls	r1, r0, #1
 8007d4a:	e6a5      	b.n	8007a98 <_malloc_r+0x80>
 8007d4c:	20000510 	.word	0x20000510
 8007d50:	2000134c 	.word	0x2000134c
 8007d54:	20001350 	.word	0x20001350
 8007d58:	20001348 	.word	0x20001348
 8007d5c:	20001344 	.word	0x20001344
 8007d60:	2000091c 	.word	0x2000091c
 8007d64:	0a5a      	lsrs	r2, r3, #9
 8007d66:	2a04      	cmp	r2, #4
 8007d68:	d956      	bls.n	8007e18 <_malloc_r+0x400>
 8007d6a:	2a14      	cmp	r2, #20
 8007d6c:	f200 80a7 	bhi.w	8007ebe <_malloc_r+0x4a6>
 8007d70:	325b      	adds	r2, #91	; 0x5b
 8007d72:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8007d76:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 8007d7a:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8007f30 <_malloc_r+0x518>
 8007d7e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007d82:	4561      	cmp	r1, ip
 8007d84:	f000 8085 	beq.w	8007e92 <_malloc_r+0x47a>
 8007d88:	684a      	ldr	r2, [r1, #4]
 8007d8a:	f022 0203 	bic.w	r2, r2, #3
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d202      	bcs.n	8007d98 <_malloc_r+0x380>
 8007d92:	6889      	ldr	r1, [r1, #8]
 8007d94:	458c      	cmp	ip, r1
 8007d96:	d1f7      	bne.n	8007d88 <_malloc_r+0x370>
 8007d98:	68ca      	ldr	r2, [r1, #12]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	60e2      	str	r2, [r4, #12]
 8007d9e:	60a1      	str	r1, [r4, #8]
 8007da0:	6094      	str	r4, [r2, #8]
 8007da2:	60cc      	str	r4, [r1, #12]
 8007da4:	e6ba      	b.n	8007b1c <_malloc_r+0x104>
 8007da6:	1963      	adds	r3, r4, r5
 8007da8:	f042 0701 	orr.w	r7, r2, #1
 8007dac:	f045 0501 	orr.w	r5, r5, #1
 8007db0:	6065      	str	r5, [r4, #4]
 8007db2:	4630      	mov	r0, r6
 8007db4:	614b      	str	r3, [r1, #20]
 8007db6:	610b      	str	r3, [r1, #16]
 8007db8:	f8c3 e00c 	str.w	lr, [r3, #12]
 8007dbc:	f8c3 e008 	str.w	lr, [r3, #8]
 8007dc0:	605f      	str	r7, [r3, #4]
 8007dc2:	509a      	str	r2, [r3, r2]
 8007dc4:	3408      	adds	r4, #8
 8007dc6:	f000 f9b3 	bl	8008130 <__malloc_unlock>
 8007dca:	e651      	b.n	8007a70 <_malloc_r+0x58>
 8007dcc:	684b      	ldr	r3, [r1, #4]
 8007dce:	e6a5      	b.n	8007b1c <_malloc_r+0x104>
 8007dd0:	f109 0901 	add.w	r9, r9, #1
 8007dd4:	f019 0f03 	tst.w	r9, #3
 8007dd8:	f10c 0c08 	add.w	ip, ip, #8
 8007ddc:	f47f aeb0 	bne.w	8007b40 <_malloc_r+0x128>
 8007de0:	e02b      	b.n	8007e3a <_malloc_r+0x422>
 8007de2:	f104 0308 	add.w	r3, r4, #8
 8007de6:	6964      	ldr	r4, [r4, #20]
 8007de8:	42a3      	cmp	r3, r4
 8007dea:	bf08      	it	eq
 8007dec:	3002      	addeq	r0, #2
 8007dee:	f43f ae68 	beq.w	8007ac2 <_malloc_r+0xaa>
 8007df2:	e62d      	b.n	8007a50 <_malloc_r+0x38>
 8007df4:	441a      	add	r2, r3
 8007df6:	461c      	mov	r4, r3
 8007df8:	6851      	ldr	r1, [r2, #4]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8007e00:	f041 0101 	orr.w	r1, r1, #1
 8007e04:	6051      	str	r1, [r2, #4]
 8007e06:	4630      	mov	r0, r6
 8007e08:	60eb      	str	r3, [r5, #12]
 8007e0a:	609d      	str	r5, [r3, #8]
 8007e0c:	f000 f990 	bl	8008130 <__malloc_unlock>
 8007e10:	e62e      	b.n	8007a70 <_malloc_r+0x58>
 8007e12:	305b      	adds	r0, #91	; 0x5b
 8007e14:	0041      	lsls	r1, r0, #1
 8007e16:	e63f      	b.n	8007a98 <_malloc_r+0x80>
 8007e18:	099a      	lsrs	r2, r3, #6
 8007e1a:	3238      	adds	r2, #56	; 0x38
 8007e1c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8007e20:	e7a9      	b.n	8007d76 <_malloc_r+0x35e>
 8007e22:	42bc      	cmp	r4, r7
 8007e24:	f43f af0e 	beq.w	8007c44 <_malloc_r+0x22c>
 8007e28:	68bc      	ldr	r4, [r7, #8]
 8007e2a:	6862      	ldr	r2, [r4, #4]
 8007e2c:	f022 0203 	bic.w	r2, r2, #3
 8007e30:	e768      	b.n	8007d04 <_malloc_r+0x2ec>
 8007e32:	f8d8 8000 	ldr.w	r8, [r8]
 8007e36:	4598      	cmp	r8, r3
 8007e38:	d177      	bne.n	8007f2a <_malloc_r+0x512>
 8007e3a:	f010 0f03 	tst.w	r0, #3
 8007e3e:	f1a8 0308 	sub.w	r3, r8, #8
 8007e42:	f100 30ff 	add.w	r0, r0, #4294967295
 8007e46:	d1f4      	bne.n	8007e32 <_malloc_r+0x41a>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	ea23 0304 	bic.w	r3, r3, r4
 8007e4e:	607b      	str	r3, [r7, #4]
 8007e50:	0064      	lsls	r4, r4, #1
 8007e52:	429c      	cmp	r4, r3
 8007e54:	f63f aeca 	bhi.w	8007bec <_malloc_r+0x1d4>
 8007e58:	2c00      	cmp	r4, #0
 8007e5a:	f43f aec7 	beq.w	8007bec <_malloc_r+0x1d4>
 8007e5e:	4223      	tst	r3, r4
 8007e60:	4648      	mov	r0, r9
 8007e62:	f47f ae69 	bne.w	8007b38 <_malloc_r+0x120>
 8007e66:	0064      	lsls	r4, r4, #1
 8007e68:	4223      	tst	r3, r4
 8007e6a:	f100 0004 	add.w	r0, r0, #4
 8007e6e:	d0fa      	beq.n	8007e66 <_malloc_r+0x44e>
 8007e70:	e662      	b.n	8007b38 <_malloc_r+0x120>
 8007e72:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8007e76:	d818      	bhi.n	8007eaa <_malloc_r+0x492>
 8007e78:	0be8      	lsrs	r0, r5, #15
 8007e7a:	3077      	adds	r0, #119	; 0x77
 8007e7c:	0041      	lsls	r1, r0, #1
 8007e7e:	e60b      	b.n	8007a98 <_malloc_r+0x80>
 8007e80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e84:	e6fb      	b.n	8007c7e <_malloc_r+0x266>
 8007e86:	2301      	movs	r3, #1
 8007e88:	f8c9 3004 	str.w	r3, [r9, #4]
 8007e8c:	464c      	mov	r4, r9
 8007e8e:	2200      	movs	r2, #0
 8007e90:	e738      	b.n	8007d04 <_malloc_r+0x2ec>
 8007e92:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007e96:	1092      	asrs	r2, r2, #2
 8007e98:	f04f 0c01 	mov.w	ip, #1
 8007e9c:	fa0c f202 	lsl.w	r2, ip, r2
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	f8c8 3004 	str.w	r3, [r8, #4]
 8007ea6:	460a      	mov	r2, r1
 8007ea8:	e778      	b.n	8007d9c <_malloc_r+0x384>
 8007eaa:	f240 5354 	movw	r3, #1364	; 0x554
 8007eae:	4298      	cmp	r0, r3
 8007eb0:	d817      	bhi.n	8007ee2 <_malloc_r+0x4ca>
 8007eb2:	0ca8      	lsrs	r0, r5, #18
 8007eb4:	307c      	adds	r0, #124	; 0x7c
 8007eb6:	0041      	lsls	r1, r0, #1
 8007eb8:	e5ee      	b.n	8007a98 <_malloc_r+0x80>
 8007eba:	3210      	adds	r2, #16
 8007ebc:	e6b4      	b.n	8007c28 <_malloc_r+0x210>
 8007ebe:	2a54      	cmp	r2, #84	; 0x54
 8007ec0:	d81e      	bhi.n	8007f00 <_malloc_r+0x4e8>
 8007ec2:	0b1a      	lsrs	r2, r3, #12
 8007ec4:	326e      	adds	r2, #110	; 0x6e
 8007ec6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8007eca:	e754      	b.n	8007d76 <_malloc_r+0x35e>
 8007ecc:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	f47f aebe 	bne.w	8007c52 <_malloc_r+0x23a>
 8007ed6:	4442      	add	r2, r8
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f042 0201 	orr.w	r2, r2, #1
 8007ede:	605a      	str	r2, [r3, #4]
 8007ee0:	e702      	b.n	8007ce8 <_malloc_r+0x2d0>
 8007ee2:	21fc      	movs	r1, #252	; 0xfc
 8007ee4:	207e      	movs	r0, #126	; 0x7e
 8007ee6:	e5d7      	b.n	8007a98 <_malloc_r+0x80>
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f04f 0a00 	mov.w	sl, #0
 8007eee:	e6d9      	b.n	8007ca4 <_malloc_r+0x28c>
 8007ef0:	f104 0108 	add.w	r1, r4, #8
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	f7ff fa83 	bl	8007400 <_free_r>
 8007efa:	f8da 1000 	ldr.w	r1, [sl]
 8007efe:	e6f3      	b.n	8007ce8 <_malloc_r+0x2d0>
 8007f00:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007f04:	d804      	bhi.n	8007f10 <_malloc_r+0x4f8>
 8007f06:	0bda      	lsrs	r2, r3, #15
 8007f08:	3277      	adds	r2, #119	; 0x77
 8007f0a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8007f0e:	e732      	b.n	8007d76 <_malloc_r+0x35e>
 8007f10:	f240 5154 	movw	r1, #1364	; 0x554
 8007f14:	428a      	cmp	r2, r1
 8007f16:	d804      	bhi.n	8007f22 <_malloc_r+0x50a>
 8007f18:	0c9a      	lsrs	r2, r3, #18
 8007f1a:	327c      	adds	r2, #124	; 0x7c
 8007f1c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8007f20:	e729      	b.n	8007d76 <_malloc_r+0x35e>
 8007f22:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 8007f26:	227e      	movs	r2, #126	; 0x7e
 8007f28:	e725      	b.n	8007d76 <_malloc_r+0x35e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	e790      	b.n	8007e50 <_malloc_r+0x438>
 8007f2e:	bf00      	nop
 8007f30:	20000510 	.word	0x20000510

08007f34 <memchr>:
 8007f34:	0783      	lsls	r3, r0, #30
 8007f36:	b470      	push	{r4, r5, r6}
 8007f38:	b2c9      	uxtb	r1, r1
 8007f3a:	d040      	beq.n	8007fbe <memchr+0x8a>
 8007f3c:	1e54      	subs	r4, r2, #1
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	d03f      	beq.n	8007fc2 <memchr+0x8e>
 8007f42:	7803      	ldrb	r3, [r0, #0]
 8007f44:	428b      	cmp	r3, r1
 8007f46:	bf18      	it	ne
 8007f48:	1c43      	addne	r3, r0, #1
 8007f4a:	d106      	bne.n	8007f5a <memchr+0x26>
 8007f4c:	e01d      	b.n	8007f8a <memchr+0x56>
 8007f4e:	b1f4      	cbz	r4, 8007f8e <memchr+0x5a>
 8007f50:	7802      	ldrb	r2, [r0, #0]
 8007f52:	428a      	cmp	r2, r1
 8007f54:	f104 34ff 	add.w	r4, r4, #4294967295
 8007f58:	d017      	beq.n	8007f8a <memchr+0x56>
 8007f5a:	f013 0f03 	tst.w	r3, #3
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f103 0301 	add.w	r3, r3, #1
 8007f64:	d1f3      	bne.n	8007f4e <memchr+0x1a>
 8007f66:	2c03      	cmp	r4, #3
 8007f68:	d814      	bhi.n	8007f94 <memchr+0x60>
 8007f6a:	b184      	cbz	r4, 8007f8e <memchr+0x5a>
 8007f6c:	7803      	ldrb	r3, [r0, #0]
 8007f6e:	428b      	cmp	r3, r1
 8007f70:	d00b      	beq.n	8007f8a <memchr+0x56>
 8007f72:	1905      	adds	r5, r0, r4
 8007f74:	1c43      	adds	r3, r0, #1
 8007f76:	e002      	b.n	8007f7e <memchr+0x4a>
 8007f78:	7802      	ldrb	r2, [r0, #0]
 8007f7a:	428a      	cmp	r2, r1
 8007f7c:	d005      	beq.n	8007f8a <memchr+0x56>
 8007f7e:	42ab      	cmp	r3, r5
 8007f80:	4618      	mov	r0, r3
 8007f82:	f103 0301 	add.w	r3, r3, #1
 8007f86:	d1f7      	bne.n	8007f78 <memchr+0x44>
 8007f88:	2000      	movs	r0, #0
 8007f8a:	bc70      	pop	{r4, r5, r6}
 8007f8c:	4770      	bx	lr
 8007f8e:	4620      	mov	r0, r4
 8007f90:	bc70      	pop	{r4, r5, r6}
 8007f92:	4770      	bx	lr
 8007f94:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8007f98:	4602      	mov	r2, r0
 8007f9a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8007f9e:	4610      	mov	r0, r2
 8007fa0:	3204      	adds	r2, #4
 8007fa2:	6803      	ldr	r3, [r0, #0]
 8007fa4:	4073      	eors	r3, r6
 8007fa6:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8007faa:	ea25 0303 	bic.w	r3, r5, r3
 8007fae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8007fb2:	d1da      	bne.n	8007f6a <memchr+0x36>
 8007fb4:	3c04      	subs	r4, #4
 8007fb6:	2c03      	cmp	r4, #3
 8007fb8:	4610      	mov	r0, r2
 8007fba:	d8f0      	bhi.n	8007f9e <memchr+0x6a>
 8007fbc:	e7d5      	b.n	8007f6a <memchr+0x36>
 8007fbe:	4614      	mov	r4, r2
 8007fc0:	e7d1      	b.n	8007f66 <memchr+0x32>
 8007fc2:	4610      	mov	r0, r2
 8007fc4:	e7e1      	b.n	8007f8a <memchr+0x56>
 8007fc6:	bf00      	nop

08007fc8 <memmove>:
 8007fc8:	4288      	cmp	r0, r1
 8007fca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fcc:	d90d      	bls.n	8007fea <memmove+0x22>
 8007fce:	188b      	adds	r3, r1, r2
 8007fd0:	4298      	cmp	r0, r3
 8007fd2:	d20a      	bcs.n	8007fea <memmove+0x22>
 8007fd4:	1881      	adds	r1, r0, r2
 8007fd6:	2a00      	cmp	r2, #0
 8007fd8:	d054      	beq.n	8008084 <memmove+0xbc>
 8007fda:	1a9a      	subs	r2, r3, r2
 8007fdc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fe0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d1f9      	bne.n	8007fdc <memmove+0x14>
 8007fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fea:	2a0f      	cmp	r2, #15
 8007fec:	d948      	bls.n	8008080 <memmove+0xb8>
 8007fee:	ea40 0301 	orr.w	r3, r0, r1
 8007ff2:	079b      	lsls	r3, r3, #30
 8007ff4:	d147      	bne.n	8008086 <memmove+0xbe>
 8007ff6:	f100 0410 	add.w	r4, r0, #16
 8007ffa:	f101 0310 	add.w	r3, r1, #16
 8007ffe:	4615      	mov	r5, r2
 8008000:	f853 6c10 	ldr.w	r6, [r3, #-16]
 8008004:	f844 6c10 	str.w	r6, [r4, #-16]
 8008008:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 800800c:	f844 6c0c 	str.w	r6, [r4, #-12]
 8008010:	f853 6c08 	ldr.w	r6, [r3, #-8]
 8008014:	f844 6c08 	str.w	r6, [r4, #-8]
 8008018:	3d10      	subs	r5, #16
 800801a:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800801e:	f844 6c04 	str.w	r6, [r4, #-4]
 8008022:	2d0f      	cmp	r5, #15
 8008024:	f103 0310 	add.w	r3, r3, #16
 8008028:	f104 0410 	add.w	r4, r4, #16
 800802c:	d8e8      	bhi.n	8008000 <memmove+0x38>
 800802e:	f1a2 0310 	sub.w	r3, r2, #16
 8008032:	f023 030f 	bic.w	r3, r3, #15
 8008036:	f002 0e0f 	and.w	lr, r2, #15
 800803a:	3310      	adds	r3, #16
 800803c:	f1be 0f03 	cmp.w	lr, #3
 8008040:	4419      	add	r1, r3
 8008042:	4403      	add	r3, r0
 8008044:	d921      	bls.n	800808a <memmove+0xc2>
 8008046:	1f1e      	subs	r6, r3, #4
 8008048:	460d      	mov	r5, r1
 800804a:	4674      	mov	r4, lr
 800804c:	3c04      	subs	r4, #4
 800804e:	f855 7b04 	ldr.w	r7, [r5], #4
 8008052:	f846 7f04 	str.w	r7, [r6, #4]!
 8008056:	2c03      	cmp	r4, #3
 8008058:	d8f8      	bhi.n	800804c <memmove+0x84>
 800805a:	f1ae 0404 	sub.w	r4, lr, #4
 800805e:	f024 0403 	bic.w	r4, r4, #3
 8008062:	3404      	adds	r4, #4
 8008064:	4423      	add	r3, r4
 8008066:	4421      	add	r1, r4
 8008068:	f002 0203 	and.w	r2, r2, #3
 800806c:	b152      	cbz	r2, 8008084 <memmove+0xbc>
 800806e:	3b01      	subs	r3, #1
 8008070:	440a      	add	r2, r1
 8008072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800807a:	4291      	cmp	r1, r2
 800807c:	d1f9      	bne.n	8008072 <memmove+0xaa>
 800807e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008080:	4603      	mov	r3, r0
 8008082:	e7f3      	b.n	800806c <memmove+0xa4>
 8008084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008086:	4603      	mov	r3, r0
 8008088:	e7f1      	b.n	800806e <memmove+0xa6>
 800808a:	4672      	mov	r2, lr
 800808c:	e7ee      	b.n	800806c <memmove+0xa4>
 800808e:	bf00      	nop

08008090 <memset>:
 8008090:	b470      	push	{r4, r5, r6}
 8008092:	0784      	lsls	r4, r0, #30
 8008094:	d046      	beq.n	8008124 <memset+0x94>
 8008096:	1e54      	subs	r4, r2, #1
 8008098:	2a00      	cmp	r2, #0
 800809a:	d041      	beq.n	8008120 <memset+0x90>
 800809c:	b2cd      	uxtb	r5, r1
 800809e:	4603      	mov	r3, r0
 80080a0:	e002      	b.n	80080a8 <memset+0x18>
 80080a2:	1e62      	subs	r2, r4, #1
 80080a4:	b3e4      	cbz	r4, 8008120 <memset+0x90>
 80080a6:	4614      	mov	r4, r2
 80080a8:	f803 5b01 	strb.w	r5, [r3], #1
 80080ac:	079a      	lsls	r2, r3, #30
 80080ae:	d1f8      	bne.n	80080a2 <memset+0x12>
 80080b0:	2c03      	cmp	r4, #3
 80080b2:	d92e      	bls.n	8008112 <memset+0x82>
 80080b4:	b2cd      	uxtb	r5, r1
 80080b6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80080ba:	2c0f      	cmp	r4, #15
 80080bc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80080c0:	d919      	bls.n	80080f6 <memset+0x66>
 80080c2:	f103 0210 	add.w	r2, r3, #16
 80080c6:	4626      	mov	r6, r4
 80080c8:	3e10      	subs	r6, #16
 80080ca:	2e0f      	cmp	r6, #15
 80080cc:	f842 5c10 	str.w	r5, [r2, #-16]
 80080d0:	f842 5c0c 	str.w	r5, [r2, #-12]
 80080d4:	f842 5c08 	str.w	r5, [r2, #-8]
 80080d8:	f842 5c04 	str.w	r5, [r2, #-4]
 80080dc:	f102 0210 	add.w	r2, r2, #16
 80080e0:	d8f2      	bhi.n	80080c8 <memset+0x38>
 80080e2:	f1a4 0210 	sub.w	r2, r4, #16
 80080e6:	f022 020f 	bic.w	r2, r2, #15
 80080ea:	f004 040f 	and.w	r4, r4, #15
 80080ee:	3210      	adds	r2, #16
 80080f0:	2c03      	cmp	r4, #3
 80080f2:	4413      	add	r3, r2
 80080f4:	d90d      	bls.n	8008112 <memset+0x82>
 80080f6:	461e      	mov	r6, r3
 80080f8:	4622      	mov	r2, r4
 80080fa:	3a04      	subs	r2, #4
 80080fc:	2a03      	cmp	r2, #3
 80080fe:	f846 5b04 	str.w	r5, [r6], #4
 8008102:	d8fa      	bhi.n	80080fa <memset+0x6a>
 8008104:	1f22      	subs	r2, r4, #4
 8008106:	f022 0203 	bic.w	r2, r2, #3
 800810a:	3204      	adds	r2, #4
 800810c:	4413      	add	r3, r2
 800810e:	f004 0403 	and.w	r4, r4, #3
 8008112:	b12c      	cbz	r4, 8008120 <memset+0x90>
 8008114:	b2c9      	uxtb	r1, r1
 8008116:	441c      	add	r4, r3
 8008118:	f803 1b01 	strb.w	r1, [r3], #1
 800811c:	42a3      	cmp	r3, r4
 800811e:	d1fb      	bne.n	8008118 <memset+0x88>
 8008120:	bc70      	pop	{r4, r5, r6}
 8008122:	4770      	bx	lr
 8008124:	4614      	mov	r4, r2
 8008126:	4603      	mov	r3, r0
 8008128:	e7c2      	b.n	80080b0 <memset+0x20>
 800812a:	bf00      	nop

0800812c <__malloc_lock>:
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop

08008130 <__malloc_unlock>:
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop

08008134 <_Balloc>:
 8008134:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008136:	b570      	push	{r4, r5, r6, lr}
 8008138:	4605      	mov	r5, r0
 800813a:	460c      	mov	r4, r1
 800813c:	b14b      	cbz	r3, 8008152 <_Balloc+0x1e>
 800813e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008142:	b180      	cbz	r0, 8008166 <_Balloc+0x32>
 8008144:	6802      	ldr	r2, [r0, #0]
 8008146:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800814a:	2300      	movs	r3, #0
 800814c:	6103      	str	r3, [r0, #16]
 800814e:	60c3      	str	r3, [r0, #12]
 8008150:	bd70      	pop	{r4, r5, r6, pc}
 8008152:	2104      	movs	r1, #4
 8008154:	2221      	movs	r2, #33	; 0x21
 8008156:	f000 fe41 	bl	8008ddc <_calloc_r>
 800815a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800815c:	4603      	mov	r3, r0
 800815e:	2800      	cmp	r0, #0
 8008160:	d1ed      	bne.n	800813e <_Balloc+0xa>
 8008162:	2000      	movs	r0, #0
 8008164:	bd70      	pop	{r4, r5, r6, pc}
 8008166:	2101      	movs	r1, #1
 8008168:	fa01 f604 	lsl.w	r6, r1, r4
 800816c:	1d72      	adds	r2, r6, #5
 800816e:	4628      	mov	r0, r5
 8008170:	0092      	lsls	r2, r2, #2
 8008172:	f000 fe33 	bl	8008ddc <_calloc_r>
 8008176:	2800      	cmp	r0, #0
 8008178:	d0f3      	beq.n	8008162 <_Balloc+0x2e>
 800817a:	6044      	str	r4, [r0, #4]
 800817c:	6086      	str	r6, [r0, #8]
 800817e:	e7e4      	b.n	800814a <_Balloc+0x16>

08008180 <_Bfree>:
 8008180:	b131      	cbz	r1, 8008190 <_Bfree+0x10>
 8008182:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008184:	684a      	ldr	r2, [r1, #4]
 8008186:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800818a:	6008      	str	r0, [r1, #0]
 800818c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop

08008194 <__multadd>:
 8008194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008196:	690c      	ldr	r4, [r1, #16]
 8008198:	b083      	sub	sp, #12
 800819a:	460d      	mov	r5, r1
 800819c:	4606      	mov	r6, r0
 800819e:	f101 0e14 	add.w	lr, r1, #20
 80081a2:	2700      	movs	r7, #0
 80081a4:	f8de 1000 	ldr.w	r1, [lr]
 80081a8:	b288      	uxth	r0, r1
 80081aa:	0c09      	lsrs	r1, r1, #16
 80081ac:	fb02 3300 	mla	r3, r2, r0, r3
 80081b0:	fb02 f101 	mul.w	r1, r2, r1
 80081b4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 80081b8:	3701      	adds	r7, #1
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 80081c0:	42bc      	cmp	r4, r7
 80081c2:	f84e 3b04 	str.w	r3, [lr], #4
 80081c6:	ea4f 4311 	mov.w	r3, r1, lsr #16
 80081ca:	dceb      	bgt.n	80081a4 <__multadd+0x10>
 80081cc:	b13b      	cbz	r3, 80081de <__multadd+0x4a>
 80081ce:	68aa      	ldr	r2, [r5, #8]
 80081d0:	4294      	cmp	r4, r2
 80081d2:	da07      	bge.n	80081e4 <__multadd+0x50>
 80081d4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 80081d8:	3401      	adds	r4, #1
 80081da:	6153      	str	r3, [r2, #20]
 80081dc:	612c      	str	r4, [r5, #16]
 80081de:	4628      	mov	r0, r5
 80081e0:	b003      	add	sp, #12
 80081e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081e4:	6869      	ldr	r1, [r5, #4]
 80081e6:	9301      	str	r3, [sp, #4]
 80081e8:	3101      	adds	r1, #1
 80081ea:	4630      	mov	r0, r6
 80081ec:	f7ff ffa2 	bl	8008134 <_Balloc>
 80081f0:	692a      	ldr	r2, [r5, #16]
 80081f2:	3202      	adds	r2, #2
 80081f4:	f105 010c 	add.w	r1, r5, #12
 80081f8:	4607      	mov	r7, r0
 80081fa:	0092      	lsls	r2, r2, #2
 80081fc:	300c      	adds	r0, #12
 80081fe:	f7f7 ffcb 	bl	8000198 <memcpy>
 8008202:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8008204:	6869      	ldr	r1, [r5, #4]
 8008206:	9b01      	ldr	r3, [sp, #4]
 8008208:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800820c:	6028      	str	r0, [r5, #0]
 800820e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8008212:	463d      	mov	r5, r7
 8008214:	e7de      	b.n	80081d4 <__multadd+0x40>
 8008216:	bf00      	nop

08008218 <__hi0bits>:
 8008218:	0c03      	lsrs	r3, r0, #16
 800821a:	041b      	lsls	r3, r3, #16
 800821c:	b9b3      	cbnz	r3, 800824c <__hi0bits+0x34>
 800821e:	0400      	lsls	r0, r0, #16
 8008220:	2310      	movs	r3, #16
 8008222:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008226:	bf04      	itt	eq
 8008228:	0200      	lsleq	r0, r0, #8
 800822a:	3308      	addeq	r3, #8
 800822c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008230:	bf04      	itt	eq
 8008232:	0100      	lsleq	r0, r0, #4
 8008234:	3304      	addeq	r3, #4
 8008236:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800823a:	bf04      	itt	eq
 800823c:	0080      	lsleq	r0, r0, #2
 800823e:	3302      	addeq	r3, #2
 8008240:	2800      	cmp	r0, #0
 8008242:	db07      	blt.n	8008254 <__hi0bits+0x3c>
 8008244:	0042      	lsls	r2, r0, #1
 8008246:	d403      	bmi.n	8008250 <__hi0bits+0x38>
 8008248:	2020      	movs	r0, #32
 800824a:	4770      	bx	lr
 800824c:	2300      	movs	r3, #0
 800824e:	e7e8      	b.n	8008222 <__hi0bits+0xa>
 8008250:	1c58      	adds	r0, r3, #1
 8008252:	4770      	bx	lr
 8008254:	4618      	mov	r0, r3
 8008256:	4770      	bx	lr

08008258 <__lo0bits>:
 8008258:	6803      	ldr	r3, [r0, #0]
 800825a:	f013 0207 	ands.w	r2, r3, #7
 800825e:	d007      	beq.n	8008270 <__lo0bits+0x18>
 8008260:	07d9      	lsls	r1, r3, #31
 8008262:	d420      	bmi.n	80082a6 <__lo0bits+0x4e>
 8008264:	079a      	lsls	r2, r3, #30
 8008266:	d420      	bmi.n	80082aa <__lo0bits+0x52>
 8008268:	089b      	lsrs	r3, r3, #2
 800826a:	6003      	str	r3, [r0, #0]
 800826c:	2002      	movs	r0, #2
 800826e:	4770      	bx	lr
 8008270:	b299      	uxth	r1, r3
 8008272:	b909      	cbnz	r1, 8008278 <__lo0bits+0x20>
 8008274:	0c1b      	lsrs	r3, r3, #16
 8008276:	2210      	movs	r2, #16
 8008278:	f013 0fff 	tst.w	r3, #255	; 0xff
 800827c:	bf04      	itt	eq
 800827e:	0a1b      	lsreq	r3, r3, #8
 8008280:	3208      	addeq	r2, #8
 8008282:	0719      	lsls	r1, r3, #28
 8008284:	bf04      	itt	eq
 8008286:	091b      	lsreq	r3, r3, #4
 8008288:	3204      	addeq	r2, #4
 800828a:	0799      	lsls	r1, r3, #30
 800828c:	bf04      	itt	eq
 800828e:	089b      	lsreq	r3, r3, #2
 8008290:	3202      	addeq	r2, #2
 8008292:	07d9      	lsls	r1, r3, #31
 8008294:	d404      	bmi.n	80082a0 <__lo0bits+0x48>
 8008296:	085b      	lsrs	r3, r3, #1
 8008298:	d101      	bne.n	800829e <__lo0bits+0x46>
 800829a:	2020      	movs	r0, #32
 800829c:	4770      	bx	lr
 800829e:	3201      	adds	r2, #1
 80082a0:	6003      	str	r3, [r0, #0]
 80082a2:	4610      	mov	r0, r2
 80082a4:	4770      	bx	lr
 80082a6:	2000      	movs	r0, #0
 80082a8:	4770      	bx	lr
 80082aa:	085b      	lsrs	r3, r3, #1
 80082ac:	6003      	str	r3, [r0, #0]
 80082ae:	2001      	movs	r0, #1
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop

080082b4 <__i2b>:
 80082b4:	b510      	push	{r4, lr}
 80082b6:	460c      	mov	r4, r1
 80082b8:	2101      	movs	r1, #1
 80082ba:	f7ff ff3b 	bl	8008134 <_Balloc>
 80082be:	2201      	movs	r2, #1
 80082c0:	6144      	str	r4, [r0, #20]
 80082c2:	6102      	str	r2, [r0, #16]
 80082c4:	bd10      	pop	{r4, pc}
 80082c6:	bf00      	nop

080082c8 <__multiply>:
 80082c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082cc:	690f      	ldr	r7, [r1, #16]
 80082ce:	6916      	ldr	r6, [r2, #16]
 80082d0:	42b7      	cmp	r7, r6
 80082d2:	b083      	sub	sp, #12
 80082d4:	460d      	mov	r5, r1
 80082d6:	4614      	mov	r4, r2
 80082d8:	f2c0 808d 	blt.w	80083f6 <__multiply+0x12e>
 80082dc:	4633      	mov	r3, r6
 80082de:	463e      	mov	r6, r7
 80082e0:	461f      	mov	r7, r3
 80082e2:	68ab      	ldr	r3, [r5, #8]
 80082e4:	6869      	ldr	r1, [r5, #4]
 80082e6:	eb06 0807 	add.w	r8, r6, r7
 80082ea:	4598      	cmp	r8, r3
 80082ec:	bfc8      	it	gt
 80082ee:	3101      	addgt	r1, #1
 80082f0:	f7ff ff20 	bl	8008134 <_Balloc>
 80082f4:	f100 0c14 	add.w	ip, r0, #20
 80082f8:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 80082fc:	45cc      	cmp	ip, r9
 80082fe:	9000      	str	r0, [sp, #0]
 8008300:	d205      	bcs.n	800830e <__multiply+0x46>
 8008302:	4663      	mov	r3, ip
 8008304:	2100      	movs	r1, #0
 8008306:	f843 1b04 	str.w	r1, [r3], #4
 800830a:	4599      	cmp	r9, r3
 800830c:	d8fb      	bhi.n	8008306 <__multiply+0x3e>
 800830e:	f104 0214 	add.w	r2, r4, #20
 8008312:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 8008316:	f105 0314 	add.w	r3, r5, #20
 800831a:	4552      	cmp	r2, sl
 800831c:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8008320:	d254      	bcs.n	80083cc <__multiply+0x104>
 8008322:	f8cd 9004 	str.w	r9, [sp, #4]
 8008326:	4699      	mov	r9, r3
 8008328:	f852 3b04 	ldr.w	r3, [r2], #4
 800832c:	fa1f fb83 	uxth.w	fp, r3
 8008330:	f1bb 0f00 	cmp.w	fp, #0
 8008334:	d020      	beq.n	8008378 <__multiply+0xb0>
 8008336:	2000      	movs	r0, #0
 8008338:	464f      	mov	r7, r9
 800833a:	4666      	mov	r6, ip
 800833c:	4605      	mov	r5, r0
 800833e:	e000      	b.n	8008342 <__multiply+0x7a>
 8008340:	461e      	mov	r6, r3
 8008342:	f857 4b04 	ldr.w	r4, [r7], #4
 8008346:	6830      	ldr	r0, [r6, #0]
 8008348:	b2a1      	uxth	r1, r4
 800834a:	b283      	uxth	r3, r0
 800834c:	fb0b 3101 	mla	r1, fp, r1, r3
 8008350:	0c24      	lsrs	r4, r4, #16
 8008352:	0c00      	lsrs	r0, r0, #16
 8008354:	194b      	adds	r3, r1, r5
 8008356:	fb0b 0004 	mla	r0, fp, r4, r0
 800835a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800835e:	b299      	uxth	r1, r3
 8008360:	4633      	mov	r3, r6
 8008362:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008366:	45be      	cmp	lr, r7
 8008368:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800836c:	f843 1b04 	str.w	r1, [r3], #4
 8008370:	d8e6      	bhi.n	8008340 <__multiply+0x78>
 8008372:	6075      	str	r5, [r6, #4]
 8008374:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8008378:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 800837c:	d020      	beq.n	80083c0 <__multiply+0xf8>
 800837e:	f8dc 3000 	ldr.w	r3, [ip]
 8008382:	4667      	mov	r7, ip
 8008384:	4618      	mov	r0, r3
 8008386:	464d      	mov	r5, r9
 8008388:	2100      	movs	r1, #0
 800838a:	e000      	b.n	800838e <__multiply+0xc6>
 800838c:	4637      	mov	r7, r6
 800838e:	882c      	ldrh	r4, [r5, #0]
 8008390:	0c00      	lsrs	r0, r0, #16
 8008392:	fb0b 0004 	mla	r0, fp, r4, r0
 8008396:	4401      	add	r1, r0
 8008398:	b29c      	uxth	r4, r3
 800839a:	463e      	mov	r6, r7
 800839c:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 80083a0:	f846 3b04 	str.w	r3, [r6], #4
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f855 4b04 	ldr.w	r4, [r5], #4
 80083aa:	b283      	uxth	r3, r0
 80083ac:	0c24      	lsrs	r4, r4, #16
 80083ae:	fb0b 3404 	mla	r4, fp, r4, r3
 80083b2:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 80083b6:	45ae      	cmp	lr, r5
 80083b8:	ea4f 4113 	mov.w	r1, r3, lsr #16
 80083bc:	d8e6      	bhi.n	800838c <__multiply+0xc4>
 80083be:	607b      	str	r3, [r7, #4]
 80083c0:	4592      	cmp	sl, r2
 80083c2:	f10c 0c04 	add.w	ip, ip, #4
 80083c6:	d8af      	bhi.n	8008328 <__multiply+0x60>
 80083c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80083cc:	f1b8 0f00 	cmp.w	r8, #0
 80083d0:	dd0b      	ble.n	80083ea <__multiply+0x122>
 80083d2:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80083d6:	f1a9 0904 	sub.w	r9, r9, #4
 80083da:	b11b      	cbz	r3, 80083e4 <__multiply+0x11c>
 80083dc:	e005      	b.n	80083ea <__multiply+0x122>
 80083de:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 80083e2:	b913      	cbnz	r3, 80083ea <__multiply+0x122>
 80083e4:	f1b8 0801 	subs.w	r8, r8, #1
 80083e8:	d1f9      	bne.n	80083de <__multiply+0x116>
 80083ea:	9800      	ldr	r0, [sp, #0]
 80083ec:	f8c0 8010 	str.w	r8, [r0, #16]
 80083f0:	b003      	add	sp, #12
 80083f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f6:	4615      	mov	r5, r2
 80083f8:	460c      	mov	r4, r1
 80083fa:	e772      	b.n	80082e2 <__multiply+0x1a>

080083fc <__pow5mult>:
 80083fc:	f012 0303 	ands.w	r3, r2, #3
 8008400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008404:	4614      	mov	r4, r2
 8008406:	4607      	mov	r7, r0
 8008408:	460e      	mov	r6, r1
 800840a:	d12d      	bne.n	8008468 <__pow5mult+0x6c>
 800840c:	10a4      	asrs	r4, r4, #2
 800840e:	d01c      	beq.n	800844a <__pow5mult+0x4e>
 8008410:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8008412:	b395      	cbz	r5, 800847a <__pow5mult+0x7e>
 8008414:	07e3      	lsls	r3, r4, #31
 8008416:	f04f 0800 	mov.w	r8, #0
 800841a:	d406      	bmi.n	800842a <__pow5mult+0x2e>
 800841c:	1064      	asrs	r4, r4, #1
 800841e:	d014      	beq.n	800844a <__pow5mult+0x4e>
 8008420:	6828      	ldr	r0, [r5, #0]
 8008422:	b1a8      	cbz	r0, 8008450 <__pow5mult+0x54>
 8008424:	4605      	mov	r5, r0
 8008426:	07e3      	lsls	r3, r4, #31
 8008428:	d5f8      	bpl.n	800841c <__pow5mult+0x20>
 800842a:	4638      	mov	r0, r7
 800842c:	4631      	mov	r1, r6
 800842e:	462a      	mov	r2, r5
 8008430:	f7ff ff4a 	bl	80082c8 <__multiply>
 8008434:	b1b6      	cbz	r6, 8008464 <__pow5mult+0x68>
 8008436:	6872      	ldr	r2, [r6, #4]
 8008438:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800843a:	1064      	asrs	r4, r4, #1
 800843c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008440:	6031      	str	r1, [r6, #0]
 8008442:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8008446:	4606      	mov	r6, r0
 8008448:	d1ea      	bne.n	8008420 <__pow5mult+0x24>
 800844a:	4630      	mov	r0, r6
 800844c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008450:	4629      	mov	r1, r5
 8008452:	462a      	mov	r2, r5
 8008454:	4638      	mov	r0, r7
 8008456:	f7ff ff37 	bl	80082c8 <__multiply>
 800845a:	6028      	str	r0, [r5, #0]
 800845c:	f8c0 8000 	str.w	r8, [r0]
 8008460:	4605      	mov	r5, r0
 8008462:	e7e0      	b.n	8008426 <__pow5mult+0x2a>
 8008464:	4606      	mov	r6, r0
 8008466:	e7d9      	b.n	800841c <__pow5mult+0x20>
 8008468:	1e5a      	subs	r2, r3, #1
 800846a:	4d0b      	ldr	r5, [pc, #44]	; (8008498 <__pow5mult+0x9c>)
 800846c:	2300      	movs	r3, #0
 800846e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8008472:	f7ff fe8f 	bl	8008194 <__multadd>
 8008476:	4606      	mov	r6, r0
 8008478:	e7c8      	b.n	800840c <__pow5mult+0x10>
 800847a:	2101      	movs	r1, #1
 800847c:	4638      	mov	r0, r7
 800847e:	f7ff fe59 	bl	8008134 <_Balloc>
 8008482:	f240 2171 	movw	r1, #625	; 0x271
 8008486:	2201      	movs	r2, #1
 8008488:	2300      	movs	r3, #0
 800848a:	6141      	str	r1, [r0, #20]
 800848c:	6102      	str	r2, [r0, #16]
 800848e:	4605      	mov	r5, r0
 8008490:	64b8      	str	r0, [r7, #72]	; 0x48
 8008492:	6003      	str	r3, [r0, #0]
 8008494:	e7be      	b.n	8008414 <__pow5mult+0x18>
 8008496:	bf00      	nop
 8008498:	08009848 	.word	0x08009848

0800849c <__lshift>:
 800849c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084a0:	690f      	ldr	r7, [r1, #16]
 80084a2:	688b      	ldr	r3, [r1, #8]
 80084a4:	ea4f 1962 	mov.w	r9, r2, asr #5
 80084a8:	444f      	add	r7, r9
 80084aa:	1c7d      	adds	r5, r7, #1
 80084ac:	429d      	cmp	r5, r3
 80084ae:	460e      	mov	r6, r1
 80084b0:	4614      	mov	r4, r2
 80084b2:	6849      	ldr	r1, [r1, #4]
 80084b4:	4680      	mov	r8, r0
 80084b6:	dd04      	ble.n	80084c2 <__lshift+0x26>
 80084b8:	005b      	lsls	r3, r3, #1
 80084ba:	429d      	cmp	r5, r3
 80084bc:	f101 0101 	add.w	r1, r1, #1
 80084c0:	dcfa      	bgt.n	80084b8 <__lshift+0x1c>
 80084c2:	4640      	mov	r0, r8
 80084c4:	f7ff fe36 	bl	8008134 <_Balloc>
 80084c8:	f1b9 0f00 	cmp.w	r9, #0
 80084cc:	f100 0114 	add.w	r1, r0, #20
 80084d0:	dd09      	ble.n	80084e6 <__lshift+0x4a>
 80084d2:	2300      	movs	r3, #0
 80084d4:	469e      	mov	lr, r3
 80084d6:	460a      	mov	r2, r1
 80084d8:	3301      	adds	r3, #1
 80084da:	454b      	cmp	r3, r9
 80084dc:	f842 eb04 	str.w	lr, [r2], #4
 80084e0:	d1fa      	bne.n	80084d8 <__lshift+0x3c>
 80084e2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80084e6:	6932      	ldr	r2, [r6, #16]
 80084e8:	f106 0314 	add.w	r3, r6, #20
 80084ec:	f014 0c1f 	ands.w	ip, r4, #31
 80084f0:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 80084f4:	d01f      	beq.n	8008536 <__lshift+0x9a>
 80084f6:	f1cc 0920 	rsb	r9, ip, #32
 80084fa:	2200      	movs	r2, #0
 80084fc:	681c      	ldr	r4, [r3, #0]
 80084fe:	fa04 f40c 	lsl.w	r4, r4, ip
 8008502:	4314      	orrs	r4, r2
 8008504:	468a      	mov	sl, r1
 8008506:	f841 4b04 	str.w	r4, [r1], #4
 800850a:	f853 4b04 	ldr.w	r4, [r3], #4
 800850e:	459e      	cmp	lr, r3
 8008510:	fa24 f209 	lsr.w	r2, r4, r9
 8008514:	d8f2      	bhi.n	80084fc <__lshift+0x60>
 8008516:	f8ca 2004 	str.w	r2, [sl, #4]
 800851a:	b102      	cbz	r2, 800851e <__lshift+0x82>
 800851c:	1cbd      	adds	r5, r7, #2
 800851e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8008522:	6872      	ldr	r2, [r6, #4]
 8008524:	3d01      	subs	r5, #1
 8008526:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800852a:	6105      	str	r5, [r0, #16]
 800852c:	6031      	str	r1, [r6, #0]
 800852e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8008532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008536:	3904      	subs	r1, #4
 8008538:	f853 2b04 	ldr.w	r2, [r3], #4
 800853c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008540:	459e      	cmp	lr, r3
 8008542:	d8f9      	bhi.n	8008538 <__lshift+0x9c>
 8008544:	e7eb      	b.n	800851e <__lshift+0x82>
 8008546:	bf00      	nop

08008548 <__mcmp>:
 8008548:	6902      	ldr	r2, [r0, #16]
 800854a:	690b      	ldr	r3, [r1, #16]
 800854c:	1ad2      	subs	r2, r2, r3
 800854e:	d113      	bne.n	8008578 <__mcmp+0x30>
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	3014      	adds	r0, #20
 8008554:	3114      	adds	r1, #20
 8008556:	4419      	add	r1, r3
 8008558:	b410      	push	{r4}
 800855a:	4403      	add	r3, r0
 800855c:	e001      	b.n	8008562 <__mcmp+0x1a>
 800855e:	4298      	cmp	r0, r3
 8008560:	d20c      	bcs.n	800857c <__mcmp+0x34>
 8008562:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8008566:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800856a:	4294      	cmp	r4, r2
 800856c:	d0f7      	beq.n	800855e <__mcmp+0x16>
 800856e:	d309      	bcc.n	8008584 <__mcmp+0x3c>
 8008570:	2001      	movs	r0, #1
 8008572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008576:	4770      	bx	lr
 8008578:	4610      	mov	r0, r2
 800857a:	4770      	bx	lr
 800857c:	2000      	movs	r0, #0
 800857e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008582:	4770      	bx	lr
 8008584:	f04f 30ff 	mov.w	r0, #4294967295
 8008588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop

08008590 <__mdiff>:
 8008590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008594:	460e      	mov	r6, r1
 8008596:	4605      	mov	r5, r0
 8008598:	4611      	mov	r1, r2
 800859a:	4630      	mov	r0, r6
 800859c:	4614      	mov	r4, r2
 800859e:	f7ff ffd3 	bl	8008548 <__mcmp>
 80085a2:	1e07      	subs	r7, r0, #0
 80085a4:	d054      	beq.n	8008650 <__mdiff+0xc0>
 80085a6:	db4d      	blt.n	8008644 <__mdiff+0xb4>
 80085a8:	f04f 0800 	mov.w	r8, #0
 80085ac:	6871      	ldr	r1, [r6, #4]
 80085ae:	4628      	mov	r0, r5
 80085b0:	f7ff fdc0 	bl	8008134 <_Balloc>
 80085b4:	6937      	ldr	r7, [r6, #16]
 80085b6:	6923      	ldr	r3, [r4, #16]
 80085b8:	f8c0 800c 	str.w	r8, [r0, #12]
 80085bc:	3614      	adds	r6, #20
 80085be:	f104 0214 	add.w	r2, r4, #20
 80085c2:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 80085c6:	f100 0514 	add.w	r5, r0, #20
 80085ca:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 80085ce:	2300      	movs	r3, #0
 80085d0:	f856 8b04 	ldr.w	r8, [r6], #4
 80085d4:	f852 4b04 	ldr.w	r4, [r2], #4
 80085d8:	fa13 f388 	uxtah	r3, r3, r8
 80085dc:	b2a1      	uxth	r1, r4
 80085de:	0c24      	lsrs	r4, r4, #16
 80085e0:	1a59      	subs	r1, r3, r1
 80085e2:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 80085e6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80085ea:	b289      	uxth	r1, r1
 80085ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085f0:	4594      	cmp	ip, r2
 80085f2:	f845 1b04 	str.w	r1, [r5], #4
 80085f6:	ea4f 4323 	mov.w	r3, r3, asr #16
 80085fa:	4634      	mov	r4, r6
 80085fc:	d8e8      	bhi.n	80085d0 <__mdiff+0x40>
 80085fe:	45b6      	cmp	lr, r6
 8008600:	46ac      	mov	ip, r5
 8008602:	d915      	bls.n	8008630 <__mdiff+0xa0>
 8008604:	f854 2b04 	ldr.w	r2, [r4], #4
 8008608:	fa13 f182 	uxtah	r1, r3, r2
 800860c:	0c13      	lsrs	r3, r2, #16
 800860e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008612:	b289      	uxth	r1, r1
 8008614:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008618:	45a6      	cmp	lr, r4
 800861a:	f845 1b04 	str.w	r1, [r5], #4
 800861e:	ea4f 4323 	mov.w	r3, r3, asr #16
 8008622:	d8ef      	bhi.n	8008604 <__mdiff+0x74>
 8008624:	43f6      	mvns	r6, r6
 8008626:	4476      	add	r6, lr
 8008628:	f026 0503 	bic.w	r5, r6, #3
 800862c:	3504      	adds	r5, #4
 800862e:	4465      	add	r5, ip
 8008630:	3d04      	subs	r5, #4
 8008632:	b921      	cbnz	r1, 800863e <__mdiff+0xae>
 8008634:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008638:	3f01      	subs	r7, #1
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0fa      	beq.n	8008634 <__mdiff+0xa4>
 800863e:	6107      	str	r7, [r0, #16]
 8008640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008644:	4633      	mov	r3, r6
 8008646:	f04f 0801 	mov.w	r8, #1
 800864a:	4626      	mov	r6, r4
 800864c:	461c      	mov	r4, r3
 800864e:	e7ad      	b.n	80085ac <__mdiff+0x1c>
 8008650:	4628      	mov	r0, r5
 8008652:	4639      	mov	r1, r7
 8008654:	f7ff fd6e 	bl	8008134 <_Balloc>
 8008658:	2301      	movs	r3, #1
 800865a:	6147      	str	r7, [r0, #20]
 800865c:	6103      	str	r3, [r0, #16]
 800865e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008662:	bf00      	nop

08008664 <__d2b>:
 8008664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008668:	b082      	sub	sp, #8
 800866a:	2101      	movs	r1, #1
 800866c:	461c      	mov	r4, r3
 800866e:	f3c3 570a 	ubfx	r7, r3, #20, #11
 8008672:	4615      	mov	r5, r2
 8008674:	9e08      	ldr	r6, [sp, #32]
 8008676:	f7ff fd5d 	bl	8008134 <_Balloc>
 800867a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800867e:	4680      	mov	r8, r0
 8008680:	b10f      	cbz	r7, 8008686 <__d2b+0x22>
 8008682:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8008686:	9401      	str	r4, [sp, #4]
 8008688:	b31d      	cbz	r5, 80086d2 <__d2b+0x6e>
 800868a:	a802      	add	r0, sp, #8
 800868c:	f840 5d08 	str.w	r5, [r0, #-8]!
 8008690:	f7ff fde2 	bl	8008258 <__lo0bits>
 8008694:	2800      	cmp	r0, #0
 8008696:	d134      	bne.n	8008702 <__d2b+0x9e>
 8008698:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800869c:	f8c8 2014 	str.w	r2, [r8, #20]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bf14      	ite	ne
 80086a4:	2402      	movne	r4, #2
 80086a6:	2401      	moveq	r4, #1
 80086a8:	f8c8 3018 	str.w	r3, [r8, #24]
 80086ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80086b0:	b9df      	cbnz	r7, 80086ea <__d2b+0x86>
 80086b2:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 80086b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80086ba:	6030      	str	r0, [r6, #0]
 80086bc:	6918      	ldr	r0, [r3, #16]
 80086be:	f7ff fdab 	bl	8008218 <__hi0bits>
 80086c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c4:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 80086c8:	6018      	str	r0, [r3, #0]
 80086ca:	4640      	mov	r0, r8
 80086cc:	b002      	add	sp, #8
 80086ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086d2:	a801      	add	r0, sp, #4
 80086d4:	f7ff fdc0 	bl	8008258 <__lo0bits>
 80086d8:	2401      	movs	r4, #1
 80086da:	9b01      	ldr	r3, [sp, #4]
 80086dc:	f8c8 3014 	str.w	r3, [r8, #20]
 80086e0:	3020      	adds	r0, #32
 80086e2:	f8c8 4010 	str.w	r4, [r8, #16]
 80086e6:	2f00      	cmp	r7, #0
 80086e8:	d0e3      	beq.n	80086b2 <__d2b+0x4e>
 80086ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ec:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 80086f0:	4407      	add	r7, r0
 80086f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80086f6:	6037      	str	r7, [r6, #0]
 80086f8:	6018      	str	r0, [r3, #0]
 80086fa:	4640      	mov	r0, r8
 80086fc:	b002      	add	sp, #8
 80086fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008702:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8008706:	f1c0 0120 	rsb	r1, r0, #32
 800870a:	fa03 f101 	lsl.w	r1, r3, r1
 800870e:	430a      	orrs	r2, r1
 8008710:	40c3      	lsrs	r3, r0
 8008712:	9301      	str	r3, [sp, #4]
 8008714:	f8c8 2014 	str.w	r2, [r8, #20]
 8008718:	e7c2      	b.n	80086a0 <__d2b+0x3c>
 800871a:	bf00      	nop

0800871c <_realloc_r>:
 800871c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008720:	4617      	mov	r7, r2
 8008722:	b083      	sub	sp, #12
 8008724:	460e      	mov	r6, r1
 8008726:	2900      	cmp	r1, #0
 8008728:	f000 80e7 	beq.w	80088fa <_realloc_r+0x1de>
 800872c:	4681      	mov	r9, r0
 800872e:	f107 050b 	add.w	r5, r7, #11
 8008732:	f7ff fcfb 	bl	800812c <__malloc_lock>
 8008736:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800873a:	2d16      	cmp	r5, #22
 800873c:	f023 0403 	bic.w	r4, r3, #3
 8008740:	f1a6 0808 	sub.w	r8, r6, #8
 8008744:	d84c      	bhi.n	80087e0 <_realloc_r+0xc4>
 8008746:	2210      	movs	r2, #16
 8008748:	4615      	mov	r5, r2
 800874a:	42af      	cmp	r7, r5
 800874c:	d84d      	bhi.n	80087ea <_realloc_r+0xce>
 800874e:	4294      	cmp	r4, r2
 8008750:	f280 8084 	bge.w	800885c <_realloc_r+0x140>
 8008754:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 8008b04 <_realloc_r+0x3e8>
 8008758:	f8db 0008 	ldr.w	r0, [fp, #8]
 800875c:	eb08 0104 	add.w	r1, r8, r4
 8008760:	4288      	cmp	r0, r1
 8008762:	f000 80d6 	beq.w	8008912 <_realloc_r+0x1f6>
 8008766:	6848      	ldr	r0, [r1, #4]
 8008768:	f020 0e01 	bic.w	lr, r0, #1
 800876c:	448e      	add	lr, r1
 800876e:	f8de e004 	ldr.w	lr, [lr, #4]
 8008772:	f01e 0f01 	tst.w	lr, #1
 8008776:	d13f      	bne.n	80087f8 <_realloc_r+0xdc>
 8008778:	f020 0003 	bic.w	r0, r0, #3
 800877c:	4420      	add	r0, r4
 800877e:	4290      	cmp	r0, r2
 8008780:	f280 80c1 	bge.w	8008906 <_realloc_r+0x1ea>
 8008784:	07db      	lsls	r3, r3, #31
 8008786:	f100 808f 	bmi.w	80088a8 <_realloc_r+0x18c>
 800878a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800878e:	ebc3 0a08 	rsb	sl, r3, r8
 8008792:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008796:	f023 0303 	bic.w	r3, r3, #3
 800879a:	eb00 0e03 	add.w	lr, r0, r3
 800879e:	4596      	cmp	lr, r2
 80087a0:	db34      	blt.n	800880c <_realloc_r+0xf0>
 80087a2:	68cb      	ldr	r3, [r1, #12]
 80087a4:	688a      	ldr	r2, [r1, #8]
 80087a6:	4657      	mov	r7, sl
 80087a8:	60d3      	str	r3, [r2, #12]
 80087aa:	609a      	str	r2, [r3, #8]
 80087ac:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80087b0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80087b4:	60cb      	str	r3, [r1, #12]
 80087b6:	1f22      	subs	r2, r4, #4
 80087b8:	2a24      	cmp	r2, #36	; 0x24
 80087ba:	6099      	str	r1, [r3, #8]
 80087bc:	f200 8136 	bhi.w	8008a2c <_realloc_r+0x310>
 80087c0:	2a13      	cmp	r2, #19
 80087c2:	f240 80fd 	bls.w	80089c0 <_realloc_r+0x2a4>
 80087c6:	6833      	ldr	r3, [r6, #0]
 80087c8:	f8ca 3008 	str.w	r3, [sl, #8]
 80087cc:	6873      	ldr	r3, [r6, #4]
 80087ce:	f8ca 300c 	str.w	r3, [sl, #12]
 80087d2:	2a1b      	cmp	r2, #27
 80087d4:	f200 8140 	bhi.w	8008a58 <_realloc_r+0x33c>
 80087d8:	3608      	adds	r6, #8
 80087da:	f10a 0310 	add.w	r3, sl, #16
 80087de:	e0f0      	b.n	80089c2 <_realloc_r+0x2a6>
 80087e0:	f025 0507 	bic.w	r5, r5, #7
 80087e4:	2d00      	cmp	r5, #0
 80087e6:	462a      	mov	r2, r5
 80087e8:	daaf      	bge.n	800874a <_realloc_r+0x2e>
 80087ea:	230c      	movs	r3, #12
 80087ec:	2000      	movs	r0, #0
 80087ee:	f8c9 3000 	str.w	r3, [r9]
 80087f2:	b003      	add	sp, #12
 80087f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087f8:	07d9      	lsls	r1, r3, #31
 80087fa:	d455      	bmi.n	80088a8 <_realloc_r+0x18c>
 80087fc:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8008800:	ebc3 0a08 	rsb	sl, r3, r8
 8008804:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008808:	f023 0303 	bic.w	r3, r3, #3
 800880c:	4423      	add	r3, r4
 800880e:	4293      	cmp	r3, r2
 8008810:	db4a      	blt.n	80088a8 <_realloc_r+0x18c>
 8008812:	4657      	mov	r7, sl
 8008814:	f8da 100c 	ldr.w	r1, [sl, #12]
 8008818:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800881c:	1f22      	subs	r2, r4, #4
 800881e:	2a24      	cmp	r2, #36	; 0x24
 8008820:	60c1      	str	r1, [r0, #12]
 8008822:	6088      	str	r0, [r1, #8]
 8008824:	f200 810e 	bhi.w	8008a44 <_realloc_r+0x328>
 8008828:	2a13      	cmp	r2, #19
 800882a:	f240 8109 	bls.w	8008a40 <_realloc_r+0x324>
 800882e:	6831      	ldr	r1, [r6, #0]
 8008830:	f8ca 1008 	str.w	r1, [sl, #8]
 8008834:	6871      	ldr	r1, [r6, #4]
 8008836:	f8ca 100c 	str.w	r1, [sl, #12]
 800883a:	2a1b      	cmp	r2, #27
 800883c:	f200 8121 	bhi.w	8008a82 <_realloc_r+0x366>
 8008840:	3608      	adds	r6, #8
 8008842:	f10a 0210 	add.w	r2, sl, #16
 8008846:	6831      	ldr	r1, [r6, #0]
 8008848:	6011      	str	r1, [r2, #0]
 800884a:	6871      	ldr	r1, [r6, #4]
 800884c:	6051      	str	r1, [r2, #4]
 800884e:	68b1      	ldr	r1, [r6, #8]
 8008850:	6091      	str	r1, [r2, #8]
 8008852:	461c      	mov	r4, r3
 8008854:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008858:	463e      	mov	r6, r7
 800885a:	46d0      	mov	r8, sl
 800885c:	1b62      	subs	r2, r4, r5
 800885e:	2a0f      	cmp	r2, #15
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	d80e      	bhi.n	8008884 <_realloc_r+0x168>
 8008866:	4323      	orrs	r3, r4
 8008868:	4444      	add	r4, r8
 800886a:	f8c8 3004 	str.w	r3, [r8, #4]
 800886e:	6863      	ldr	r3, [r4, #4]
 8008870:	f043 0301 	orr.w	r3, r3, #1
 8008874:	6063      	str	r3, [r4, #4]
 8008876:	4648      	mov	r0, r9
 8008878:	f7ff fc5a 	bl	8008130 <__malloc_unlock>
 800887c:	4630      	mov	r0, r6
 800887e:	b003      	add	sp, #12
 8008880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008884:	eb08 0105 	add.w	r1, r8, r5
 8008888:	431d      	orrs	r5, r3
 800888a:	f042 0301 	orr.w	r3, r2, #1
 800888e:	440a      	add	r2, r1
 8008890:	f8c8 5004 	str.w	r5, [r8, #4]
 8008894:	604b      	str	r3, [r1, #4]
 8008896:	6853      	ldr	r3, [r2, #4]
 8008898:	f043 0301 	orr.w	r3, r3, #1
 800889c:	3108      	adds	r1, #8
 800889e:	6053      	str	r3, [r2, #4]
 80088a0:	4648      	mov	r0, r9
 80088a2:	f7fe fdad 	bl	8007400 <_free_r>
 80088a6:	e7e6      	b.n	8008876 <_realloc_r+0x15a>
 80088a8:	4639      	mov	r1, r7
 80088aa:	4648      	mov	r0, r9
 80088ac:	f7ff f8b4 	bl	8007a18 <_malloc_r>
 80088b0:	4607      	mov	r7, r0
 80088b2:	b1d8      	cbz	r0, 80088ec <_realloc_r+0x1d0>
 80088b4:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80088b8:	f023 0201 	bic.w	r2, r3, #1
 80088bc:	4442      	add	r2, r8
 80088be:	f1a0 0108 	sub.w	r1, r0, #8
 80088c2:	4291      	cmp	r1, r2
 80088c4:	f000 80ac 	beq.w	8008a20 <_realloc_r+0x304>
 80088c8:	1f22      	subs	r2, r4, #4
 80088ca:	2a24      	cmp	r2, #36	; 0x24
 80088cc:	f200 8099 	bhi.w	8008a02 <_realloc_r+0x2e6>
 80088d0:	2a13      	cmp	r2, #19
 80088d2:	d86a      	bhi.n	80089aa <_realloc_r+0x28e>
 80088d4:	4603      	mov	r3, r0
 80088d6:	4632      	mov	r2, r6
 80088d8:	6811      	ldr	r1, [r2, #0]
 80088da:	6019      	str	r1, [r3, #0]
 80088dc:	6851      	ldr	r1, [r2, #4]
 80088de:	6059      	str	r1, [r3, #4]
 80088e0:	6892      	ldr	r2, [r2, #8]
 80088e2:	609a      	str	r2, [r3, #8]
 80088e4:	4631      	mov	r1, r6
 80088e6:	4648      	mov	r0, r9
 80088e8:	f7fe fd8a 	bl	8007400 <_free_r>
 80088ec:	4648      	mov	r0, r9
 80088ee:	f7ff fc1f 	bl	8008130 <__malloc_unlock>
 80088f2:	4638      	mov	r0, r7
 80088f4:	b003      	add	sp, #12
 80088f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088fa:	4611      	mov	r1, r2
 80088fc:	b003      	add	sp, #12
 80088fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008902:	f7ff b889 	b.w	8007a18 <_malloc_r>
 8008906:	68ca      	ldr	r2, [r1, #12]
 8008908:	6889      	ldr	r1, [r1, #8]
 800890a:	4604      	mov	r4, r0
 800890c:	60ca      	str	r2, [r1, #12]
 800890e:	6091      	str	r1, [r2, #8]
 8008910:	e7a4      	b.n	800885c <_realloc_r+0x140>
 8008912:	6841      	ldr	r1, [r0, #4]
 8008914:	f021 0103 	bic.w	r1, r1, #3
 8008918:	4421      	add	r1, r4
 800891a:	f105 0010 	add.w	r0, r5, #16
 800891e:	4281      	cmp	r1, r0
 8008920:	da5b      	bge.n	80089da <_realloc_r+0x2be>
 8008922:	07db      	lsls	r3, r3, #31
 8008924:	d4c0      	bmi.n	80088a8 <_realloc_r+0x18c>
 8008926:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800892a:	ebc3 0a08 	rsb	sl, r3, r8
 800892e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008932:	f023 0303 	bic.w	r3, r3, #3
 8008936:	eb01 0c03 	add.w	ip, r1, r3
 800893a:	4560      	cmp	r0, ip
 800893c:	f73f af66 	bgt.w	800880c <_realloc_r+0xf0>
 8008940:	4657      	mov	r7, sl
 8008942:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008946:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800894a:	1f22      	subs	r2, r4, #4
 800894c:	2a24      	cmp	r2, #36	; 0x24
 800894e:	60cb      	str	r3, [r1, #12]
 8008950:	6099      	str	r1, [r3, #8]
 8008952:	f200 80b8 	bhi.w	8008ac6 <_realloc_r+0x3aa>
 8008956:	2a13      	cmp	r2, #19
 8008958:	f240 80a9 	bls.w	8008aae <_realloc_r+0x392>
 800895c:	6833      	ldr	r3, [r6, #0]
 800895e:	f8ca 3008 	str.w	r3, [sl, #8]
 8008962:	6873      	ldr	r3, [r6, #4]
 8008964:	f8ca 300c 	str.w	r3, [sl, #12]
 8008968:	2a1b      	cmp	r2, #27
 800896a:	f200 80b5 	bhi.w	8008ad8 <_realloc_r+0x3bc>
 800896e:	3608      	adds	r6, #8
 8008970:	f10a 0310 	add.w	r3, sl, #16
 8008974:	6832      	ldr	r2, [r6, #0]
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	6872      	ldr	r2, [r6, #4]
 800897a:	605a      	str	r2, [r3, #4]
 800897c:	68b2      	ldr	r2, [r6, #8]
 800897e:	609a      	str	r2, [r3, #8]
 8008980:	eb0a 0205 	add.w	r2, sl, r5
 8008984:	ebc5 030c 	rsb	r3, r5, ip
 8008988:	f043 0301 	orr.w	r3, r3, #1
 800898c:	f8cb 2008 	str.w	r2, [fp, #8]
 8008990:	6053      	str	r3, [r2, #4]
 8008992:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	431d      	orrs	r5, r3
 800899c:	4648      	mov	r0, r9
 800899e:	f8ca 5004 	str.w	r5, [sl, #4]
 80089a2:	f7ff fbc5 	bl	8008130 <__malloc_unlock>
 80089a6:	4638      	mov	r0, r7
 80089a8:	e769      	b.n	800887e <_realloc_r+0x162>
 80089aa:	6833      	ldr	r3, [r6, #0]
 80089ac:	6003      	str	r3, [r0, #0]
 80089ae:	6873      	ldr	r3, [r6, #4]
 80089b0:	6043      	str	r3, [r0, #4]
 80089b2:	2a1b      	cmp	r2, #27
 80089b4:	d829      	bhi.n	8008a0a <_realloc_r+0x2ee>
 80089b6:	f100 0308 	add.w	r3, r0, #8
 80089ba:	f106 0208 	add.w	r2, r6, #8
 80089be:	e78b      	b.n	80088d8 <_realloc_r+0x1bc>
 80089c0:	463b      	mov	r3, r7
 80089c2:	6832      	ldr	r2, [r6, #0]
 80089c4:	601a      	str	r2, [r3, #0]
 80089c6:	6872      	ldr	r2, [r6, #4]
 80089c8:	605a      	str	r2, [r3, #4]
 80089ca:	68b2      	ldr	r2, [r6, #8]
 80089cc:	609a      	str	r2, [r3, #8]
 80089ce:	463e      	mov	r6, r7
 80089d0:	4674      	mov	r4, lr
 80089d2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80089d6:	46d0      	mov	r8, sl
 80089d8:	e740      	b.n	800885c <_realloc_r+0x140>
 80089da:	eb08 0205 	add.w	r2, r8, r5
 80089de:	1b4b      	subs	r3, r1, r5
 80089e0:	f043 0301 	orr.w	r3, r3, #1
 80089e4:	f8cb 2008 	str.w	r2, [fp, #8]
 80089e8:	6053      	str	r3, [r2, #4]
 80089ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	431d      	orrs	r5, r3
 80089f4:	4648      	mov	r0, r9
 80089f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80089fa:	f7ff fb99 	bl	8008130 <__malloc_unlock>
 80089fe:	4630      	mov	r0, r6
 8008a00:	e73d      	b.n	800887e <_realloc_r+0x162>
 8008a02:	4631      	mov	r1, r6
 8008a04:	f7ff fae0 	bl	8007fc8 <memmove>
 8008a08:	e76c      	b.n	80088e4 <_realloc_r+0x1c8>
 8008a0a:	68b3      	ldr	r3, [r6, #8]
 8008a0c:	6083      	str	r3, [r0, #8]
 8008a0e:	68f3      	ldr	r3, [r6, #12]
 8008a10:	60c3      	str	r3, [r0, #12]
 8008a12:	2a24      	cmp	r2, #36	; 0x24
 8008a14:	d02c      	beq.n	8008a70 <_realloc_r+0x354>
 8008a16:	f100 0310 	add.w	r3, r0, #16
 8008a1a:	f106 0210 	add.w	r2, r6, #16
 8008a1e:	e75b      	b.n	80088d8 <_realloc_r+0x1bc>
 8008a20:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008a24:	f022 0203 	bic.w	r2, r2, #3
 8008a28:	4414      	add	r4, r2
 8008a2a:	e717      	b.n	800885c <_realloc_r+0x140>
 8008a2c:	4631      	mov	r1, r6
 8008a2e:	4638      	mov	r0, r7
 8008a30:	4674      	mov	r4, lr
 8008a32:	463e      	mov	r6, r7
 8008a34:	f7ff fac8 	bl	8007fc8 <memmove>
 8008a38:	46d0      	mov	r8, sl
 8008a3a:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008a3e:	e70d      	b.n	800885c <_realloc_r+0x140>
 8008a40:	463a      	mov	r2, r7
 8008a42:	e700      	b.n	8008846 <_realloc_r+0x12a>
 8008a44:	4631      	mov	r1, r6
 8008a46:	4638      	mov	r0, r7
 8008a48:	461c      	mov	r4, r3
 8008a4a:	463e      	mov	r6, r7
 8008a4c:	f7ff fabc 	bl	8007fc8 <memmove>
 8008a50:	46d0      	mov	r8, sl
 8008a52:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008a56:	e701      	b.n	800885c <_realloc_r+0x140>
 8008a58:	68b3      	ldr	r3, [r6, #8]
 8008a5a:	f8ca 3010 	str.w	r3, [sl, #16]
 8008a5e:	68f3      	ldr	r3, [r6, #12]
 8008a60:	f8ca 3014 	str.w	r3, [sl, #20]
 8008a64:	2a24      	cmp	r2, #36	; 0x24
 8008a66:	d018      	beq.n	8008a9a <_realloc_r+0x37e>
 8008a68:	3610      	adds	r6, #16
 8008a6a:	f10a 0318 	add.w	r3, sl, #24
 8008a6e:	e7a8      	b.n	80089c2 <_realloc_r+0x2a6>
 8008a70:	6933      	ldr	r3, [r6, #16]
 8008a72:	6103      	str	r3, [r0, #16]
 8008a74:	6973      	ldr	r3, [r6, #20]
 8008a76:	6143      	str	r3, [r0, #20]
 8008a78:	f106 0218 	add.w	r2, r6, #24
 8008a7c:	f100 0318 	add.w	r3, r0, #24
 8008a80:	e72a      	b.n	80088d8 <_realloc_r+0x1bc>
 8008a82:	68b1      	ldr	r1, [r6, #8]
 8008a84:	f8ca 1010 	str.w	r1, [sl, #16]
 8008a88:	68f1      	ldr	r1, [r6, #12]
 8008a8a:	f8ca 1014 	str.w	r1, [sl, #20]
 8008a8e:	2a24      	cmp	r2, #36	; 0x24
 8008a90:	d00f      	beq.n	8008ab2 <_realloc_r+0x396>
 8008a92:	3610      	adds	r6, #16
 8008a94:	f10a 0218 	add.w	r2, sl, #24
 8008a98:	e6d5      	b.n	8008846 <_realloc_r+0x12a>
 8008a9a:	6933      	ldr	r3, [r6, #16]
 8008a9c:	f8ca 3018 	str.w	r3, [sl, #24]
 8008aa0:	6973      	ldr	r3, [r6, #20]
 8008aa2:	f8ca 301c 	str.w	r3, [sl, #28]
 8008aa6:	3618      	adds	r6, #24
 8008aa8:	f10a 0320 	add.w	r3, sl, #32
 8008aac:	e789      	b.n	80089c2 <_realloc_r+0x2a6>
 8008aae:	463b      	mov	r3, r7
 8008ab0:	e760      	b.n	8008974 <_realloc_r+0x258>
 8008ab2:	6932      	ldr	r2, [r6, #16]
 8008ab4:	f8ca 2018 	str.w	r2, [sl, #24]
 8008ab8:	6972      	ldr	r2, [r6, #20]
 8008aba:	f8ca 201c 	str.w	r2, [sl, #28]
 8008abe:	3618      	adds	r6, #24
 8008ac0:	f10a 0220 	add.w	r2, sl, #32
 8008ac4:	e6bf      	b.n	8008846 <_realloc_r+0x12a>
 8008ac6:	4631      	mov	r1, r6
 8008ac8:	4638      	mov	r0, r7
 8008aca:	f8cd c004 	str.w	ip, [sp, #4]
 8008ace:	f7ff fa7b 	bl	8007fc8 <memmove>
 8008ad2:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008ad6:	e753      	b.n	8008980 <_realloc_r+0x264>
 8008ad8:	68b3      	ldr	r3, [r6, #8]
 8008ada:	f8ca 3010 	str.w	r3, [sl, #16]
 8008ade:	68f3      	ldr	r3, [r6, #12]
 8008ae0:	f8ca 3014 	str.w	r3, [sl, #20]
 8008ae4:	2a24      	cmp	r2, #36	; 0x24
 8008ae6:	d003      	beq.n	8008af0 <_realloc_r+0x3d4>
 8008ae8:	3610      	adds	r6, #16
 8008aea:	f10a 0318 	add.w	r3, sl, #24
 8008aee:	e741      	b.n	8008974 <_realloc_r+0x258>
 8008af0:	6933      	ldr	r3, [r6, #16]
 8008af2:	f8ca 3018 	str.w	r3, [sl, #24]
 8008af6:	6973      	ldr	r3, [r6, #20]
 8008af8:	f8ca 301c 	str.w	r3, [sl, #28]
 8008afc:	3618      	adds	r6, #24
 8008afe:	f10a 0320 	add.w	r3, sl, #32
 8008b02:	e737      	b.n	8008974 <_realloc_r+0x258>
 8008b04:	20000510 	.word	0x20000510

08008b08 <__fpclassifyd>:
 8008b08:	b410      	push	{r4}
 8008b0a:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8008b0e:	d008      	beq.n	8008b22 <__fpclassifyd+0x1a>
 8008b10:	4b11      	ldr	r3, [pc, #68]	; (8008b58 <__fpclassifyd+0x50>)
 8008b12:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d808      	bhi.n	8008b2c <__fpclassifyd+0x24>
 8008b1a:	2004      	movs	r0, #4
 8008b1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	b918      	cbnz	r0, 8008b2c <__fpclassifyd+0x24>
 8008b24:	2002      	movs	r0, #2
 8008b26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
 8008b30:	4b09      	ldr	r3, [pc, #36]	; (8008b58 <__fpclassifyd+0x50>)
 8008b32:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8008b36:	4299      	cmp	r1, r3
 8008b38:	d9ef      	bls.n	8008b1a <__fpclassifyd+0x12>
 8008b3a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008b3e:	d201      	bcs.n	8008b44 <__fpclassifyd+0x3c>
 8008b40:	2003      	movs	r0, #3
 8008b42:	e7eb      	b.n	8008b1c <__fpclassifyd+0x14>
 8008b44:	4b05      	ldr	r3, [pc, #20]	; (8008b5c <__fpclassifyd+0x54>)
 8008b46:	429c      	cmp	r4, r3
 8008b48:	d001      	beq.n	8008b4e <__fpclassifyd+0x46>
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	e7e6      	b.n	8008b1c <__fpclassifyd+0x14>
 8008b4e:	fab0 f080 	clz	r0, r0
 8008b52:	0940      	lsrs	r0, r0, #5
 8008b54:	e7e2      	b.n	8008b1c <__fpclassifyd+0x14>
 8008b56:	bf00      	nop
 8008b58:	7fdfffff 	.word	0x7fdfffff
 8008b5c:	7ff00000 	.word	0x7ff00000

08008b60 <_sbrk_r>:
 8008b60:	b538      	push	{r3, r4, r5, lr}
 8008b62:	4c07      	ldr	r4, [pc, #28]	; (8008b80 <_sbrk_r+0x20>)
 8008b64:	2300      	movs	r3, #0
 8008b66:	4605      	mov	r5, r0
 8008b68:	4608      	mov	r0, r1
 8008b6a:	6023      	str	r3, [r4, #0]
 8008b6c:	f7f8 ff20 	bl	80019b0 <_sbrk>
 8008b70:	1c43      	adds	r3, r0, #1
 8008b72:	d000      	beq.n	8008b76 <_sbrk_r+0x16>
 8008b74:	bd38      	pop	{r3, r4, r5, pc}
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d0fb      	beq.n	8008b74 <_sbrk_r+0x14>
 8008b7c:	602b      	str	r3, [r5, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	200015a4 	.word	0x200015a4

08008b84 <_raise_r>:
 8008b84:	291f      	cmp	r1, #31
 8008b86:	b538      	push	{r3, r4, r5, lr}
 8008b88:	d822      	bhi.n	8008bd0 <_raise_r+0x4c>
 8008b8a:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8008b8e:	4605      	mov	r5, r0
 8008b90:	460c      	mov	r4, r1
 8008b92:	b19a      	cbz	r2, 8008bbc <_raise_r+0x38>
 8008b94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b98:	b183      	cbz	r3, 8008bbc <_raise_r+0x38>
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d00c      	beq.n	8008bb8 <_raise_r+0x34>
 8008b9e:	1c59      	adds	r1, r3, #1
 8008ba0:	d006      	beq.n	8008bb0 <_raise_r+0x2c>
 8008ba2:	2500      	movs	r5, #0
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 8008baa:	4798      	blx	r3
 8008bac:	4628      	mov	r0, r5
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	2316      	movs	r3, #22
 8008bb2:	6003      	str	r3, [r0, #0]
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	bd38      	pop	{r3, r4, r5, pc}
 8008bb8:	2000      	movs	r0, #0
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	f000 f829 	bl	8008c14 <_getpid_r>
 8008bc2:	4622      	mov	r2, r4
 8008bc4:	4601      	mov	r1, r0
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bcc:	f000 b80e 	b.w	8008bec <_kill_r>
 8008bd0:	2316      	movs	r3, #22
 8008bd2:	6003      	str	r3, [r0, #0]
 8008bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd8:	bd38      	pop	{r3, r4, r5, pc}
 8008bda:	bf00      	nop

08008bdc <raise>:
 8008bdc:	4b02      	ldr	r3, [pc, #8]	; (8008be8 <raise+0xc>)
 8008bde:	4601      	mov	r1, r0
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	f7ff bfcf 	b.w	8008b84 <_raise_r>
 8008be6:	bf00      	nop
 8008be8:	200004b0 	.word	0x200004b0

08008bec <_kill_r>:
 8008bec:	b538      	push	{r3, r4, r5, lr}
 8008bee:	4c08      	ldr	r4, [pc, #32]	; (8008c10 <_kill_r+0x24>)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	4605      	mov	r5, r0
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	6023      	str	r3, [r4, #0]
 8008bfa:	f7f8 fe93 	bl	8001924 <_kill>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d000      	beq.n	8008c04 <_kill_r+0x18>
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	6823      	ldr	r3, [r4, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d0fb      	beq.n	8008c02 <_kill_r+0x16>
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	bd38      	pop	{r3, r4, r5, pc}
 8008c0e:	bf00      	nop
 8008c10:	200015a4 	.word	0x200015a4

08008c14 <_getpid_r>:
 8008c14:	f7f8 be77 	b.w	8001906 <_getpid>

08008c18 <__sread>:
 8008c18:	b510      	push	{r4, lr}
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c20:	f000 f99a 	bl	8008f58 <_read_r>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	db03      	blt.n	8008c30 <__sread+0x18>
 8008c28:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008c2a:	4403      	add	r3, r0
 8008c2c:	6523      	str	r3, [r4, #80]	; 0x50
 8008c2e:	bd10      	pop	{r4, pc}
 8008c30:	89a3      	ldrh	r3, [r4, #12]
 8008c32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c36:	81a3      	strh	r3, [r4, #12]
 8008c38:	bd10      	pop	{r4, pc}
 8008c3a:	bf00      	nop

08008c3c <__swrite>:
 8008c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c40:	4616      	mov	r6, r2
 8008c42:	898a      	ldrh	r2, [r1, #12]
 8008c44:	461d      	mov	r5, r3
 8008c46:	05d3      	lsls	r3, r2, #23
 8008c48:	460c      	mov	r4, r1
 8008c4a:	4607      	mov	r7, r0
 8008c4c:	d506      	bpl.n	8008c5c <__swrite+0x20>
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c54:	2302      	movs	r3, #2
 8008c56:	f000 f96b 	bl	8008f30 <_lseek_r>
 8008c5a:	89a2      	ldrh	r2, [r4, #12]
 8008c5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c60:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008c64:	81a2      	strh	r2, [r4, #12]
 8008c66:	4638      	mov	r0, r7
 8008c68:	4632      	mov	r2, r6
 8008c6a:	462b      	mov	r3, r5
 8008c6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c70:	f000 b8a0 	b.w	8008db4 <_write_r>

08008c74 <__sseek>:
 8008c74:	b510      	push	{r4, lr}
 8008c76:	460c      	mov	r4, r1
 8008c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c7c:	f000 f958 	bl	8008f30 <_lseek_r>
 8008c80:	89a3      	ldrh	r3, [r4, #12]
 8008c82:	1c42      	adds	r2, r0, #1
 8008c84:	bf0e      	itee	eq
 8008c86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c8e:	6520      	strne	r0, [r4, #80]	; 0x50
 8008c90:	81a3      	strh	r3, [r4, #12]
 8008c92:	bd10      	pop	{r4, pc}

08008c94 <__sclose>:
 8008c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c98:	f000 b8d0 	b.w	8008e3c <_close_r>

08008c9c <__swbuf_r>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	460d      	mov	r5, r1
 8008ca0:	4614      	mov	r4, r2
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	b110      	cbz	r0, 8008cac <__swbuf_r+0x10>
 8008ca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d048      	beq.n	8008d3e <__swbuf_r+0xa2>
 8008cac:	89a2      	ldrh	r2, [r4, #12]
 8008cae:	69a3      	ldr	r3, [r4, #24]
 8008cb0:	60a3      	str	r3, [r4, #8]
 8008cb2:	b291      	uxth	r1, r2
 8008cb4:	0708      	lsls	r0, r1, #28
 8008cb6:	d538      	bpl.n	8008d2a <__swbuf_r+0x8e>
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d035      	beq.n	8008d2a <__swbuf_r+0x8e>
 8008cbe:	0489      	lsls	r1, r1, #18
 8008cc0:	b2ed      	uxtb	r5, r5
 8008cc2:	d515      	bpl.n	8008cf0 <__swbuf_r+0x54>
 8008cc4:	6822      	ldr	r2, [r4, #0]
 8008cc6:	6961      	ldr	r1, [r4, #20]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	428b      	cmp	r3, r1
 8008ccc:	da1c      	bge.n	8008d08 <__swbuf_r+0x6c>
 8008cce:	3301      	adds	r3, #1
 8008cd0:	68a1      	ldr	r1, [r4, #8]
 8008cd2:	1c50      	adds	r0, r2, #1
 8008cd4:	3901      	subs	r1, #1
 8008cd6:	60a1      	str	r1, [r4, #8]
 8008cd8:	6020      	str	r0, [r4, #0]
 8008cda:	7015      	strb	r5, [r2, #0]
 8008cdc:	6962      	ldr	r2, [r4, #20]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d01a      	beq.n	8008d18 <__swbuf_r+0x7c>
 8008ce2:	89a3      	ldrh	r3, [r4, #12]
 8008ce4:	07db      	lsls	r3, r3, #31
 8008ce6:	d501      	bpl.n	8008cec <__swbuf_r+0x50>
 8008ce8:	2d0a      	cmp	r5, #10
 8008cea:	d015      	beq.n	8008d18 <__swbuf_r+0x7c>
 8008cec:	4628      	mov	r0, r5
 8008cee:	bd70      	pop	{r4, r5, r6, pc}
 8008cf0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008cf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008cf6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8008cfa:	81a2      	strh	r2, [r4, #12]
 8008cfc:	6822      	ldr	r2, [r4, #0]
 8008cfe:	6661      	str	r1, [r4, #100]	; 0x64
 8008d00:	6961      	ldr	r1, [r4, #20]
 8008d02:	1ad3      	subs	r3, r2, r3
 8008d04:	428b      	cmp	r3, r1
 8008d06:	dbe2      	blt.n	8008cce <__swbuf_r+0x32>
 8008d08:	4630      	mov	r0, r6
 8008d0a:	4621      	mov	r1, r4
 8008d0c:	f7fe fa2a 	bl	8007164 <_fflush_r>
 8008d10:	b940      	cbnz	r0, 8008d24 <__swbuf_r+0x88>
 8008d12:	6822      	ldr	r2, [r4, #0]
 8008d14:	2301      	movs	r3, #1
 8008d16:	e7db      	b.n	8008cd0 <__swbuf_r+0x34>
 8008d18:	4630      	mov	r0, r6
 8008d1a:	4621      	mov	r1, r4
 8008d1c:	f7fe fa22 	bl	8007164 <_fflush_r>
 8008d20:	2800      	cmp	r0, #0
 8008d22:	d0e3      	beq.n	8008cec <__swbuf_r+0x50>
 8008d24:	f04f 30ff 	mov.w	r0, #4294967295
 8008d28:	bd70      	pop	{r4, r5, r6, pc}
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	f7fd f921 	bl	8005f74 <__swsetup_r>
 8008d32:	2800      	cmp	r0, #0
 8008d34:	d1f6      	bne.n	8008d24 <__swbuf_r+0x88>
 8008d36:	89a2      	ldrh	r2, [r4, #12]
 8008d38:	6923      	ldr	r3, [r4, #16]
 8008d3a:	b291      	uxth	r1, r2
 8008d3c:	e7bf      	b.n	8008cbe <__swbuf_r+0x22>
 8008d3e:	f7fe faa5 	bl	800728c <__sinit>
 8008d42:	e7b3      	b.n	8008cac <__swbuf_r+0x10>

08008d44 <_wcrtomb_r>:
 8008d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d48:	4605      	mov	r5, r0
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	461e      	mov	r6, r3
 8008d4e:	460c      	mov	r4, r1
 8008d50:	b1a1      	cbz	r1, 8008d7c <_wcrtomb_r+0x38>
 8008d52:	4b10      	ldr	r3, [pc, #64]	; (8008d94 <_wcrtomb_r+0x50>)
 8008d54:	4617      	mov	r7, r2
 8008d56:	f8d3 8000 	ldr.w	r8, [r3]
 8008d5a:	f7fe fddf 	bl	800791c <__locale_charset>
 8008d5e:	9600      	str	r6, [sp, #0]
 8008d60:	4603      	mov	r3, r0
 8008d62:	4621      	mov	r1, r4
 8008d64:	463a      	mov	r2, r7
 8008d66:	4628      	mov	r0, r5
 8008d68:	47c0      	blx	r8
 8008d6a:	1c43      	adds	r3, r0, #1
 8008d6c:	d103      	bne.n	8008d76 <_wcrtomb_r+0x32>
 8008d6e:	2200      	movs	r2, #0
 8008d70:	238a      	movs	r3, #138	; 0x8a
 8008d72:	6032      	str	r2, [r6, #0]
 8008d74:	602b      	str	r3, [r5, #0]
 8008d76:	b006      	add	sp, #24
 8008d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d7c:	4b05      	ldr	r3, [pc, #20]	; (8008d94 <_wcrtomb_r+0x50>)
 8008d7e:	681f      	ldr	r7, [r3, #0]
 8008d80:	f7fe fdcc 	bl	800791c <__locale_charset>
 8008d84:	9600      	str	r6, [sp, #0]
 8008d86:	4603      	mov	r3, r0
 8008d88:	4622      	mov	r2, r4
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	a903      	add	r1, sp, #12
 8008d8e:	47b8      	blx	r7
 8008d90:	e7eb      	b.n	8008d6a <_wcrtomb_r+0x26>
 8008d92:	bf00      	nop
 8008d94:	20000920 	.word	0x20000920

08008d98 <__ascii_wctomb>:
 8008d98:	b121      	cbz	r1, 8008da4 <__ascii_wctomb+0xc>
 8008d9a:	2aff      	cmp	r2, #255	; 0xff
 8008d9c:	d804      	bhi.n	8008da8 <__ascii_wctomb+0x10>
 8008d9e:	700a      	strb	r2, [r1, #0]
 8008da0:	2001      	movs	r0, #1
 8008da2:	4770      	bx	lr
 8008da4:	4608      	mov	r0, r1
 8008da6:	4770      	bx	lr
 8008da8:	238a      	movs	r3, #138	; 0x8a
 8008daa:	6003      	str	r3, [r0, #0]
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop

08008db4 <_write_r>:
 8008db4:	b570      	push	{r4, r5, r6, lr}
 8008db6:	4c08      	ldr	r4, [pc, #32]	; (8008dd8 <_write_r+0x24>)
 8008db8:	4606      	mov	r6, r0
 8008dba:	2500      	movs	r5, #0
 8008dbc:	4608      	mov	r0, r1
 8008dbe:	4611      	mov	r1, r2
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	6025      	str	r5, [r4, #0]
 8008dc4:	f7f8 fdd0 	bl	8001968 <_write>
 8008dc8:	1c43      	adds	r3, r0, #1
 8008dca:	d000      	beq.n	8008dce <_write_r+0x1a>
 8008dcc:	bd70      	pop	{r4, r5, r6, pc}
 8008dce:	6823      	ldr	r3, [r4, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0fb      	beq.n	8008dcc <_write_r+0x18>
 8008dd4:	6033      	str	r3, [r6, #0]
 8008dd6:	bd70      	pop	{r4, r5, r6, pc}
 8008dd8:	200015a4 	.word	0x200015a4

08008ddc <_calloc_r>:
 8008ddc:	b510      	push	{r4, lr}
 8008dde:	fb02 f101 	mul.w	r1, r2, r1
 8008de2:	f7fe fe19 	bl	8007a18 <_malloc_r>
 8008de6:	4604      	mov	r4, r0
 8008de8:	b168      	cbz	r0, 8008e06 <_calloc_r+0x2a>
 8008dea:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008dee:	f022 0203 	bic.w	r2, r2, #3
 8008df2:	3a04      	subs	r2, #4
 8008df4:	2a24      	cmp	r2, #36	; 0x24
 8008df6:	d818      	bhi.n	8008e2a <_calloc_r+0x4e>
 8008df8:	2a13      	cmp	r2, #19
 8008dfa:	d806      	bhi.n	8008e0a <_calloc_r+0x2e>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2200      	movs	r2, #0
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	605a      	str	r2, [r3, #4]
 8008e04:	609a      	str	r2, [r3, #8]
 8008e06:	4620      	mov	r0, r4
 8008e08:	bd10      	pop	{r4, pc}
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	2a1b      	cmp	r2, #27
 8008e0e:	6003      	str	r3, [r0, #0]
 8008e10:	6043      	str	r3, [r0, #4]
 8008e12:	d90f      	bls.n	8008e34 <_calloc_r+0x58>
 8008e14:	2a24      	cmp	r2, #36	; 0x24
 8008e16:	6083      	str	r3, [r0, #8]
 8008e18:	60c3      	str	r3, [r0, #12]
 8008e1a:	bf05      	ittet	eq
 8008e1c:	6103      	streq	r3, [r0, #16]
 8008e1e:	6143      	streq	r3, [r0, #20]
 8008e20:	f100 0310 	addne.w	r3, r0, #16
 8008e24:	f100 0318 	addeq.w	r3, r0, #24
 8008e28:	e7e9      	b.n	8008dfe <_calloc_r+0x22>
 8008e2a:	2100      	movs	r1, #0
 8008e2c:	f7ff f930 	bl	8008090 <memset>
 8008e30:	4620      	mov	r0, r4
 8008e32:	bd10      	pop	{r4, pc}
 8008e34:	f100 0308 	add.w	r3, r0, #8
 8008e38:	e7e1      	b.n	8008dfe <_calloc_r+0x22>
 8008e3a:	bf00      	nop

08008e3c <_close_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4c07      	ldr	r4, [pc, #28]	; (8008e5c <_close_r+0x20>)
 8008e40:	2300      	movs	r3, #0
 8008e42:	4605      	mov	r5, r0
 8008e44:	4608      	mov	r0, r1
 8008e46:	6023      	str	r3, [r4, #0]
 8008e48:	f7f8 fd55 	bl	80018f6 <_close>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	d000      	beq.n	8008e52 <_close_r+0x16>
 8008e50:	bd38      	pop	{r3, r4, r5, pc}
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d0fb      	beq.n	8008e50 <_close_r+0x14>
 8008e58:	602b      	str	r3, [r5, #0]
 8008e5a:	bd38      	pop	{r3, r4, r5, pc}
 8008e5c:	200015a4 	.word	0x200015a4

08008e60 <_fclose_r>:
 8008e60:	2900      	cmp	r1, #0
 8008e62:	d03d      	beq.n	8008ee0 <_fclose_r+0x80>
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	4605      	mov	r5, r0
 8008e68:	460c      	mov	r4, r1
 8008e6a:	b108      	cbz	r0, 8008e70 <_fclose_r+0x10>
 8008e6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008e6e:	b37b      	cbz	r3, 8008ed0 <_fclose_r+0x70>
 8008e70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e74:	b90b      	cbnz	r3, 8008e7a <_fclose_r+0x1a>
 8008e76:	2000      	movs	r0, #0
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	4621      	mov	r1, r4
 8008e7e:	f7fe f8c7 	bl	8007010 <__sflush_r>
 8008e82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008e84:	4606      	mov	r6, r0
 8008e86:	b133      	cbz	r3, 8008e96 <_fclose_r+0x36>
 8008e88:	4628      	mov	r0, r5
 8008e8a:	69e1      	ldr	r1, [r4, #28]
 8008e8c:	4798      	blx	r3
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	bfb8      	it	lt
 8008e92:	f04f 36ff 	movlt.w	r6, #4294967295
 8008e96:	89a3      	ldrh	r3, [r4, #12]
 8008e98:	061b      	lsls	r3, r3, #24
 8008e9a:	d41c      	bmi.n	8008ed6 <_fclose_r+0x76>
 8008e9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008e9e:	b141      	cbz	r1, 8008eb2 <_fclose_r+0x52>
 8008ea0:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008ea4:	4299      	cmp	r1, r3
 8008ea6:	d002      	beq.n	8008eae <_fclose_r+0x4e>
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	f7fe faa9 	bl	8007400 <_free_r>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6323      	str	r3, [r4, #48]	; 0x30
 8008eb2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008eb4:	b121      	cbz	r1, 8008ec0 <_fclose_r+0x60>
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	f7fe faa2 	bl	8007400 <_free_r>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6463      	str	r3, [r4, #68]	; 0x44
 8008ec0:	f7fe f9ea 	bl	8007298 <__sfp_lock_acquire>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	81a3      	strh	r3, [r4, #12]
 8008ec8:	f7fe f9e8 	bl	800729c <__sfp_lock_release>
 8008ecc:	4630      	mov	r0, r6
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
 8008ed0:	f7fe f9dc 	bl	800728c <__sinit>
 8008ed4:	e7cc      	b.n	8008e70 <_fclose_r+0x10>
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	6921      	ldr	r1, [r4, #16]
 8008eda:	f7fe fa91 	bl	8007400 <_free_r>
 8008ede:	e7dd      	b.n	8008e9c <_fclose_r+0x3c>
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	4770      	bx	lr

08008ee4 <_fstat_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4c08      	ldr	r4, [pc, #32]	; (8008f08 <_fstat_r+0x24>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	4605      	mov	r5, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	4611      	mov	r1, r2
 8008ef0:	6023      	str	r3, [r4, #0]
 8008ef2:	f7f8 fd03 	bl	80018fc <_fstat>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d000      	beq.n	8008efc <_fstat_r+0x18>
 8008efa:	bd38      	pop	{r3, r4, r5, pc}
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0fb      	beq.n	8008efa <_fstat_r+0x16>
 8008f02:	602b      	str	r3, [r5, #0]
 8008f04:	bd38      	pop	{r3, r4, r5, pc}
 8008f06:	bf00      	nop
 8008f08:	200015a4 	.word	0x200015a4

08008f0c <_isatty_r>:
 8008f0c:	b538      	push	{r3, r4, r5, lr}
 8008f0e:	4c07      	ldr	r4, [pc, #28]	; (8008f2c <_isatty_r+0x20>)
 8008f10:	2300      	movs	r3, #0
 8008f12:	4605      	mov	r5, r0
 8008f14:	4608      	mov	r0, r1
 8008f16:	6023      	str	r3, [r4, #0]
 8008f18:	f7f8 fcf8 	bl	800190c <_isatty>
 8008f1c:	1c43      	adds	r3, r0, #1
 8008f1e:	d000      	beq.n	8008f22 <_isatty_r+0x16>
 8008f20:	bd38      	pop	{r3, r4, r5, pc}
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d0fb      	beq.n	8008f20 <_isatty_r+0x14>
 8008f28:	602b      	str	r3, [r5, #0]
 8008f2a:	bd38      	pop	{r3, r4, r5, pc}
 8008f2c:	200015a4 	.word	0x200015a4

08008f30 <_lseek_r>:
 8008f30:	b570      	push	{r4, r5, r6, lr}
 8008f32:	4c08      	ldr	r4, [pc, #32]	; (8008f54 <_lseek_r+0x24>)
 8008f34:	4606      	mov	r6, r0
 8008f36:	2500      	movs	r5, #0
 8008f38:	4608      	mov	r0, r1
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	6025      	str	r5, [r4, #0]
 8008f40:	f7f8 fcf8 	bl	8001934 <_lseek>
 8008f44:	1c43      	adds	r3, r0, #1
 8008f46:	d000      	beq.n	8008f4a <_lseek_r+0x1a>
 8008f48:	bd70      	pop	{r4, r5, r6, pc}
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0fb      	beq.n	8008f48 <_lseek_r+0x18>
 8008f50:	6033      	str	r3, [r6, #0]
 8008f52:	bd70      	pop	{r4, r5, r6, pc}
 8008f54:	200015a4 	.word	0x200015a4

08008f58 <_read_r>:
 8008f58:	b570      	push	{r4, r5, r6, lr}
 8008f5a:	4c08      	ldr	r4, [pc, #32]	; (8008f7c <_read_r+0x24>)
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	2500      	movs	r5, #0
 8008f60:	4608      	mov	r0, r1
 8008f62:	4611      	mov	r1, r2
 8008f64:	461a      	mov	r2, r3
 8008f66:	6025      	str	r5, [r4, #0]
 8008f68:	f7f8 fce6 	bl	8001938 <_read>
 8008f6c:	1c43      	adds	r3, r0, #1
 8008f6e:	d000      	beq.n	8008f72 <_read_r+0x1a>
 8008f70:	bd70      	pop	{r4, r5, r6, pc}
 8008f72:	6823      	ldr	r3, [r4, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d0fb      	beq.n	8008f70 <_read_r+0x18>
 8008f78:	6033      	str	r3, [r6, #0]
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	200015a4 	.word	0x200015a4
