
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.413747                       # Number of seconds simulated
sim_ticks                                413746708500                       # Number of ticks simulated
final_tick                               413746708500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  45405                       # Simulator instruction rate (inst/s)
host_op_rate                                    83110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              187861977                       # Simulator tick rate (ticks/s)
host_mem_usage                                2222528                       # Number of bytes of host memory used
host_seconds                                  2202.40                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042321                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             46464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            548864                       # Number of bytes read from this memory
system.physmem.bytes_read::total               595328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        46464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           46464                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                726                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8576                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9302                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               112301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1326570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1438871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          112301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             112301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              112301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1326570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1438871                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       5387.410199                       # Cycle average of tags in use
system.l2.total_refs                           272266                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9153                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.746094                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4709.011004                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             545.118902                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             133.280293                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.287415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.033271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008135                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.328821                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                67089                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                71590                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  138679                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           142076                       # number of Writeback hits
system.l2.Writeback_hits::total                142076                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              62793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62793                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 67089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                134383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201472                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                67089                       # number of overall hits
system.l2.overall_hits::cpu.data               134383                       # number of overall hits
system.l2.overall_hits::total                  201472                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                726                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                151                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   877                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8425                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 726                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8576                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9302                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                726                       # number of overall misses
system.l2.overall_misses::cpu.data               8576                       # number of overall misses
system.l2.overall_misses::total                  9302                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     38159000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      7904500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46063500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    439669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     439669500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      38159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     447574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        485733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     38159000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    447574000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       485733000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            67815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            71741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139556                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       142076                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            142076                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          71218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71218                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             67815                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            142959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210774                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            67815                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           142959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210774                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.010706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.006284                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.118299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118299                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.010706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044133                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.010706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044133                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52560.606061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52347.682119                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52523.945268                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52186.290801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52186.290801                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52560.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52189.132463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52218.125134                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52560.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52189.132463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52218.125134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              877                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8425                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9302                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     29269000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      6058000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35327000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    337013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    337013500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     29269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    343071500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    372340500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     29269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    343071500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    372340500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.010706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.006284                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118299                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.010706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.059989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.010706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.059989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044133                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40315.426997                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40119.205298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40281.641961                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40001.602374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40001.602374                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40315.426997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40003.673041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40028.004730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40315.426997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40003.673041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40028.004730                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16476676                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16476676                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1112138                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11055977                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9453820                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.508680                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        827493418                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16252138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100758022                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16476676                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9453820                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     188361858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2224278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              620485552                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14080116                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7509                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          826211687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.222883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.416180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                642063107     77.71%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                184148580     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            826211687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.019912                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.121763                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                147020715                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             494022045                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 135959750                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              48097038                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1112139                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              184056788                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1112139                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                203174276                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               438247298                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            488                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  52693005                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             130984481                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183677420                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               39051712                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           202303321                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             439266367                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        310381154                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         128885213                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638970                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   664350                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 131077094                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21430118                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11125591                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  183042235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  86                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183042321                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     826211687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.221544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.415286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           643169366     77.85%     77.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           183042321     22.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       826211687                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            366331      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106543591     58.21%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            43576690     23.81%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21430118     11.71%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11125591      6.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183042321                       # Type of FU issued
system.cpu.iq.rate                           0.221201                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1083925563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         128856938                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    128856938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           108370766                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54185383                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54185383                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128490607                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                54185383                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           235079                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1112139                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                75989606                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              14593596                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           183042321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 2                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21430118                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11125591                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 86                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         638790                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       473348                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1112138                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183042321                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21430118                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32555709                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16476661                       # Number of branches executed
system.cpu.iew.exec_stores                   11125591                       # Number of stores executed
system.cpu.iew.exec_rate                     0.221201                       # Inst execution rate
system.cpu.iew.wb_sent                      183042321                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183042321                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.221201                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1112138                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    825099548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.221843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.415486                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    642057227     77.82%     77.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    183042321     22.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    825099548                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042321                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801028                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             183042321                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    825099548                       # The number of ROB reads
system.cpu.rob.rob_writes                   367196780                       # The number of ROB writes
system.cpu.timesIdled                          124638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1281731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042321                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.274934                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.274934                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.120847                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.120847                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                275535155                       # number of integer regfile reads
system.cpu.int_regfile_writes               151729369                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94062939                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49909566                       # number of floating regfile writes
system.cpu.misc_regfile_reads                68779520                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  67336                       # number of replacements
system.cpu.icache.tagsinuse                418.467374                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14012282                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  67815                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 206.625112                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     418.467374                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.817319                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.817319                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14012282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14012282                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14012282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14012282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14012282                       # number of overall hits
system.cpu.icache.overall_hits::total        14012282                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        67834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67834                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        67834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        67834                       # number of overall misses
system.cpu.icache.overall_misses::total         67834                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    913465500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    913465500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    913465500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    913465500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    913465500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    913465500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14080116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14080116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14080116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14080116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14080116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14080116                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004818                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004818                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004818                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13466.189521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13466.189521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13466.189521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13466.189521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13466.189521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13466.189521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        67815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        67815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        67815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    776865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    776865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    776865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    776865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    776865000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    776865000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004816                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004816                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004816                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004816                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11455.651405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11455.651405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11455.651405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11455.651405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11455.651405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11455.651405                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 142447                       # number of replacements
system.cpu.dcache.tagsinuse                503.681391                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32210428                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 142959                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 225.312348                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            27841371000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     503.681391                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.983753                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.983753                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21156055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21156055                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054373                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32210428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32210428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32210428                       # number of overall hits
system.cpu.dcache.overall_hits::total        32210428                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        71752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71752                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        71218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71218                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       142970                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142970                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       142970                       # number of overall misses
system.cpu.dcache.overall_misses::total        142970                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    939239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    939239000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1281253500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1281253500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2220492500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2220492500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2220492500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2220492500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21227807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21227807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32353398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32353398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32353398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32353398                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003380                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004419                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13090.074144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13090.074144                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17990.585245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17990.585245                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15531.177869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15531.177869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15531.177869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15531.177869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       142076                       # number of writebacks
system.cpu.dcache.writebacks::total            142076                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        71741                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        71741                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        71218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71218                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       142959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       142959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       142959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       142959                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    795545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    795545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1138817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1138817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1934363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1934363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1934363000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1934363000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11089.133132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11089.133132                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15990.585245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15990.585245                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13530.893473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13530.893473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13530.893473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13530.893473                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
