#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 18 11:25:20 2022
# Process ID: 7780
# Current directory: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.runs/synth_1
# Command line: vivado.exe -log divisor_frecuencia.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divisor_frecuencia.tcl
# Log file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.runs/synth_1/divisor_frecuencia.vds
# Journal file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source divisor_frecuencia.tcl -notrace
Command: synth_design -top divisor_frecuencia -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 713.332 ; gain = 176.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:15]
	Parameter cnt_width bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'counter_Nbits' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd:6' bound to instance 'counter1' of component 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:62]
INFO: [Synth 8-638] synthesizing module 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd:20]
	Parameter cnt_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_Nbits' (1#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd:20]
INFO: [Synth 8-3491] module 'rst_async_ass_synch_deass' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:3' bound to instance 'rst_async_ass_synch_deass1' of component 'rst_async_ass_synch_deass' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:73]
INFO: [Synth 8-638] synthesizing module 'rst_async_ass_synch_deass' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:15]
	Parameter rst_width bound to: 2 - type: integer 
	Parameter rst_active_value bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'rst_async_ass_synch_deass' (2#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:15]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:34' bound to instance 'synchronizer1' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:79]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:41]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:34' bound to instance 'FF_D1' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FF_D' (3#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:41]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:34' bound to instance 'FF_D2' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (4#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:41]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:34' bound to instance 'synchronizer2' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:85]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:34' bound to instance 'synchronizer3' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (5#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 776.906 ; gain = 240.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 776.906 ; gain = 240.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 776.906 ; gain = 240.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc:375]
Finished Parsing XDC File [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/divisor_frecuencia_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/divisor_frecuencia_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 876.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 881.352 ; gain = 4.969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
Module counter_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rst_async_ass_synch_deass 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module FF_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 881.352 ; gain = 344.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 885.563 ; gain = 348.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    27|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |     5|
|7     |LUT5   |    17|
|8     |LUT6   |     5|
|9     |FDCE   |    36|
|10    |FDPE   |     2|
|11    |FDRE   |     1|
|12    |IBUF   |     5|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------+------+
|      |Instance                     |Module                    |Cells |
+------+-----------------------------+--------------------------+------+
|1     |top                          |                          |   116|
|2     |  counter1                   |counter_Nbits             |    79|
|3     |  rst_async_ass_synch_deass1 |rst_async_ass_synch_deass |     3|
|4     |  synchronizer1              |synchronizer              |     9|
|5     |    FF_D1                    |FF_D_5                    |     1|
|6     |    FF_D2                    |FF_D_6                    |     8|
|7     |  synchronizer2              |synchronizer_0            |    13|
|8     |    FF_D1                    |FF_D_3                    |     1|
|9     |    FF_D2                    |FF_D_4                    |    12|
|10    |  synchronizer3              |synchronizer_1            |     3|
|11    |    FF_D1                    |FF_D                      |     1|
|12    |    FF_D2                    |FF_D_2                    |     2|
+------+-----------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 901.367 ; gain = 260.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.367 ; gain = 364.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 919.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 919.844 ; gain = 626.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteE/lab1_parteE.runs/synth_1/divisor_frecuencia.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divisor_frecuencia_utilization_synth.rpt -pb divisor_frecuencia_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 18 11:26:11 2022...
