
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eec4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c38  0800f0a4  0800f0a4  000100a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010cdc  08010cdc  000121ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010cdc  08010cdc  00011cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ce4  08010ce4  000121ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ce4  08010ce4  00011ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ce8  08010ce8  00011ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08010cec  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003484  200001ec  08010ed8  000121ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003670  08010ed8  00012670  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026e1c  00000000  00000000  0001221c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f46  00000000  00000000  00039038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e00  00000000  00000000  0003ef80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016cd  00000000  00000000  00040d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000cf43  00000000  00000000  0004244d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bc38  00000000  00000000  0004f390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db675  00000000  00000000  0007afc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015663d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080e4  00000000  00000000  00156680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0015e764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f08c 	.word	0x0800f08c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800f08c 	.word	0x0800f08c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <display_Setup>:

// Variables
static GPIO_TypeDef* BTN_PORT;
static uint16_t BTN_PIN;

void display_Setup(GPIO_TypeDef* btn_port, uint16_t btn_pin) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
	// Store button GPIO
	BTN_PORT = btn_port;
 8000608:	4a05      	ldr	r2, [pc, #20]	@ (8000620 <display_Setup+0x24>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	6013      	str	r3, [r2, #0]
	BTN_PIN = btn_pin;
 800060e:	4a05      	ldr	r2, [pc, #20]	@ (8000624 <display_Setup+0x28>)
 8000610:	887b      	ldrh	r3, [r7, #2]
 8000612:	8013      	strh	r3, [r2, #0]

	// Initialise SSD1306
	ssd1306_Init();
 8000614:	f000 f8c6 	bl	80007a4 <ssd1306_Init>
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	20000208 	.word	0x20000208
 8000624:	2000020c 	.word	0x2000020c

08000628 <display_Boot>:

void display_Boot(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800062e:	2000      	movs	r0, #0
 8000630:	f000 f922 	bl	8000878 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8000634:	2114      	movs	r1, #20
 8000636:	200a      	movs	r0, #10
 8000638:	f000 fa6a 	bl	8000b10 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800063c:	4b0b      	ldr	r3, [pc, #44]	@ (800066c <display_Boot+0x44>)
 800063e:	2201      	movs	r2, #1
 8000640:	9200      	str	r2, [sp, #0]
 8000642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000644:	480a      	ldr	r0, [pc, #40]	@ (8000670 <display_Boot+0x48>)
 8000646:	f000 fa3d 	bl	8000ac4 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800064a:	212d      	movs	r1, #45	@ 0x2d
 800064c:	2019      	movs	r0, #25
 800064e:	f000 fa5f 	bl	8000b10 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8000652:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <display_Boot+0x4c>)
 8000654:	2201      	movs	r2, #1
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	cb0e      	ldmia	r3, {r1, r2, r3}
 800065a:	4807      	ldr	r0, [pc, #28]	@ (8000678 <display_Boot+0x50>)
 800065c:	f000 fa32 	bl	8000ac4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000660:	f000 f922 	bl	80008a8 <ssd1306_UpdateScreen>
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	08010c5c 	.word	0x08010c5c
 8000670:	0800f0a4 	.word	0x0800f0a4
 8000674:	08010c50 	.word	0x08010c50
 8000678:	0800f0b0 	.word	0x0800f0b0

0800067c <display_StatusPage>:

void display_StatusPage(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings

	ssd1306_Fill(Black);
 8000682:	2000      	movs	r0, #0
 8000684:	f000 f8f8 	bl	8000878 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8000688:	2100      	movs	r1, #0
 800068a:	2019      	movs	r0, #25
 800068c:	f000 fa40 	bl	8000b10 <ssd1306_SetCursor>
	ssd1306_WriteString("Status", Font_11x18, White);
 8000690:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <display_StatusPage+0x9c>)
 8000692:	2201      	movs	r2, #1
 8000694:	9200      	str	r2, [sp, #0]
 8000696:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000698:	4820      	ldr	r0, [pc, #128]	@ (800071c <display_StatusPage+0xa0>)
 800069a:	f000 fa13 	bl	8000ac4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 800069e:	2119      	movs	r1, #25
 80006a0:	2002      	movs	r0, #2
 80006a2:	f000 fa35 	bl	8000b10 <ssd1306_SetCursor>
	sprintf(buf, "Slave Add: 0x%02X", modbusGetSlaveAddress());
 80006a6:	f002 f8cf 	bl	8002848 <modbusGetSlaveAddress>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	463b      	mov	r3, r7
 80006b0:	491b      	ldr	r1, [pc, #108]	@ (8000720 <display_StatusPage+0xa4>)
 80006b2:	4618      	mov	r0, r3
 80006b4:	f00e f84a 	bl	800e74c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80006b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <display_StatusPage+0xa8>)
 80006ba:	4638      	mov	r0, r7
 80006bc:	2201      	movs	r2, #1
 80006be:	9200      	str	r2, [sp, #0]
 80006c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006c2:	f000 f9ff 	bl	8000ac4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 80006c6:	2128      	movs	r1, #40	@ 0x28
 80006c8:	2002      	movs	r0, #2
 80006ca:	f000 fa21 	bl	8000b10 <ssd1306_SetCursor>
	sprintf(buf, "Supply Voltage: %dV", 5);
 80006ce:	463b      	mov	r3, r7
 80006d0:	2205      	movs	r2, #5
 80006d2:	4915      	ldr	r1, [pc, #84]	@ (8000728 <display_StatusPage+0xac>)
 80006d4:	4618      	mov	r0, r3
 80006d6:	f00e f839 	bl	800e74c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80006da:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <display_StatusPage+0xa8>)
 80006dc:	4638      	mov	r0, r7
 80006de:	2201      	movs	r2, #1
 80006e0:	9200      	str	r2, [sp, #0]
 80006e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006e4:	f000 f9ee 	bl	8000ac4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 55);
 80006e8:	2137      	movs	r1, #55	@ 0x37
 80006ea:	2002      	movs	r0, #2
 80006ec:	f000 fa10 	bl	8000b10 <ssd1306_SetCursor>
	sprintf(buf, "Current Draw: %dmA", 50);
 80006f0:	463b      	mov	r3, r7
 80006f2:	2232      	movs	r2, #50	@ 0x32
 80006f4:	490d      	ldr	r1, [pc, #52]	@ (800072c <display_StatusPage+0xb0>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f00e f828 	bl	800e74c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <display_StatusPage+0xa8>)
 80006fe:	4638      	mov	r0, r7
 8000700:	2201      	movs	r2, #1
 8000702:	9200      	str	r2, [sp, #0]
 8000704:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000706:	f000 f9dd 	bl	8000ac4 <ssd1306_WriteString>


	ssd1306_UpdateScreen();
 800070a:	f000 f8cd 	bl	80008a8 <ssd1306_UpdateScreen>
}
 800070e:	bf00      	nop
 8000710:	3720      	adds	r7, #32
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	08010c5c 	.word	0x08010c5c
 800071c:	0800f0bc 	.word	0x0800f0bc
 8000720:	0800f0c4 	.word	0x0800f0c4
 8000724:	08010c44 	.word	0x08010c44
 8000728:	0800f0d8 	.word	0x0800f0d8
 800072c:	0800f0ec 	.word	0x0800f0ec

08000730 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
	...

08000740 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af04      	add	r7, sp, #16
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	9302      	str	r3, [sp, #8]
 8000750:	2301      	movs	r3, #1
 8000752:	9301      	str	r3, [sp, #4]
 8000754:	1dfb      	adds	r3, r7, #7
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2301      	movs	r3, #1
 800075a:	2200      	movs	r2, #0
 800075c:	2178      	movs	r1, #120	@ 0x78
 800075e:	4803      	ldr	r0, [pc, #12]	@ (800076c <ssd1306_WriteCommand+0x2c>)
 8000760:	f004 feec 	bl	800553c <HAL_I2C_Mem_Write>
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000f00 	.word	0x20000f00

08000770 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af04      	add	r7, sp, #16
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	b29b      	uxth	r3, r3
 800077e:	f04f 32ff 	mov.w	r2, #4294967295
 8000782:	9202      	str	r2, [sp, #8]
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	2301      	movs	r3, #1
 800078c:	2240      	movs	r2, #64	@ 0x40
 800078e:	2178      	movs	r1, #120	@ 0x78
 8000790:	4803      	ldr	r0, [pc, #12]	@ (80007a0 <ssd1306_WriteData+0x30>)
 8000792:	f004 fed3 	bl	800553c <HAL_I2C_Mem_Write>
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000f00 	.word	0x20000f00

080007a4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80007a8:	f7ff ffc2 	bl	8000730 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80007ac:	2064      	movs	r0, #100	@ 0x64
 80007ae:	f002 fb0b 	bl	8002dc8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80007b2:	2000      	movs	r0, #0
 80007b4:	f000 f9d8 	bl	8000b68 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80007b8:	2020      	movs	r0, #32
 80007ba:	f7ff ffc1 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ffbe 	bl	8000740 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80007c4:	20b0      	movs	r0, #176	@ 0xb0
 80007c6:	f7ff ffbb 	bl	8000740 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80007ca:	20c8      	movs	r0, #200	@ 0xc8
 80007cc:	f7ff ffb8 	bl	8000740 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff ffb5 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80007d6:	2010      	movs	r0, #16
 80007d8:	f7ff ffb2 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80007dc:	2040      	movs	r0, #64	@ 0x40
 80007de:	f7ff ffaf 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80007e2:	20ff      	movs	r0, #255	@ 0xff
 80007e4:	f000 f9ac 	bl	8000b40 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80007e8:	20a1      	movs	r0, #161	@ 0xa1
 80007ea:	f7ff ffa9 	bl	8000740 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80007ee:	20a6      	movs	r0, #166	@ 0xa6
 80007f0:	f7ff ffa6 	bl	8000740 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80007f4:	20a8      	movs	r0, #168	@ 0xa8
 80007f6:	f7ff ffa3 	bl	8000740 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80007fa:	203f      	movs	r0, #63	@ 0x3f
 80007fc:	f7ff ffa0 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000800:	20a4      	movs	r0, #164	@ 0xa4
 8000802:	f7ff ff9d 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000806:	20d3      	movs	r0, #211	@ 0xd3
 8000808:	f7ff ff9a 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800080c:	2000      	movs	r0, #0
 800080e:	f7ff ff97 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000812:	20d5      	movs	r0, #213	@ 0xd5
 8000814:	f7ff ff94 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000818:	20f0      	movs	r0, #240	@ 0xf0
 800081a:	f7ff ff91 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800081e:	20d9      	movs	r0, #217	@ 0xd9
 8000820:	f7ff ff8e 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000824:	2022      	movs	r0, #34	@ 0x22
 8000826:	f7ff ff8b 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800082a:	20da      	movs	r0, #218	@ 0xda
 800082c:	f7ff ff88 	bl	8000740 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000830:	2012      	movs	r0, #18
 8000832:	f7ff ff85 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000836:	20db      	movs	r0, #219	@ 0xdb
 8000838:	f7ff ff82 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800083c:	2020      	movs	r0, #32
 800083e:	f7ff ff7f 	bl	8000740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000842:	208d      	movs	r0, #141	@ 0x8d
 8000844:	f7ff ff7c 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000848:	2014      	movs	r0, #20
 800084a:	f7ff ff79 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800084e:	2001      	movs	r0, #1
 8000850:	f000 f98a 	bl	8000b68 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000854:	2000      	movs	r0, #0
 8000856:	f000 f80f 	bl	8000878 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800085a:	f000 f825 	bl	80008a8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800085e:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <ssd1306_Init+0xd0>)
 8000860:	2200      	movs	r2, #0
 8000862:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000864:	4b03      	ldr	r3, [pc, #12]	@ (8000874 <ssd1306_Init+0xd0>)
 8000866:	2200      	movs	r2, #0
 8000868:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800086a:	4b02      	ldr	r3, [pc, #8]	@ (8000874 <ssd1306_Init+0xd0>)
 800086c:	2201      	movs	r2, #1
 800086e:	711a      	strb	r2, [r3, #4]
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000610 	.word	0x20000610

08000878 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d101      	bne.n	800088c <ssd1306_Fill+0x14>
 8000888:	2300      	movs	r3, #0
 800088a:	e000      	b.n	800088e <ssd1306_Fill+0x16>
 800088c:	23ff      	movs	r3, #255	@ 0xff
 800088e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000892:	4619      	mov	r1, r3
 8000894:	4803      	ldr	r0, [pc, #12]	@ (80008a4 <ssd1306_Fill+0x2c>)
 8000896:	f00d ff95 	bl	800e7c4 <memset>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000210 	.word	0x20000210

080008a8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80008ae:	2300      	movs	r3, #0
 80008b0:	71fb      	strb	r3, [r7, #7]
 80008b2:	e016      	b.n	80008e2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	3b50      	subs	r3, #80	@ 0x50
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ff40 	bl	8000740 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80008c0:	2000      	movs	r0, #0
 80008c2:	f7ff ff3d 	bl	8000740 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80008c6:	2010      	movs	r0, #16
 80008c8:	f7ff ff3a 	bl	8000740 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	01db      	lsls	r3, r3, #7
 80008d0:	4a08      	ldr	r2, [pc, #32]	@ (80008f4 <ssd1306_UpdateScreen+0x4c>)
 80008d2:	4413      	add	r3, r2
 80008d4:	2180      	movs	r1, #128	@ 0x80
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff ff4a 	bl	8000770 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	3301      	adds	r3, #1
 80008e0:	71fb      	strb	r3, [r7, #7]
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b07      	cmp	r3, #7
 80008e6:	d9e5      	bls.n	80008b4 <ssd1306_UpdateScreen+0xc>
    }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000210 	.word	0x20000210

080008f8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
 8000902:	460b      	mov	r3, r1
 8000904:	71bb      	strb	r3, [r7, #6]
 8000906:	4613      	mov	r3, r2
 8000908:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	2b00      	cmp	r3, #0
 8000910:	db3d      	blt.n	800098e <ssd1306_DrawPixel+0x96>
 8000912:	79bb      	ldrb	r3, [r7, #6]
 8000914:	2b3f      	cmp	r3, #63	@ 0x3f
 8000916:	d83a      	bhi.n	800098e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000918:	797b      	ldrb	r3, [r7, #5]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d11a      	bne.n	8000954 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800091e:	79fa      	ldrb	r2, [r7, #7]
 8000920:	79bb      	ldrb	r3, [r7, #6]
 8000922:	08db      	lsrs	r3, r3, #3
 8000924:	b2d8      	uxtb	r0, r3
 8000926:	4603      	mov	r3, r0
 8000928:	01db      	lsls	r3, r3, #7
 800092a:	4413      	add	r3, r2
 800092c:	4a1b      	ldr	r2, [pc, #108]	@ (800099c <ssd1306_DrawPixel+0xa4>)
 800092e:	5cd3      	ldrb	r3, [r2, r3]
 8000930:	b25a      	sxtb	r2, r3
 8000932:	79bb      	ldrb	r3, [r7, #6]
 8000934:	f003 0307 	and.w	r3, r3, #7
 8000938:	2101      	movs	r1, #1
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	b25b      	sxtb	r3, r3
 8000940:	4313      	orrs	r3, r2
 8000942:	b259      	sxtb	r1, r3
 8000944:	79fa      	ldrb	r2, [r7, #7]
 8000946:	4603      	mov	r3, r0
 8000948:	01db      	lsls	r3, r3, #7
 800094a:	4413      	add	r3, r2
 800094c:	b2c9      	uxtb	r1, r1
 800094e:	4a13      	ldr	r2, [pc, #76]	@ (800099c <ssd1306_DrawPixel+0xa4>)
 8000950:	54d1      	strb	r1, [r2, r3]
 8000952:	e01d      	b.n	8000990 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000954:	79fa      	ldrb	r2, [r7, #7]
 8000956:	79bb      	ldrb	r3, [r7, #6]
 8000958:	08db      	lsrs	r3, r3, #3
 800095a:	b2d8      	uxtb	r0, r3
 800095c:	4603      	mov	r3, r0
 800095e:	01db      	lsls	r3, r3, #7
 8000960:	4413      	add	r3, r2
 8000962:	4a0e      	ldr	r2, [pc, #56]	@ (800099c <ssd1306_DrawPixel+0xa4>)
 8000964:	5cd3      	ldrb	r3, [r2, r3]
 8000966:	b25a      	sxtb	r2, r3
 8000968:	79bb      	ldrb	r3, [r7, #6]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	2101      	movs	r1, #1
 8000970:	fa01 f303 	lsl.w	r3, r1, r3
 8000974:	b25b      	sxtb	r3, r3
 8000976:	43db      	mvns	r3, r3
 8000978:	b25b      	sxtb	r3, r3
 800097a:	4013      	ands	r3, r2
 800097c:	b259      	sxtb	r1, r3
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	4603      	mov	r3, r0
 8000982:	01db      	lsls	r3, r3, #7
 8000984:	4413      	add	r3, r2
 8000986:	b2c9      	uxtb	r1, r1
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <ssd1306_DrawPixel+0xa4>)
 800098a:	54d1      	strb	r1, [r2, r3]
 800098c:	e000      	b.n	8000990 <ssd1306_DrawPixel+0x98>
        return;
 800098e:	bf00      	nop
    }
}
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	20000210 	.word	0x20000210

080009a0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b089      	sub	sp, #36	@ 0x24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4604      	mov	r4, r0
 80009a8:	4638      	mov	r0, r7
 80009aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80009ae:	4623      	mov	r3, r4
 80009b0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	2b1f      	cmp	r3, #31
 80009b6:	d902      	bls.n	80009be <ssd1306_WriteChar+0x1e>
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	2b7e      	cmp	r3, #126	@ 0x7e
 80009bc:	d901      	bls.n	80009c2 <ssd1306_WriteChar+0x22>
        return 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	e079      	b.n	8000ab6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d005      	beq.n	80009d4 <ssd1306_WriteChar+0x34>
 80009c8:	68ba      	ldr	r2, [r7, #8]
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	3b20      	subs	r3, #32
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	e000      	b.n	80009d6 <ssd1306_WriteChar+0x36>
 80009d4:	783b      	ldrb	r3, [r7, #0]
 80009d6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80009d8:	4b39      	ldr	r3, [pc, #228]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	461a      	mov	r2, r3
 80009de:	7dfb      	ldrb	r3, [r7, #23]
 80009e0:	4413      	add	r3, r2
 80009e2:	2b80      	cmp	r3, #128	@ 0x80
 80009e4:	dc06      	bgt.n	80009f4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80009e6:	4b36      	ldr	r3, [pc, #216]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 80009e8:	885b      	ldrh	r3, [r3, #2]
 80009ea:	461a      	mov	r2, r3
 80009ec:	787b      	ldrb	r3, [r7, #1]
 80009ee:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80009f0:	2b40      	cmp	r3, #64	@ 0x40
 80009f2:	dd01      	ble.n	80009f8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	e05e      	b.n	8000ab6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
 80009fc:	e04d      	b.n	8000a9a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	3b20      	subs	r3, #32
 8000a04:	7879      	ldrb	r1, [r7, #1]
 8000a06:	fb01 f303 	mul.w	r3, r1, r3
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	440b      	add	r3, r1
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	4413      	add	r3, r2
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000a18:	2300      	movs	r3, #0
 8000a1a:	61bb      	str	r3, [r7, #24]
 8000a1c:	e036      	b.n	8000a8c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d013      	beq.n	8000a56 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000a2e:	4b24      	ldr	r3, [pc, #144]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4413      	add	r3, r2
 8000a3a:	b2d8      	uxtb	r0, r3
 8000a3c:	4b20      	ldr	r3, [pc, #128]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000a3e:	885b      	ldrh	r3, [r3, #2]
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4413      	add	r3, r2
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f7ff ff52 	bl	80008f8 <ssd1306_DrawPixel>
 8000a54:	e017      	b.n	8000a86 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000a56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	4413      	add	r3, r2
 8000a62:	b2d8      	uxtb	r0, r3
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000a66:	885b      	ldrh	r3, [r3, #2]
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	4413      	add	r3, r2
 8000a70:	b2d9      	uxtb	r1, r3
 8000a72:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	bf0c      	ite	eq
 8000a7a:	2301      	moveq	r3, #1
 8000a7c:	2300      	movne	r3, #0
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	f7ff ff39 	bl	80008f8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	61bb      	str	r3, [r7, #24]
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d3c4      	bcc.n	8000a1e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	3301      	adds	r3, #1
 8000a98:	61fb      	str	r3, [r7, #28]
 8000a9a:	787b      	ldrb	r3, [r7, #1]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d3ac      	bcc.n	80009fe <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000aa6:	881a      	ldrh	r2, [r3, #0]
 8000aa8:	7dfb      	ldrb	r3, [r7, #23]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	4413      	add	r3, r2
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	4b03      	ldr	r3, [pc, #12]	@ (8000ac0 <ssd1306_WriteChar+0x120>)
 8000ab2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3724      	adds	r7, #36	@ 0x24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd90      	pop	{r4, r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000610 	.word	0x20000610

08000ac4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af02      	add	r7, sp, #8
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	4638      	mov	r0, r7
 8000ace:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000ad2:	e013      	b.n	8000afc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	7818      	ldrb	r0, [r3, #0]
 8000ad8:	7e3b      	ldrb	r3, [r7, #24]
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	463b      	mov	r3, r7
 8000ade:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ae0:	f7ff ff5e 	bl	80009a0 <ssd1306_WriteChar>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d002      	beq.n	8000af6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	e008      	b.n	8000b08 <ssd1306_WriteString+0x44>
        }
        str++;
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	3301      	adds	r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d1e7      	bne.n	8000ad4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	781b      	ldrb	r3, [r3, #0]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	460a      	mov	r2, r1
 8000b1a:	71fb      	strb	r3, [r7, #7]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	b29a      	uxth	r2, r3
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <ssd1306_SetCursor+0x2c>)
 8000b26:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <ssd1306_SetCursor+0x2c>)
 8000b2e:	805a      	strh	r2, [r3, #2]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	20000610 	.word	0x20000610

08000b40 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000b4a:	2381      	movs	r3, #129	@ 0x81
 8000b4c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000b4e:	7bfb      	ldrb	r3, [r7, #15]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fdf5 	bl	8000740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fdf1 	bl	8000740 <ssd1306_WriteCommand>
}
 8000b5e:	bf00      	nop
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d005      	beq.n	8000b84 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8000b78:	23af      	movs	r3, #175	@ 0xaf
 8000b7a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8000b7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <ssd1306_SetDisplayOn+0x38>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	715a      	strb	r2, [r3, #5]
 8000b82:	e004      	b.n	8000b8e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8000b84:	23ae      	movs	r3, #174	@ 0xae
 8000b86:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8000b88:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <ssd1306_SetDisplayOn+0x38>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8000b8e:	7bfb      	ldrb	r3, [r7, #15]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fdd5 	bl	8000740 <ssd1306_WriteCommand>
}
 8000b96:	bf00      	nop
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	20000610 	.word	0x20000610

08000ba4 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	460b      	mov	r3, r1
 8000bae:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000bb0:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000bb2:	881b      	ldrh	r3, [r3, #0]
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d81b      	bhi.n	8000bf0 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000bb8:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4a10      	ldr	r2, [pc, #64]	@ (8000c00 <io_coil_add_channel+0x5c>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000bc8:	881b      	ldrh	r3, [r3, #0]
 8000bca:	4a0d      	ldr	r2, [pc, #52]	@ (8000c00 <io_coil_add_channel+0x5c>)
 8000bcc:	00db      	lsls	r3, r3, #3
 8000bce:	4413      	add	r3, r2
 8000bd0:	887a      	ldrh	r2, [r7, #2]
 8000bd2:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8000bd4:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	4a09      	ldr	r2, [pc, #36]	@ (8000c00 <io_coil_add_channel+0x5c>)
 8000bda:	00db      	lsls	r3, r3, #3
 8000bdc:	4413      	add	r3, r2
 8000bde:	2200      	movs	r2, #0
 8000be0:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	3301      	adds	r3, #1
 8000be8:	b29a      	uxth	r2, r3
 8000bea:	4b04      	ldr	r3, [pc, #16]	@ (8000bfc <io_coil_add_channel+0x58>)
 8000bec:	801a      	strh	r2, [r3, #0]
 8000bee:	e000      	b.n	8000bf2 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000bf0:	bf00      	nop
}
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	20000638 	.word	0x20000638
 8000c00:	20000618 	.word	0x20000618

08000c04 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 8000c0e:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <io_coil_read+0x30>)
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	88fa      	ldrh	r2, [r7, #6]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d205      	bcs.n	8000c24 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	4a07      	ldr	r2, [pc, #28]	@ (8000c38 <io_coil_read+0x34>)
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	4413      	add	r3, r2
 8000c20:	799b      	ldrb	r3, [r3, #6]
 8000c22:	e000      	b.n	8000c26 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000638 	.word	0x20000638
 8000c38:	20000618 	.word	0x20000618

08000c3c <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	460a      	mov	r2, r1
 8000c46:	80fb      	strh	r3, [r7, #6]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8000c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <io_coil_write+0x48>)
 8000c4e:	881b      	ldrh	r3, [r3, #0]
 8000c50:	88fa      	ldrh	r2, [r7, #6]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d212      	bcs.n	8000c7c <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	4a0b      	ldr	r2, [pc, #44]	@ (8000c88 <io_coil_write+0x4c>)
 8000c5a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000c5e:	88fb      	ldrh	r3, [r7, #6]
 8000c60:	4a09      	ldr	r2, [pc, #36]	@ (8000c88 <io_coil_write+0x4c>)
 8000c62:	00db      	lsls	r3, r3, #3
 8000c64:	4413      	add	r3, r2
 8000c66:	889b      	ldrh	r3, [r3, #4]
 8000c68:	797a      	ldrb	r2, [r7, #5]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f004 fbb2 	bl	80053d4 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <io_coil_write+0x4c>)
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	4413      	add	r3, r2
 8000c78:	797a      	ldrb	r2, [r7, #5]
 8000c7a:	719a      	strb	r2, [r3, #6]
	}
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000638 	.word	0x20000638
 8000c88:	20000618 	.word	0x20000618

08000c8c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_discrete_in_channel_count) {
 8000c96:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc8 <io_discrete_in_read+0x3c>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	88fa      	ldrh	r2, [r7, #6]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d20e      	bcs.n	8000cbe <io_discrete_in_read+0x32>
		return HAL_GPIO_ReadPin(io_discrete_in_channels[index].port, io_discrete_in_channels[index].pin);
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <io_discrete_in_read+0x40>)
 8000ca4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000ca8:	88fb      	ldrh	r3, [r7, #6]
 8000caa:	4908      	ldr	r1, [pc, #32]	@ (8000ccc <io_discrete_in_read+0x40>)
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	440b      	add	r3, r1
 8000cb0:	889b      	ldrh	r3, [r3, #4]
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	f004 fb75 	bl	80053a4 <HAL_GPIO_ReadPin>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	e000      	b.n	8000cc0 <io_discrete_in_read+0x34>
	}
	return GPIO_PIN_RESET;
 8000cbe:	2300      	movs	r3, #0
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	2000065c 	.word	0x2000065c
 8000ccc:	2000063c 	.word	0x2000063c

08000cd0 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000cda:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <io_holding_reg_read+0x38>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	88fa      	ldrh	r2, [r7, #6]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d209      	bcs.n	8000cf8 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8000ce4:	88fa      	ldrh	r2, [r7, #6]
 8000ce6:	4909      	ldr	r1, [pc, #36]	@ (8000d0c <io_holding_reg_read+0x3c>)
 8000ce8:	4613      	mov	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	4413      	add	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	440b      	add	r3, r1
 8000cf2:	3308      	adds	r3, #8
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	e000      	b.n	8000cfa <io_holding_reg_read+0x2a>
	}
	return 0;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20000678 	.word	0x20000678
 8000d0c:	20000660 	.word	0x20000660

08000d10 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	460a      	mov	r2, r1
 8000d1a:	80fb      	strh	r3, [r7, #6]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000d20:	4b1f      	ldr	r3, [pc, #124]	@ (8000da0 <io_holding_reg_write+0x90>)
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	88fa      	ldrh	r2, [r7, #6]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d236      	bcs.n	8000d98 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	491d      	ldr	r1, [pc, #116]	@ (8000da4 <io_holding_reg_write+0x94>)
 8000d2e:	4613      	mov	r3, r2
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	4413      	add	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	440b      	add	r3, r1
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8000d3c:	88ba      	ldrh	r2, [r7, #4]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	031b      	lsls	r3, r3, #12
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	4a18      	ldr	r2, [pc, #96]	@ (8000da8 <io_holding_reg_write+0x98>)
 8000d46:	fba2 2303 	umull	r2, r3, r2, r3
 8000d4a:	0bdb      	lsrs	r3, r3, #15
 8000d4c:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8000d4e:	88fa      	ldrh	r2, [r7, #6]
 8000d50:	4914      	ldr	r1, [pc, #80]	@ (8000da4 <io_holding_reg_write+0x94>)
 8000d52:	4613      	mov	r3, r2
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	4413      	add	r3, r2
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	440b      	add	r3, r1
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	6819      	ldr	r1, [r3, #0]
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	2200      	movs	r2, #0
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f003 fc81 	bl	800466c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8000d6a:	88fa      	ldrh	r2, [r7, #6]
 8000d6c:	490d      	ldr	r1, [pc, #52]	@ (8000da4 <io_holding_reg_write+0x94>)
 8000d6e:	4613      	mov	r3, r2
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	4413      	add	r3, r2
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	440b      	add	r3, r1
 8000d78:	3304      	adds	r3, #4
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	f003 fc08 	bl	8004594 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8000d84:	88fa      	ldrh	r2, [r7, #6]
 8000d86:	4907      	ldr	r1, [pc, #28]	@ (8000da4 <io_holding_reg_write+0x94>)
 8000d88:	4613      	mov	r3, r2
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	4413      	add	r3, r2
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	440b      	add	r3, r1
 8000d92:	3308      	adds	r3, #8
 8000d94:	88ba      	ldrh	r2, [r7, #4]
 8000d96:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8000d98:	bf00      	nop
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000678 	.word	0x20000678
 8000da4:	20000660 	.word	0x20000660
 8000da8:	80008001 	.word	0x80008001

08000dac <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == adc_read_func) {
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a13      	ldr	r2, [pc, #76]	@ (8000e08 <io_input_reg_add_channel+0x5c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d109      	bne.n	8000dd2 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8000dbe:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <io_input_reg_add_channel+0x60>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	2b03      	cmp	r3, #3
 8000dc4:	d81a      	bhi.n	8000dfc <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8000dc6:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <io_input_reg_add_channel+0x60>)
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <io_input_reg_add_channel+0x60>)
 8000dd0:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <io_input_reg_add_channel+0x64>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8000e14 <io_input_reg_add_channel+0x68>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8000de0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <io_input_reg_add_channel+0x64>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <io_input_reg_add_channel+0x68>)
 8000de6:	00db      	lsls	r3, r3, #3
 8000de8:	4413      	add	r3, r2
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <io_input_reg_add_channel+0x64>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	3301      	adds	r3, #1
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <io_input_reg_add_channel+0x64>)
 8000df8:	801a      	strh	r2, [r3, #0]
 8000dfa:	e000      	b.n	8000dfe <io_input_reg_add_channel+0x52>
			return;
 8000dfc:	bf00      	nop
}
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	08000e59 	.word	0x08000e59
 8000e0c:	20000e7e 	.word	0x20000e7e
 8000e10:	20000e7c 	.word	0x20000e7c
 8000e14:	2000067c 	.word	0x2000067c

08000e18 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_input_reg_channel_count) {
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <io_input_reg_read+0x38>)
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	88fa      	ldrh	r2, [r7, #6]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d20c      	bcs.n	8000e46 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8000e2c:	88fb      	ldrh	r3, [r7, #6]
 8000e2e:	4a09      	ldr	r2, [pc, #36]	@ (8000e54 <io_input_reg_read+0x3c>)
 8000e30:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000e34:	88fb      	ldrh	r3, [r7, #6]
 8000e36:	4907      	ldr	r1, [pc, #28]	@ (8000e54 <io_input_reg_read+0x3c>)
 8000e38:	00db      	lsls	r3, r3, #3
 8000e3a:	440b      	add	r3, r1
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	4790      	blx	r2
 8000e42:	4603      	mov	r3, r0
 8000e44:	e000      	b.n	8000e48 <io_input_reg_read+0x30>
	}
	return 0;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000e7c 	.word	0x20000e7c
 8000e54:	2000067c 	.word	0x2000067c

08000e58 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(void* context) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	60fb      	str	r3, [r7, #12]
		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f002 fb81 	bl	800356c <HAL_ADC_Start>
		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8000e6a:	2164      	movs	r1, #100	@ 0x64
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	f002 fc39 	bl	80036e4 <HAL_ADC_PollForConversion>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d10f      	bne.n	8000e98 <adc_read_func+0x40>
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f002 fd0b 	bl	8003894 <HAL_ADC_GetValue>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	4613      	mov	r3, r2
 8000e82:	041b      	lsls	r3, r3, #16
 8000e84:	1a9a      	subs	r2, r3, r2
 8000e86:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <adc_read_func+0x4c>)
 8000e88:	fba3 1302 	umull	r1, r3, r3, r2
 8000e8c:	1ad2      	subs	r2, r2, r3
 8000e8e:	0852      	lsrs	r2, r2, #1
 8000e90:	4413      	add	r3, r2
 8000e92:	0adb      	lsrs	r3, r3, #11
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	e000      	b.n	8000e9a <adc_read_func+0x42>
		}
#endif
	return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	00100101 	.word	0x00100101

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eac:	f001 ff1b 	bl	8002ce6 <HAL_Init>
// COILS: Digital R/W: for this controller, all digital outputs
// DISCRETE INPUTS: Digital R: for this controller, all digital inputs
// HOLDING REGISTERS: Analogue R/W: for this controller, all analogue outputs
// INPUT REGISTERS: Analogue R: for this controller, all analogue inputs
  //io_coil_add_channel(GPIOC, GPIO_PIN_6);
  io_input_reg_add_channel(DS3231_ReadTemp, &hi2c1);
 8000eb0:	4932      	ldr	r1, [pc, #200]	@ (8000f7c <main+0xd4>)
 8000eb2:	4833      	ldr	r0, [pc, #204]	@ (8000f80 <main+0xd8>)
 8000eb4:	f7ff ff7a 	bl	8000dac <io_input_reg_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb8:	f000 f868 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebc:	f000 fa6c 	bl	8001398 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ec0:	f000 fa38 	bl	8001334 <MX_DMA_Init>
  MX_I2C1_Init();
 8000ec4:	f000 f96a 	bl	800119c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000ec8:	f000 f9e6 	bl	8001298 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000ecc:	f000 f8aa 	bl	8001024 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000ed0:	f000 f920 	bl	8001114 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8000ed4:	f00c fefa 	bl	800dccc <MX_USB_Device_Init>
  MX_SPI1_Init();
 8000ed8:	f000 f9a0 	bl	800121c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8000edc:	f00b f9e6 	bl	800c2ac <MX_FATFS_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <main+0x42>
    Error_Handler();
 8000ee6:	f000 faf5 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup(GPIOC, BTN1_Pin);
 8000eea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eee:	4825      	ldr	r0, [pc, #148]	@ (8000f84 <main+0xdc>)
 8000ef0:	f7ff fb84 	bl	80005fc <display_Setup>
	display_Boot();
 8000ef4:	f7ff fb98 	bl	8000628 <display_Boot>

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f000 fe07 	bl	8001b0c <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8000efe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f06:	f001 fcdb 	bl	80028c0 <RS485_Setup>

  	// Setup Coils
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 8000f0a:	2110      	movs	r1, #16
 8000f0c:	481d      	ldr	r0, [pc, #116]	@ (8000f84 <main+0xdc>)
 8000f0e:	f7ff fe49 	bl	8000ba4 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8000f12:	2101      	movs	r1, #1
 8000f14:	481c      	ldr	r0, [pc, #112]	@ (8000f88 <main+0xe0>)
 8000f16:	f7ff fe45 	bl	8000ba4 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 8000f1a:	2102      	movs	r1, #2
 8000f1c:	481a      	ldr	r0, [pc, #104]	@ (8000f88 <main+0xe0>)
 8000f1e:	f7ff fe41 	bl	8000ba4 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8000f22:	2104      	movs	r1, #4
 8000f24:	4818      	ldr	r0, [pc, #96]	@ (8000f88 <main+0xe0>)
 8000f26:	f7ff fe3d 	bl	8000ba4 <io_coil_add_channel>



  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2140      	movs	r1, #64	@ 0x40
 8000f2e:	4815      	ldr	r0, [pc, #84]	@ (8000f84 <main+0xdc>)
 8000f30:	f004 fa50 	bl	80053d4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8000f34:	203c      	movs	r0, #60	@ 0x3c
 8000f36:	f001 ff47 	bl	8002dc8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2140      	movs	r1, #64	@ 0x40
 8000f3e:	4811      	ldr	r0, [pc, #68]	@ (8000f84 <main+0xdc>)
 8000f40:	f004 fa48 	bl	80053d4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8000f44:	203c      	movs	r0, #60	@ 0x3c
 8000f46:	f001 ff3f 	bl	8002dc8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2140      	movs	r1, #64	@ 0x40
 8000f4e:	480d      	ldr	r0, [pc, #52]	@ (8000f84 <main+0xdc>)
 8000f50:	f004 fa40 	bl	80053d4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8000f54:	203c      	movs	r0, #60	@ 0x3c
 8000f56:	f001 ff37 	bl	8002dc8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2140      	movs	r1, #64	@ 0x40
 8000f5e:	4809      	ldr	r0, [pc, #36]	@ (8000f84 <main+0xdc>)
 8000f60:	f004 fa38 	bl	80053d4 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8000f64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f68:	f001 ff2e 	bl	8002dc8 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8000f6c:	f7ff fb86 	bl	800067c <display_StatusPage>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8000f70:	f001 fda0 	bl	8002ab4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8000f74:	f001 fde2 	bl	8002b3c <RS485_TransmitPendingFrames>
	  RS485_ProcessPendingFrames();
 8000f78:	bf00      	nop
 8000f7a:	e7f9      	b.n	8000f70 <main+0xc8>
 8000f7c:	20000f00 	.word	0x20000f00
 8000f80:	08002c35 	.word	0x08002c35
 8000f84:	48000800 	.word	0x48000800
 8000f88:	48000400 	.word	0x48000400

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b094      	sub	sp, #80	@ 0x50
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	2238      	movs	r2, #56	@ 0x38
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00d fc12 	bl	800e7c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fb2:	f006 fd4b 	bl	8007a4c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc0:	2340      	movs	r3, #64	@ 0x40
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000fd8:	2304      	movs	r3, #4
 8000fda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe0:	f107 0318 	add.w	r3, r7, #24
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f006 fde5 	bl	8007bb4 <HAL_RCC_OscConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000ff0:	f000 fa70 	bl	80014d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f007 f8e3 	bl	80081d8 <HAL_RCC_ClockConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001018:	f000 fa5c 	bl	80014d4 <Error_Handler>
  }
}
 800101c:	bf00      	nop
 800101e:	3750      	adds	r7, #80	@ 0x50
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08c      	sub	sp, #48	@ 0x30
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800102a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2220      	movs	r2, #32
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f00d fbc1 	bl	800e7c4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001042:	4b32      	ldr	r3, [pc, #200]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001044:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001048:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800104a:	4b30      	ldr	r3, [pc, #192]	@ (800110c <MX_ADC1_Init+0xe8>)
 800104c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001050:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001052:	4b2e      	ldr	r3, [pc, #184]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001058:	4b2c      	ldr	r3, [pc, #176]	@ (800110c <MX_ADC1_Init+0xe8>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800105e:	4b2b      	ldr	r3, [pc, #172]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001064:	4b29      	ldr	r3, [pc, #164]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001066:	2200      	movs	r2, #0
 8001068:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106a:	4b28      	ldr	r3, [pc, #160]	@ (800110c <MX_ADC1_Init+0xe8>)
 800106c:	2204      	movs	r2, #4
 800106e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001070:	4b26      	ldr	r3, [pc, #152]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001076:	4b25      	ldr	r3, [pc, #148]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800107c:	4b23      	ldr	r3, [pc, #140]	@ (800110c <MX_ADC1_Init+0xe8>)
 800107e:	2201      	movs	r2, #1
 8001080:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001082:	4b22      	ldr	r3, [pc, #136]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001084:	2200      	movs	r2, #0
 8001086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800108a:	4b20      	ldr	r3, [pc, #128]	@ (800110c <MX_ADC1_Init+0xe8>)
 800108c:	2200      	movs	r2, #0
 800108e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001090:	4b1e      	ldr	r3, [pc, #120]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001092:	2200      	movs	r2, #0
 8001094:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001096:	4b1d      	ldr	r3, [pc, #116]	@ (800110c <MX_ADC1_Init+0xe8>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800109e:	4b1b      	ldr	r3, [pc, #108]	@ (800110c <MX_ADC1_Init+0xe8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010a4:	4b19      	ldr	r3, [pc, #100]	@ (800110c <MX_ADC1_Init+0xe8>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ac:	4817      	ldr	r0, [pc, #92]	@ (800110c <MX_ADC1_Init+0xe8>)
 80010ae:	f002 f8d9 	bl	8003264 <HAL_ADC_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010b8:	f000 fa0c 	bl	80014d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010bc:	2300      	movs	r3, #0
 80010be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c4:	4619      	mov	r1, r3
 80010c6:	4811      	ldr	r0, [pc, #68]	@ (800110c <MX_ADC1_Init+0xe8>)
 80010c8:	f003 f88e 	bl	80041e8 <HAL_ADCEx_MultiModeConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010d2:	f000 f9ff 	bl	80014d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <MX_ADC1_Init+0xec>)
 80010d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010da:	2306      	movs	r3, #6
 80010dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010e2:	237f      	movs	r3, #127	@ 0x7f
 80010e4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010e6:	2304      	movs	r3, #4
 80010e8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <MX_ADC1_Init+0xe8>)
 80010f4:	f002 fbdc 	bl	80038b0 <HAL_ADC_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80010fe:	f000 f9e9 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	3730      	adds	r7, #48	@ 0x30
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000e80 	.word	0x20000e80
 8001110:	04300002 	.word	0x04300002

08001114 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08c      	sub	sp, #48	@ 0x30
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2230      	movs	r2, #48	@ 0x30
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f00d fb4f 	bl	800e7c4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <MX_DAC1_Init+0x80>)
 8001128:	4a1b      	ldr	r2, [pc, #108]	@ (8001198 <MX_DAC1_Init+0x84>)
 800112a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800112c:	4819      	ldr	r0, [pc, #100]	@ (8001194 <MX_DAC1_Init+0x80>)
 800112e:	f003 fa0e 	bl	800454e <HAL_DAC_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001138:	f000 f9cc 	bl	80014d4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800113c:	2302      	movs	r3, #2
 800113e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001150:	2300      	movs	r3, #0
 8001152:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001158:	2301      	movs	r3, #1
 800115a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	4619      	mov	r1, r3
 8001166:	480b      	ldr	r0, [pc, #44]	@ (8001194 <MX_DAC1_Init+0x80>)
 8001168:	f003 faae 	bl	80046c8 <HAL_DAC_ConfigChannel>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001172:	f000 f9af 	bl	80014d4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001176:	463b      	mov	r3, r7
 8001178:	2210      	movs	r2, #16
 800117a:	4619      	mov	r1, r3
 800117c:	4805      	ldr	r0, [pc, #20]	@ (8001194 <MX_DAC1_Init+0x80>)
 800117e:	f003 faa3 	bl	80046c8 <HAL_DAC_ConfigChannel>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001188:	f000 f9a4 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	3730      	adds	r7, #48	@ 0x30
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000eec 	.word	0x20000eec
 8001198:	50000800 	.word	0x50000800

0800119c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001214 <MX_I2C1_Init+0x78>)
 80011a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80011a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001218 <MX_I2C1_Init+0x7c>)
 80011aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b2:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b8:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011be:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011c4:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011d6:	480e      	ldr	r0, [pc, #56]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011d8:	f004 f914 	bl	8005404 <HAL_I2C_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011e2:	f000 f977 	bl	80014d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011e6:	2100      	movs	r1, #0
 80011e8:	4809      	ldr	r0, [pc, #36]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011ea:	f004 fe97 	bl	8005f1c <HAL_I2CEx_ConfigAnalogFilter>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011f4:	f000 f96e 	bl	80014d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011f8:	2100      	movs	r1, #0
 80011fa:	4805      	ldr	r0, [pc, #20]	@ (8001210 <MX_I2C1_Init+0x74>)
 80011fc:	f004 fed9 	bl	8005fb2 <HAL_I2CEx_ConfigDigitalFilter>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001206:	f000 f965 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000f00 	.word	0x20000f00
 8001214:	40005400 	.word	0x40005400
 8001218:	00300617 	.word	0x00300617

0800121c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001220:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001222:	4a1c      	ldr	r2, [pc, #112]	@ (8001294 <MX_SPI1_Init+0x78>)
 8001224:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001228:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800122c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001234:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001236:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800123a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800123c:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <MX_SPI1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001248:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <MX_SPI1_Init+0x74>)
 800124a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800124e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <MX_SPI1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001262:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <MX_SPI1_Init+0x74>)
 800126a:	2207      	movs	r2, #7
 800126c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_SPI1_Init+0x74>)
 8001276:	2208      	movs	r2, #8
 8001278:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <MX_SPI1_Init+0x74>)
 800127c:	f007 fbb8 	bl	80089f0 <HAL_SPI_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001286:	f000 f925 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000f54 	.word	0x20000f54
 8001294:	40013000 	.word	0x40013000

08001298 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800129c:	4b23      	ldr	r3, [pc, #140]	@ (800132c <MX_USART1_UART_Init+0x94>)
 800129e:	4a24      	ldr	r2, [pc, #144]	@ (8001330 <MX_USART1_UART_Init+0x98>)
 80012a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80012a2:	4b22      	ldr	r3, [pc, #136]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012a4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80012a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012aa:	4b20      	ldr	r3, [pc, #128]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80012b0:	4b1e      	ldr	r3, [pc, #120]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012b6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012b8:	4b1c      	ldr	r3, [pc, #112]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012be:	4b1b      	ldr	r3, [pc, #108]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012c0:	220c      	movs	r2, #12
 80012c2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c4:	4b19      	ldr	r3, [pc, #100]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ca:	4b18      	ldr	r3, [pc, #96]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012d0:	4b16      	ldr	r3, [pc, #88]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012d8:	2200      	movs	r2, #0
 80012da:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012dc:	4b13      	ldr	r3, [pc, #76]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012de:	2200      	movs	r2, #0
 80012e0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012e2:	4812      	ldr	r0, [pc, #72]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012e4:	f007 fc2f 	bl	8008b46 <HAL_UART_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80012ee:	f000 f8f1 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f2:	2100      	movs	r1, #0
 80012f4:	480d      	ldr	r0, [pc, #52]	@ (800132c <MX_USART1_UART_Init+0x94>)
 80012f6:	f009 f822 	bl	800a33e <HAL_UARTEx_SetTxFifoThreshold>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001300:	f000 f8e8 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001304:	2100      	movs	r1, #0
 8001306:	4809      	ldr	r0, [pc, #36]	@ (800132c <MX_USART1_UART_Init+0x94>)
 8001308:	f009 f857 	bl	800a3ba <HAL_UARTEx_SetRxFifoThreshold>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8001312:	f000 f8df 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	@ (800132c <MX_USART1_UART_Init+0x94>)
 8001318:	f008 ffd8 	bl	800a2cc <HAL_UARTEx_DisableFifoMode>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8001322:	f000 f8d7 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000fb8 	.word	0x20000fb8
 8001330:	40013800 	.word	0x40013800

08001334 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <MX_DMA_Init+0x60>)
 800133c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800133e:	4a15      	ldr	r2, [pc, #84]	@ (8001394 <MX_DMA_Init+0x60>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6493      	str	r3, [r2, #72]	@ 0x48
 8001346:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <MX_DMA_Init+0x60>)
 8001348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <MX_DMA_Init+0x60>)
 8001354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001356:	4a0f      	ldr	r2, [pc, #60]	@ (8001394 <MX_DMA_Init+0x60>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6493      	str	r3, [r2, #72]	@ 0x48
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <MX_DMA_Init+0x60>)
 8001360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800136a:	2200      	movs	r2, #0
 800136c:	2100      	movs	r1, #0
 800136e:	200b      	movs	r0, #11
 8001370:	f003 f8b9 	bl	80044e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001374:	200b      	movs	r0, #11
 8001376:	f003 f8d0 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	200c      	movs	r0, #12
 8001380:	f003 f8b1 	bl	80044e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001384:	200c      	movs	r0, #12
 8001386:	f003 f8c8 	bl	800451a <HAL_NVIC_EnableIRQ>

}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000

08001398 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139e:	f107 030c 	add.w	r3, r7, #12
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ae:	4b46      	ldr	r3, [pc, #280]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a45      	ldr	r2, [pc, #276]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013b4:	f043 0304 	orr.w	r3, r3, #4
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b43      	ldr	r3, [pc, #268]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0304 	and.w	r3, r3, #4
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	4b40      	ldr	r3, [pc, #256]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	4a3f      	ldr	r2, [pc, #252]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d2:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013de:	4b3a      	ldr	r3, [pc, #232]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	4a39      	ldr	r2, [pc, #228]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ea:	4b37      	ldr	r3, [pc, #220]	@ (80014c8 <MX_GPIO_Init+0x130>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2150      	movs	r1, #80	@ 0x50
 80013fa:	4834      	ldr	r0, [pc, #208]	@ (80014cc <MX_GPIO_Init+0x134>)
 80013fc:	f003 ffea 	bl	80053d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2107      	movs	r1, #7
 8001404:	4832      	ldr	r0, [pc, #200]	@ (80014d0 <MX_GPIO_Init+0x138>)
 8001406:	f003 ffe5 	bl	80053d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8001410:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001414:	f003 ffde 	bl	80053d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8001418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4619      	mov	r1, r3
 800142c:	4827      	ldr	r0, [pc, #156]	@ (80014cc <MX_GPIO_Init+0x134>)
 800142e:	f003 fe37 	bl	80050a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8001432:	f242 030c 	movw	r3, #8204	@ 0x200c
 8001436:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001438:	2300      	movs	r3, #0
 800143a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144a:	f003 fe29 	bl	80050a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 800144e:	2350      	movs	r3, #80	@ 0x50
 8001450:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	4819      	ldr	r0, [pc, #100]	@ (80014cc <MX_GPIO_Init+0x134>)
 8001466:	f003 fe1b 	bl	80050a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 800146a:	2307      	movs	r3, #7
 800146c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146e:	2301      	movs	r3, #1
 8001470:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001476:	2300      	movs	r3, #0
 8001478:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147a:	f107 030c 	add.w	r3, r7, #12
 800147e:	4619      	mov	r1, r3
 8001480:	4813      	ldr	r0, [pc, #76]	@ (80014d0 <MX_GPIO_Init+0x138>)
 8001482:	f003 fe0d 	bl	80050a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8001486:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800148a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	480d      	ldr	r0, [pc, #52]	@ (80014d0 <MX_GPIO_Init+0x138>)
 800149c:	f003 fe00 	bl	80050a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80014a0:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80014a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	4619      	mov	r1, r3
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014bc:	f003 fdf0 	bl	80050a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014c0:	bf00      	nop
 80014c2:	3720      	adds	r7, #32
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40021000 	.word	0x40021000
 80014cc:	48000800 	.word	0x48000800
 80014d0:	48000400 	.word	0x48000400

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d8:	b672      	cpsid	i
}
 80014da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <Error_Handler+0x8>

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <HAL_MspInit+0x44>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001524 <HAL_MspInit+0x44>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <HAL_MspInit+0x44>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_MspInit+0x44>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a08      	ldr	r2, [pc, #32]	@ (8001524 <HAL_MspInit+0x44>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6593      	str	r3, [r2, #88]	@ 0x58
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_MspInit+0x44>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001516:	f006 fb3d 	bl	8007b94 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b09c      	sub	sp, #112	@ 0x70
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001540:	f107 0318 	add.w	r3, r7, #24
 8001544:	2244      	movs	r2, #68	@ 0x44
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f00d f93b 	bl	800e7c4 <memset>
  if(hadc->Instance==ADC1)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001556:	d14d      	bne.n	80015f4 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001558:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800155c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800155e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001562:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001564:	f107 0318 	add.w	r3, r7, #24
 8001568:	4618      	mov	r0, r3
 800156a:	f007 f851 	bl	8008610 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001574:	f7ff ffae 	bl	80014d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001578:	4b20      	ldr	r3, [pc, #128]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 800157a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157c:	4a1f      	ldr	r2, [pc, #124]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 800157e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001584:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001594:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 800159e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 80015aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ac:	4a13      	ldr	r2, [pc, #76]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 80015ae:	f043 0302 	orr.w	r3, r3, #2
 80015b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_ADC_MspInit+0xd4>)
 80015b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80015c0:	2303      	movs	r3, #3
 80015c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015c4:	2303      	movs	r3, #3
 80015c6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015cc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015d0:	4619      	mov	r1, r3
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d6:	f003 fd63 	bl	80050a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN3_Pin|AIN4_Pin;
 80015da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80015de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e0:	2303      	movs	r3, #3
 80015e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015ec:	4619      	mov	r1, r3
 80015ee:	4804      	ldr	r0, [pc, #16]	@ (8001600 <HAL_ADC_MspInit+0xd8>)
 80015f0:	f003 fd56 	bl	80050a0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015f4:	bf00      	nop
 80015f6:	3770      	adds	r7, #112	@ 0x70
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40021000 	.word	0x40021000
 8001600:	48000400 	.word	0x48000400

08001604 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	@ 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a15      	ldr	r2, [pc, #84]	@ (8001678 <HAL_DAC_MspInit+0x74>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d124      	bne.n	8001670 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_DAC_MspInit+0x78>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	4a14      	ldr	r2, [pc, #80]	@ (800167c <HAL_DAC_MspInit+0x78>)
 800162c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001632:	4b12      	ldr	r3, [pc, #72]	@ (800167c <HAL_DAC_MspInit+0x78>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <HAL_DAC_MspInit+0x78>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a0e      	ldr	r2, [pc, #56]	@ (800167c <HAL_DAC_MspInit+0x78>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <HAL_DAC_MspInit+0x78>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8001656:	2330      	movs	r3, #48	@ 0x30
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165a:	2303      	movs	r3, #3
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800166c:	f003 fd18 	bl	80050a0 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001670:	bf00      	nop
 8001672:	3728      	adds	r7, #40	@ 0x28
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	50000800 	.word	0x50000800
 800167c:	40021000 	.word	0x40021000

08001680 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b09c      	sub	sp, #112	@ 0x70
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	2244      	movs	r2, #68	@ 0x44
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f00d f88f 	bl	800e7c4 <memset>
  if(hi2c->Instance==I2C1)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001760 <HAL_I2C_MspInit+0xe0>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d153      	bne.n	8001758 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016b0:	2340      	movs	r3, #64	@ 0x40
 80016b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b8:	f107 0318 	add.w	r3, r7, #24
 80016bc:	4618      	mov	r0, r3
 80016be:	f006 ffa7 	bl	8008610 <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016c8:	f7ff ff04 	bl	80014d4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	4b25      	ldr	r3, [pc, #148]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d0:	4a24      	ldr	r2, [pc, #144]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d8:	4b22      	ldr	r3, [pc, #136]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016ea:	f043 0302 	orr.w	r3, r3, #2
 80016ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001700:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001702:	2312      	movs	r3, #18
 8001704:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800170e:	2304      	movs	r3, #4
 8001710:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001716:	4619      	mov	r1, r3
 8001718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171c:	f003 fcc0 	bl	80050a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001724:	2312      	movs	r3, #18
 8001726:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2300      	movs	r3, #0
 800172e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001730:	2304      	movs	r3, #4
 8001732:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001734:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001738:	4619      	mov	r1, r3
 800173a:	480b      	ldr	r0, [pc, #44]	@ (8001768 <HAL_I2C_MspInit+0xe8>)
 800173c:	f003 fcb0 	bl	80050a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	4a07      	ldr	r2, [pc, #28]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 8001746:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800174a:	6593      	str	r3, [r2, #88]	@ 0x58
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_I2C_MspInit+0xe4>)
 800174e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001750:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001758:	bf00      	nop
 800175a:	3770      	adds	r7, #112	@ 0x70
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40005400 	.word	0x40005400
 8001764:	40021000 	.word	0x40021000
 8001768:	48000400 	.word	0x48000400

0800176c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	@ 0x28
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a25      	ldr	r2, [pc, #148]	@ (8001820 <HAL_SPI_MspInit+0xb4>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d144      	bne.n	8001818 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800178e:	4b25      	ldr	r3, [pc, #148]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 8001790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001792:	4a24      	ldr	r2, [pc, #144]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 8001794:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001798:	6613      	str	r3, [r2, #96]	@ 0x60
 800179a:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 800179c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	4a18      	ldr	r2, [pc, #96]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017c4:	f043 0302 	orr.w	r3, r3, #2
 80017c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_SPI_MspInit+0xb8>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017d6:	23c0      	movs	r3, #192	@ 0xc0
 80017d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017da:	2302      	movs	r3, #2
 80017dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017e6:	2305      	movs	r3, #5
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f4:	f003 fc54 	bl	80050a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017f8:	2308      	movs	r3, #8
 80017fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fc:	2302      	movs	r3, #2
 80017fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001808:	2305      	movs	r3, #5
 800180a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4619      	mov	r1, r3
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <HAL_SPI_MspInit+0xbc>)
 8001814:	f003 fc44 	bl	80050a0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001818:	bf00      	nop
 800181a:	3728      	adds	r7, #40	@ 0x28
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40013000 	.word	0x40013000
 8001824:	40021000 	.word	0x40021000
 8001828:	48000400 	.word	0x48000400

0800182c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b09a      	sub	sp, #104	@ 0x68
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001844:	f107 0310 	add.w	r3, r7, #16
 8001848:	2244      	movs	r2, #68	@ 0x44
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f00c ffb9 	bl	800e7c4 <memset>
  if(huart->Instance==USART1)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a4d      	ldr	r2, [pc, #308]	@ (800198c <HAL_UART_MspInit+0x160>)
 8001858:	4293      	cmp	r3, r2
 800185a:	f040 8093 	bne.w	8001984 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800185e:	2301      	movs	r3, #1
 8001860:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4618      	mov	r0, r3
 800186c:	f006 fed0 	bl	8008610 <HAL_RCCEx_PeriphCLKConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001876:	f7ff fe2d 	bl	80014d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800187a:	4b45      	ldr	r3, [pc, #276]	@ (8001990 <HAL_UART_MspInit+0x164>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187e:	4a44      	ldr	r2, [pc, #272]	@ (8001990 <HAL_UART_MspInit+0x164>)
 8001880:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001884:	6613      	str	r3, [r2, #96]	@ 0x60
 8001886:	4b42      	ldr	r3, [pc, #264]	@ (8001990 <HAL_UART_MspInit+0x164>)
 8001888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b3f      	ldr	r3, [pc, #252]	@ (8001990 <HAL_UART_MspInit+0x164>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	4a3e      	ldr	r2, [pc, #248]	@ (8001990 <HAL_UART_MspInit+0x164>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189e:	4b3c      	ldr	r3, [pc, #240]	@ (8001990 <HAL_UART_MspInit+0x164>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80018aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018ae:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	2300      	movs	r3, #0
 80018ba:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018bc:	2307      	movs	r3, #7
 80018be:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ca:	f003 fbe9 	bl	80050a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80018ce:	4b31      	ldr	r3, [pc, #196]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018d0:	4a31      	ldr	r2, [pc, #196]	@ (8001998 <HAL_UART_MspInit+0x16c>)
 80018d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80018d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018d6:	2218      	movs	r2, #24
 80018d8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018da:	4b2e      	ldr	r3, [pc, #184]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018e8:	2280      	movs	r2, #128	@ 0x80
 80018ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018ec:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f2:	4b28      	ldr	r3, [pc, #160]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80018f8:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <HAL_UART_MspInit+0x168>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018fe:	4b25      	ldr	r3, [pc, #148]	@ (8001994 <HAL_UART_MspInit+0x168>)
 8001900:	2200      	movs	r2, #0
 8001902:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001904:	4823      	ldr	r0, [pc, #140]	@ (8001994 <HAL_UART_MspInit+0x168>)
 8001906:	f003 f899 	bl	8004a3c <HAL_DMA_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8001910:	f7ff fde0 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a1f      	ldr	r2, [pc, #124]	@ (8001994 <HAL_UART_MspInit+0x168>)
 8001918:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800191c:	4a1d      	ldr	r2, [pc, #116]	@ (8001994 <HAL_UART_MspInit+0x168>)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001922:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001924:	4a1e      	ldr	r2, [pc, #120]	@ (80019a0 <HAL_UART_MspInit+0x174>)
 8001926:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001928:	4b1c      	ldr	r3, [pc, #112]	@ (800199c <HAL_UART_MspInit+0x170>)
 800192a:	2219      	movs	r2, #25
 800192c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800192e:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001930:	2210      	movs	r2, #16
 8001932:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001934:	4b19      	ldr	r3, [pc, #100]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <HAL_UART_MspInit+0x170>)
 800193c:	2280      	movs	r2, #128	@ 0x80
 800193e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001940:	4b16      	ldr	r3, [pc, #88]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001948:	2200      	movs	r2, #0
 800194a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800194c:	4b13      	ldr	r3, [pc, #76]	@ (800199c <HAL_UART_MspInit+0x170>)
 800194e:	2200      	movs	r2, #0
 8001950:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001954:	2200      	movs	r2, #0
 8001956:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001958:	4810      	ldr	r0, [pc, #64]	@ (800199c <HAL_UART_MspInit+0x170>)
 800195a:	f003 f86f 	bl	8004a3c <HAL_DMA_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001964:	f7ff fdb6 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <HAL_UART_MspInit+0x170>)
 800196c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800196e:	4a0b      	ldr	r2, [pc, #44]	@ (800199c <HAL_UART_MspInit+0x170>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	2100      	movs	r1, #0
 8001978:	2025      	movs	r0, #37	@ 0x25
 800197a:	f002 fdb4 	bl	80044e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800197e:	2025      	movs	r0, #37	@ 0x25
 8001980:	f002 fdcb 	bl	800451a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001984:	bf00      	nop
 8001986:	3768      	adds	r7, #104	@ 0x68
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40013800 	.word	0x40013800
 8001990:	40021000 	.word	0x40021000
 8001994:	2000104c 	.word	0x2000104c
 8001998:	40020008 	.word	0x40020008
 800199c:	200010ac 	.word	0x200010ac
 80019a0:	4002001c 	.word	0x4002001c

080019a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <NMI_Handler+0x4>

080019ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <HardFault_Handler+0x4>

080019b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <MemManage_Handler+0x4>

080019bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <BusFault_Handler+0x4>

080019c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <UsageFault_Handler+0x4>

080019cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fa:	f001 f9c7 	bl	8002d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <DMA1_Channel1_IRQHandler+0x10>)
 8001a0a:	f003 f9fa 	bl	8004e02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000104c 	.word	0x2000104c

08001a18 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a1c:	4802      	ldr	r0, [pc, #8]	@ (8001a28 <DMA1_Channel2_IRQHandler+0x10>)
 8001a1e:	f003 f9f0 	bl	8004e02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200010ac 	.word	0x200010ac

08001a2c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001a30:	4802      	ldr	r0, [pc, #8]	@ (8001a3c <USB_LP_IRQHandler+0x10>)
 8001a32:	f004 fbfa 	bl	800622a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	2000302c 	.word	0x2000302c

08001a40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */

  HAL_UART_IRQHandler(&huart1);
 8001a44:	480c      	ldr	r0, [pc, #48]	@ (8001a78 <USART1_IRQHandler+0x38>)
 8001a46:	f007 f94f 	bl	8008ce8 <HAL_UART_IRQHandler>

  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <USART1_IRQHandler+0x38>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a54:	2b40      	cmp	r3, #64	@ 0x40
 8001a56:	d10d      	bne.n	8001a74 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8001a58:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <USART1_IRQHandler+0x38>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2240      	movs	r2, #64	@ 0x40
 8001a5e:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <USART1_IRQHandler+0x38>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <USART1_IRQHandler+0x38>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a6e:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8001a70:	f001 f802 	bl	8002a78 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000fb8 	.word	0x20000fb8

08001a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a84:	4a14      	ldr	r2, [pc, #80]	@ (8001ad8 <_sbrk+0x5c>)
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <_sbrk+0x60>)
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a90:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d102      	bne.n	8001a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <_sbrk+0x64>)
 8001a9a:	4a12      	ldr	r2, [pc, #72]	@ (8001ae4 <_sbrk+0x68>)
 8001a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <_sbrk+0x64>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d207      	bcs.n	8001abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aac:	f00c fe92 	bl	800e7d4 <__errno>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	220c      	movs	r2, #12
 8001ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aba:	e009      	b.n	8001ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <_sbrk+0x64>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ac2:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	4a05      	ldr	r2, [pc, #20]	@ (8001ae0 <_sbrk+0x64>)
 8001acc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ace:	68fb      	ldr	r3, [r7, #12]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20008000 	.word	0x20008000
 8001adc:	00000400 	.word	0x00000400
 8001ae0:	2000110c 	.word	0x2000110c
 8001ae4:	20003670 	.word	0x20003670

08001ae8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <SystemInit+0x20>)
 8001aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001af2:	4a05      	ldr	r2, [pc, #20]	@ (8001b08 <SystemInit+0x20>)
 8001af4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001af8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8001b16:	4a04      	ldr	r2, [pc, #16]	@ (8001b28 <modbus_Setup+0x1c>)
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	7013      	strb	r3, [r2, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	20001110 	.word	0x20001110

08001b2c <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b0e5      	sub	sp, #404	@ 0x194
 8001b30:	af04      	add	r7, sp, #16
 8001b32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b36:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b3a:	6018      	str	r0, [r3, #0]
 8001b3c:	460a      	mov	r2, r1
 8001b3e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b42:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001b46:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001b48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b4c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001b50:	881a      	ldrh	r2, [r3, #0]
 8001b52:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b56:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	3302      	adds	r3, #2
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461c      	mov	r4, r3
 8001b80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	3303      	adds	r3, #3
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	9303      	str	r3, [sp, #12]
 8001b90:	9402      	str	r4, [sp, #8]
 8001b92:	9001      	str	r0, [sp, #4]
 8001b94:	9100      	str	r1, [sp, #0]
 8001b96:	4613      	mov	r3, r2
 8001b98:	4ab2      	ldr	r2, [pc, #712]	@ (8001e64 <modbus_handle_frame+0x338>)
 8001b9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b9e:	48b2      	ldr	r0, [pc, #712]	@ (8001e68 <modbus_handle_frame+0x33c>)
 8001ba0:	f00c fd9e 	bl	800e6e0 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001ba4:	48b0      	ldr	r0, [pc, #704]	@ (8001e68 <modbus_handle_frame+0x33c>)
 8001ba6:	f7fe fb3b 	bl	8000220 <strlen>
 8001baa:	4603      	mov	r3, r0
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	4619      	mov	r1, r3
 8001bb0:	48ad      	ldr	r0, [pc, #692]	@ (8001e68 <modbus_handle_frame+0x33c>)
 8001bb2:	f00c f949 	bl	800de48 <CDC_Transmit_FS>

	if (len < 6) return;
 8001bb6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bba:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	f240 85a1 	bls.w	8002708 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 8001bc6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8001bd6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bda:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	785b      	ldrb	r3, [r3, #1]
 8001be2:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8001be6:	4ba1      	ldr	r3, [pc, #644]	@ (8001e6c <modbus_handle_frame+0x340>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	f040 858c 	bne.w	800270c <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8001bf4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bf8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8001c04:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	021b      	lsls	r3, r3, #8
 8001c12:	b21a      	sxth	r2, r3
 8001c14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c18:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	3b02      	subs	r3, #2
 8001c20:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8001c24:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8001c28:	6809      	ldr	r1, [r1, #0]
 8001c2a:	440b      	add	r3, r1
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b21b      	sxth	r3, r3
 8001c30:	4313      	orrs	r3, r2
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8001c38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c3c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	3b02      	subs	r3, #2
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c4a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001c4e:	4611      	mov	r1, r2
 8001c50:	6818      	ldr	r0, [r3, #0]
 8001c52:	f000 fd65 	bl	8002720 <modbus_crc16>
 8001c56:	4603      	mov	r3, r0
 8001c58:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8001c5c:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8001c60:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8001c64:	429a      	cmp	r2, r3
 8001c66:	f040 8553 	bne.w	8002710 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8001c6a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	2b0f      	cmp	r3, #15
 8001c72:	f200 8540 	bhi.w	80026f6 <modbus_handle_frame+0xbca>
 8001c76:	a201      	add	r2, pc, #4	@ (adr r2, 8001c7c <modbus_handle_frame+0x150>)
 8001c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7c:	08001cbd 	.word	0x08001cbd
 8001c80:	08001e75 	.word	0x08001e75
 8001c84:	08002019 	.word	0x08002019
 8001c88:	08002183 	.word	0x08002183
 8001c8c:	080022fd 	.word	0x080022fd
 8001c90:	080023a9 	.word	0x080023a9
 8001c94:	080026f7 	.word	0x080026f7
 8001c98:	080026f7 	.word	0x080026f7
 8001c9c:	080026f7 	.word	0x080026f7
 8001ca0:	080026f7 	.word	0x080026f7
 8001ca4:	080026f7 	.word	0x080026f7
 8001ca8:	080026f7 	.word	0x080026f7
 8001cac:	080026f7 	.word	0x080026f7
 8001cb0:	080026f7 	.word	0x080026f7
 8001cb4:	08002441 	.word	0x08002441
 8001cb8:	080025b5 	.word	0x080025b5
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001cbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cc0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	b21b      	sxth	r3, r3
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cd4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	3303      	adds	r3, #3
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	b21b      	sxth	r3, r3
 8001ce4:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001ce8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3304      	adds	r3, #4
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	3305      	adds	r3, #5
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	b21b      	sxth	r3, r3
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8001d14:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <modbus_handle_frame+0x1f8>
 8001d1c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d909      	bls.n	8001d38 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001d24:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001d28:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 fd5e 	bl	80027f0 <send_exception>
				return;
 8001d34:	f000 bced 	b.w	8002712 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8001d38:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8001d3c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001d40:	4413      	add	r3, r2
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	3b01      	subs	r3, #1
 8001d46:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001d4a:	4b49      	ldr	r3, [pc, #292]	@ (8001e70 <modbus_handle_frame+0x344>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d309      	bcc.n	8001d6a <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001d56:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001d5a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001d5e:	2202      	movs	r2, #2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 fd45 	bl	80027f0 <send_exception>
				return;
 8001d66:	f000 bcd4 	b.w	8002712 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001d6a:	4b40      	ldr	r3, [pc, #256]	@ (8001e6c <modbus_handle_frame+0x340>)
 8001d6c:	781a      	ldrb	r2, [r3, #0]
 8001d6e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d72:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d76:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001d78:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d7c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d80:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001d84:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8001d86:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001d8a:	3307      	adds	r3, #7
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	da00      	bge.n	8001d92 <modbus_handle_frame+0x266>
 8001d90:	3307      	adds	r3, #7
 8001d92:	10db      	asrs	r3, r3, #3
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d9a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d9e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001da0:	2303      	movs	r3, #3
 8001da2:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8001db2:	2300      	movs	r3, #0
 8001db4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001db8:	e044      	b.n	8001e44 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8001dba:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7fe ff20 	bl	8000c04 <io_coil_read>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8001dca:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d10b      	bne.n	8001dea <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001dd2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	b25a      	sxtb	r2, r3
 8001dde:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8001de2:	4313      	orrs	r3, r2
 8001de4:	b25b      	sxtb	r3, r3
 8001de6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8001dea:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8001dee:	3301      	adds	r3, #1
 8001df0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8001df4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d006      	beq.n	8001e0a <modbus_handle_frame+0x2de>
 8001dfc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001e00:	3b01      	subs	r3, #1
 8001e02:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d112      	bne.n	8001e30 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8001e0a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8001e14:	4619      	mov	r1, r3
 8001e16:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e1a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001e1e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8001e22:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8001e30:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8001e34:	3301      	adds	r3, #1
 8001e36:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8001e3a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001e3e:	3301      	adds	r3, #1
 8001e40:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001e44:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001e48:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	dbb4      	blt.n	8001dba <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 8001e50:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	4611      	mov	r1, r2
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 fc9e 	bl	800279c <send_response>
 8001e60:	f000 bc57 	b.w	8002712 <modbus_handle_frame+0xbe6>
 8001e64:	0800f100 	.word	0x0800f100
 8001e68:	20001114 	.word	0x20001114
 8001e6c:	20001110 	.word	0x20001110
 8001e70:	20000638 	.word	0x20000638
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001e74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	3302      	adds	r3, #2
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3303      	adds	r3, #3
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8001ea0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ea4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	3304      	adds	r3, #4
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001eb8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	3305      	adds	r3, #5
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8001ecc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <modbus_handle_frame+0x3b0>
 8001ed4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d909      	bls.n	8001ef0 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001edc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001ee0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fc82 	bl	80027f0 <send_exception>
				return;
 8001eec:	f000 bc11 	b.w	8002712 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8001ef0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8001ef4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001ef8:	4413      	add	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8001f02:	4bcb      	ldr	r3, [pc, #812]	@ (8002230 <modbus_handle_frame+0x704>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d308      	bcc.n	8001f20 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001f0e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001f12:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001f16:	2202      	movs	r2, #2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f000 fc69 	bl	80027f0 <send_exception>
				return;
 8001f1e:	e3f8      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001f20:	4bc4      	ldr	r3, [pc, #784]	@ (8002234 <modbus_handle_frame+0x708>)
 8001f22:	781a      	ldrb	r2, [r3, #0]
 8001f24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f28:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001f2c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001f2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001f36:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001f3a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8001f3c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001f40:	3307      	adds	r3, #7
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	da00      	bge.n	8001f48 <modbus_handle_frame+0x41c>
 8001f46:	3307      	adds	r3, #7
 8001f48:	10db      	asrs	r3, r3, #3
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f50:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001f54:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001f56:	2303      	movs	r3, #3
 8001f58:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001f6e:	e044      	b.n	8001ffa <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8001f70:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fe89 	bl	8000c8c <io_discrete_in_read>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8001f80:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d10b      	bne.n	8001fa0 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001f88:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	b25a      	sxtb	r2, r3
 8001f94:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	b25b      	sxtb	r3, r3
 8001f9c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8001fa0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8001faa:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d006      	beq.n	8001fc0 <modbus_handle_frame+0x494>
 8001fb2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d112      	bne.n	8001fe6 <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8001fc0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8001fc4:	1c5a      	adds	r2, r3, #1
 8001fc6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fd0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001fd4:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8001fd8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8001fe6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8001fea:	3301      	adds	r3, #1
 8001fec:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8001ff0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001ffa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001ffe:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002002:	429a      	cmp	r2, r3
 8002004:	dbb4      	blt.n	8001f70 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 8002006:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800200a:	f107 030c 	add.w	r3, r7, #12
 800200e:	4611      	mov	r1, r2
 8002010:	4618      	mov	r0, r3
 8002012:	f000 fbc3 	bl	800279c <send_response>
 8002016:	e37c      	b.n	8002712 <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8002018:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800201c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3302      	adds	r3, #2
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	b21b      	sxth	r3, r3
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	b21a      	sxth	r2, r3
 800202c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002030:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	3303      	adds	r3, #3
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	b21b      	sxth	r3, r3
 800203c:	4313      	orrs	r3, r2
 800203e:	b21b      	sxth	r3, r3
 8002040:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8002044:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002048:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3304      	adds	r3, #4
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	b21b      	sxth	r3, r3
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	b21a      	sxth	r2, r3
 8002058:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800205c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3305      	adds	r3, #5
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	b21b      	sxth	r3, r3
 8002068:	4313      	orrs	r3, r2
 800206a:	b21b      	sxth	r3, r3
 800206c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8002070:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8002074:	2b00      	cmp	r3, #0
 8002076:	d005      	beq.n	8002084 <modbus_handle_frame+0x558>
 8002078:	4b6f      	ldr	r3, [pc, #444]	@ (8002238 <modbus_handle_frame+0x70c>)
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8002080:	429a      	cmp	r2, r3
 8002082:	d908      	bls.n	8002096 <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002084:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002088:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800208c:	2203      	movs	r2, #3
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fbae 	bl	80027f0 <send_exception>
				return;
 8002094:	e33d      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8002096:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800209a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800209e:	4413      	add	r3, r2
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	3b01      	subs	r3, #1
 80020a4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80020a8:	4b63      	ldr	r3, [pc, #396]	@ (8002238 <modbus_handle_frame+0x70c>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d308      	bcc.n	80020c6 <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80020b4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80020b8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80020bc:	2202      	movs	r2, #2
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 fb96 	bl	80027f0 <send_exception>
				return;
 80020c4:	e325      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80020c6:	4b5b      	ldr	r3, [pc, #364]	@ (8002234 <modbus_handle_frame+0x708>)
 80020c8:	781a      	ldrb	r2, [r3, #0]
 80020ca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020ce:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80020d2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80020d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80020dc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80020e0:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80020e2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80020f4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80020f6:	2303      	movs	r3, #3
 80020f8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80020fc:	2300      	movs	r3, #0
 80020fe:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8002102:	e02f      	b.n	8002164 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8002104:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fde1 	bl	8000cd0 <io_holding_reg_read>
 800210e:	4603      	mov	r3, r0
 8002110:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8002114:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8002118:	0a1b      	lsrs	r3, r3, #8
 800211a:	b299      	uxth	r1, r3
 800211c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8002120:	1c5a      	adds	r2, r3, #1
 8002122:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8002126:	461a      	mov	r2, r3
 8002128:	b2c9      	uxtb	r1, r1
 800212a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800212e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002132:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8002134:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800213e:	461a      	mov	r2, r3
 8002140:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8002144:	b2d9      	uxtb	r1, r3
 8002146:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800214a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800214e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8002150:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8002154:	3301      	adds	r3, #1
 8002156:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800215a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800215e:	3301      	adds	r3, #1
 8002160:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8002164:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8002168:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800216c:	429a      	cmp	r2, r3
 800216e:	dbc9      	blt.n	8002104 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 8002170:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8002174:	f107 030c 	add.w	r3, r7, #12
 8002178:	4611      	mov	r1, r2
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fb0e 	bl	800279c <send_response>
 8002180:	e2c7      	b.n	8002712 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8002182:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002186:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	3302      	adds	r3, #2
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	b21b      	sxth	r3, r3
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	b21a      	sxth	r2, r3
 8002196:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800219a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	3303      	adds	r3, #3
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80021ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80021b2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	3304      	adds	r3, #4
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	b21b      	sxth	r3, r3
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	b21a      	sxth	r2, r3
 80021c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80021c6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	3305      	adds	r3, #5
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	4313      	orrs	r3, r2
 80021d4:	b21b      	sxth	r3, r3
 80021d6:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80021da:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d005      	beq.n	80021ee <modbus_handle_frame+0x6c2>
 80021e2:	4b16      	ldr	r3, [pc, #88]	@ (800223c <modbus_handle_frame+0x710>)
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d908      	bls.n	8002200 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80021ee:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80021f2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80021f6:	2203      	movs	r2, #3
 80021f8:	4618      	mov	r0, r3
 80021fa:	f000 faf9 	bl	80027f0 <send_exception>
				return;
 80021fe:	e288      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8002200:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8002204:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8002208:	4413      	add	r3, r2
 800220a:	b29b      	uxth	r3, r3
 800220c:	3b01      	subs	r3, #1
 800220e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8002212:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <modbus_handle_frame+0x710>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800221a:	429a      	cmp	r2, r3
 800221c:	d310      	bcc.n	8002240 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800221e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002222:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002226:	2202      	movs	r2, #2
 8002228:	4618      	mov	r0, r3
 800222a:	f000 fae1 	bl	80027f0 <send_exception>
				return;
 800222e:	e270      	b.n	8002712 <modbus_handle_frame+0xbe6>
 8002230:	2000065c 	.word	0x2000065c
 8002234:	20001110 	.word	0x20001110
 8002238:	20000678 	.word	0x20000678
 800223c:	20000e7c 	.word	0x20000e7c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8002240:	4bb2      	ldr	r3, [pc, #712]	@ (800250c <modbus_handle_frame+0x9e0>)
 8002242:	781a      	ldrb	r2, [r3, #0]
 8002244:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002248:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800224c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800224e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002252:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002256:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800225a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 800225c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8002260:	b2db      	uxtb	r3, r3
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	b2da      	uxtb	r2, r3
 8002266:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800226a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800226e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8002270:	2303      	movs	r3, #3
 8002272:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8002276:	2300      	movs	r3, #0
 8002278:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800227c:	e02f      	b.n	80022de <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 800227e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe fdc8 	bl	8000e18 <io_input_reg_read>
 8002288:	4603      	mov	r3, r0
 800228a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800228e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8002292:	0a1b      	lsrs	r3, r3, #8
 8002294:	b299      	uxth	r1, r3
 8002296:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80022a0:	461a      	mov	r2, r3
 80022a2:	b2c9      	uxtb	r1, r1
 80022a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80022a8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80022ac:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80022ae:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80022b8:	461a      	mov	r2, r3
 80022ba:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80022be:	b2d9      	uxtb	r1, r3
 80022c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80022c4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80022c8:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80022ca:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80022ce:	3301      	adds	r3, #1
 80022d0:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80022d4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80022d8:	3301      	adds	r3, #1
 80022da:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80022de:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80022e2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dbc9      	blt.n	800227e <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 80022ea:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	4611      	mov	r1, r2
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 fa51 	bl	800279c <send_response>
 80022fa:	e20a      	b.n	8002712 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80022fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002300:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3302      	adds	r3, #2
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	b21b      	sxth	r3, r3
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	b21a      	sxth	r2, r3
 8002310:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002314:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3303      	adds	r3, #3
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b21b      	sxth	r3, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	b21b      	sxth	r3, r3
 8002324:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8002328:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800232c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3304      	adds	r3, #4
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	b21b      	sxth	r3, r3
 8002338:	021b      	lsls	r3, r3, #8
 800233a:	b21a      	sxth	r2, r3
 800233c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002340:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	3305      	adds	r3, #5
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	b21b      	sxth	r3, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	b21b      	sxth	r3, r3
 8002350:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8002354:	4b6e      	ldr	r3, [pc, #440]	@ (8002510 <modbus_handle_frame+0x9e4>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 800235c:	429a      	cmp	r2, r3
 800235e:	d308      	bcc.n	8002372 <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8002360:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002364:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002368:	2202      	movs	r2, #2
 800236a:	4618      	mov	r0, r3
 800236c:	f000 fa40 	bl	80027f0 <send_exception>
				return;
 8002370:	e1cf      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8002372:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002376:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800237a:	bf0c      	ite	eq
 800237c:	2301      	moveq	r3, #1
 800237e:	2300      	movne	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8002386:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 800238a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800238e:	4611      	mov	r1, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fc53 	bl	8000c3c <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8002396:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800239a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800239e:	2106      	movs	r1, #6
 80023a0:	6818      	ldr	r0, [r3, #0]
 80023a2:	f000 f9fb 	bl	800279c <send_response>
			break;
 80023a6:	e1b4      	b.n	8002712 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80023a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	3302      	adds	r3, #2
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	b21a      	sxth	r2, r3
 80023bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	3303      	adds	r3, #3
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	b21b      	sxth	r3, r3
 80023d0:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80023d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	3304      	adds	r3, #4
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	b21a      	sxth	r2, r3
 80023e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	3305      	adds	r3, #5
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	b21b      	sxth	r3, r3
 80023f8:	4313      	orrs	r3, r2
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8002400:	4b44      	ldr	r3, [pc, #272]	@ (8002514 <modbus_handle_frame+0x9e8>)
 8002402:	881b      	ldrh	r3, [r3, #0]
 8002404:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8002408:	429a      	cmp	r2, r3
 800240a:	d308      	bcc.n	800241e <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800240c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002410:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002414:	2202      	movs	r2, #2
 8002416:	4618      	mov	r0, r3
 8002418:	f000 f9ea 	bl	80027f0 <send_exception>
				return;
 800241c:	e179      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800241e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8002422:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8002426:	4611      	mov	r1, r2
 8002428:	4618      	mov	r0, r3
 800242a:	f7fe fc71 	bl	8000d10 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800242e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002432:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002436:	2106      	movs	r1, #6
 8002438:	6818      	ldr	r0, [r3, #0]
 800243a:	f000 f9af 	bl	800279c <send_response>
			break;
 800243e:	e168      	b.n	8002712 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8002440:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002444:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3302      	adds	r3, #2
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b21b      	sxth	r3, r3
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	b21a      	sxth	r2, r3
 8002454:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002458:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	3303      	adds	r3, #3
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b21b      	sxth	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b21b      	sxth	r3, r3
 8002468:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800246c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002470:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	3304      	adds	r3, #4
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b21b      	sxth	r3, r3
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b21a      	sxth	r2, r3
 8002480:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002484:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3305      	adds	r3, #5
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	b21b      	sxth	r3, r3
 8002490:	4313      	orrs	r3, r2
 8002492:	b21b      	sxth	r3, r3
 8002494:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8002498:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800249c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	799b      	ldrb	r3, [r3, #6]
 80024a4:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80024a8:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80024ac:	3307      	adds	r3, #7
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	da00      	bge.n	80024b4 <modbus_handle_frame+0x988>
 80024b2:	3307      	adds	r3, #7
 80024b4:	10db      	asrs	r3, r3, #3
 80024b6:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80024ba:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80024be:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80024c2:	4413      	add	r3, r2
 80024c4:	4a12      	ldr	r2, [pc, #72]	@ (8002510 <modbus_handle_frame+0x9e4>)
 80024c6:	8812      	ldrh	r2, [r2, #0]
 80024c8:	4293      	cmp	r3, r2
 80024ca:	dd08      	ble.n	80024de <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80024cc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80024d0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80024d4:	2202      	movs	r2, #2
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f98a 	bl	80027f0 <send_exception>
				return;
 80024dc:	e119      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80024de:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d008      	beq.n	80024fe <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80024ec:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80024f0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80024f4:	2203      	movs	r2, #3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f97a 	bl	80027f0 <send_exception>
				return;
 80024fc:	e109      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80024fe:	2307      	movs	r3, #7
 8002500:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8002504:	2300      	movs	r3, #0
 8002506:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800250a:	e044      	b.n	8002596 <modbus_handle_frame+0xa6a>
 800250c:	20001110 	.word	0x20001110
 8002510:	20000638 	.word	0x20000638
 8002514:	20000678 	.word	0x20000678
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8002518:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800251c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8002520:	4413      	add	r3, r2
 8002522:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8002526:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800252a:	08db      	lsrs	r3, r3, #3
 800252c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8002530:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 800253c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8002540:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8002544:	4413      	add	r3, r2
 8002546:	461a      	mov	r2, r3
 8002548:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800254c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 800255c:	fa42 f303 	asr.w	r3, r2, r3
 8002560:	b2db      	uxtb	r3, r3
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 800256a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800256e:	2b00      	cmp	r3, #0
 8002570:	bf14      	ite	ne
 8002572:	2301      	movne	r3, #1
 8002574:	2300      	moveq	r3, #0
 8002576:	b2db      	uxtb	r3, r3
 8002578:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 800257c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8002580:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe fb58 	bl	8000c3c <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 800258c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8002590:	3301      	adds	r3, #1
 8002592:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8002596:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 800259a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800259e:	429a      	cmp	r2, r3
 80025a0:	d3ba      	bcc.n	8002518 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80025a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025a6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025aa:	2106      	movs	r1, #6
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	f000 f8f5 	bl	800279c <send_response>
			break;
 80025b2:	e0ae      	b.n	8002712 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80025b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	3302      	adds	r3, #2
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	021b      	lsls	r3, r3, #8
 80025c6:	b21a      	sxth	r2, r3
 80025c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	3303      	adds	r3, #3
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	b21b      	sxth	r3, r3
 80025d8:	4313      	orrs	r3, r2
 80025da:	b21b      	sxth	r3, r3
 80025dc:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80025e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	3304      	adds	r3, #4
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	b21b      	sxth	r3, r3
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	b21a      	sxth	r2, r3
 80025f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3305      	adds	r3, #5
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	b21b      	sxth	r3, r3
 8002604:	4313      	orrs	r3, r2
 8002606:	b21b      	sxth	r3, r3
 8002608:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 800260c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002610:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	799b      	ldrb	r3, [r3, #6]
 8002618:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 800261c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8002620:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002624:	4413      	add	r3, r2
 8002626:	4a3d      	ldr	r2, [pc, #244]	@ (800271c <modbus_handle_frame+0xbf0>)
 8002628:	8812      	ldrh	r2, [r2, #0]
 800262a:	4293      	cmp	r3, r2
 800262c:	dd08      	ble.n	8002640 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800262e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002632:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002636:	2202      	movs	r2, #2
 8002638:	4618      	mov	r0, r3
 800263a:	f000 f8d9 	bl	80027f0 <send_exception>
				return;
 800263e:	e068      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8002640:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8002644:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	429a      	cmp	r2, r3
 800264c:	d008      	beq.n	8002660 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800264e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002652:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002656:	2203      	movs	r2, #3
 8002658:	4618      	mov	r0, r3
 800265a:	f000 f8c9 	bl	80027f0 <send_exception>
				return;
 800265e:	e058      	b.n	8002712 <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8002660:	2307      	movs	r3, #7
 8002662:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8002666:	2300      	movs	r3, #0
 8002668:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800266c:	e034      	b.n	80026d8 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 800266e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002672:	b29a      	uxth	r2, r3
 8002674:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8002678:	4413      	add	r3, r2
 800267a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 800267e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002682:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002686:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	4413      	add	r3, r2
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	b21b      	sxth	r3, r3
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800269a:	3301      	adds	r3, #1
 800269c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80026a0:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80026a4:	6809      	ldr	r1, [r1, #0]
 80026a6:	440b      	add	r3, r1
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	4313      	orrs	r3, r2
 80026ae:	b21b      	sxth	r3, r3
 80026b0:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80026b4:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80026b8:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fb26 	bl	8000d10 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80026c4:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80026c8:	3302      	adds	r3, #2
 80026ca:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80026ce:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80026d2:	3301      	adds	r3, #1
 80026d4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80026d8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80026dc:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80026e0:	429a      	cmp	r2, r3
 80026e2:	dbc4      	blt.n	800266e <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80026e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80026e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80026ec:	2106      	movs	r1, #6
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	f000 f854 	bl	800279c <send_response>
			break;
 80026f4:	e00d      	b.n	8002712 <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80026f6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80026fa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80026fe:	2201      	movs	r2, #1
 8002700:	4618      	mov	r0, r3
 8002702:	f000 f875 	bl	80027f0 <send_exception>
			break;
 8002706:	e004      	b.n	8002712 <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8002708:	bf00      	nop
 800270a:	e002      	b.n	8002712 <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 800270c:	bf00      	nop
 800270e:	e000      	b.n	8002712 <modbus_handle_frame+0xbe6>
		return;
 8002710:	bf00      	nop
	}
}
 8002712:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8002716:	46bd      	mov	sp, r7
 8002718:	bd90      	pop	{r4, r7, pc}
 800271a:	bf00      	nop
 800271c:	20000678 	.word	0x20000678

08002720 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 800272c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002730:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8002732:	2300      	movs	r3, #0
 8002734:	81bb      	strh	r3, [r7, #12]
 8002736:	e026      	b.n	8002786 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8002738:	89bb      	ldrh	r3, [r7, #12]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	89fb      	ldrh	r3, [r7, #14]
 8002744:	4053      	eors	r3, r2
 8002746:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002748:	2300      	movs	r3, #0
 800274a:	72fb      	strb	r3, [r7, #11]
 800274c:	e015      	b.n	800277a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800274e:	89fb      	ldrh	r3, [r7, #14]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00a      	beq.n	800276e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8002758:	89fb      	ldrh	r3, [r7, #14]
 800275a:	085b      	lsrs	r3, r3, #1
 800275c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800275e:	89fb      	ldrh	r3, [r7, #14]
 8002760:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8002764:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8002768:	43db      	mvns	r3, r3
 800276a:	81fb      	strh	r3, [r7, #14]
 800276c:	e002      	b.n	8002774 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 800276e:	89fb      	ldrh	r3, [r7, #14]
 8002770:	085b      	lsrs	r3, r3, #1
 8002772:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002774:	7afb      	ldrb	r3, [r7, #11]
 8002776:	3301      	adds	r3, #1
 8002778:	72fb      	strb	r3, [r7, #11]
 800277a:	7afb      	ldrb	r3, [r7, #11]
 800277c:	2b07      	cmp	r3, #7
 800277e:	d9e6      	bls.n	800274e <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8002780:	89bb      	ldrh	r3, [r7, #12]
 8002782:	3301      	adds	r3, #1
 8002784:	81bb      	strh	r3, [r7, #12]
 8002786:	89ba      	ldrh	r2, [r7, #12]
 8002788:	887b      	ldrh	r3, [r7, #2]
 800278a:	429a      	cmp	r2, r3
 800278c:	d3d4      	bcc.n	8002738 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800278e:	89fb      	ldrh	r3, [r7, #14]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80027a8:	887b      	ldrh	r3, [r7, #2]
 80027aa:	4619      	mov	r1, r3
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f7ff ffb7 	bl	8002720 <modbus_crc16>
 80027b2:	4603      	mov	r3, r0
 80027b4:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80027b6:	887b      	ldrh	r3, [r7, #2]
 80027b8:	1c5a      	adds	r2, r3, #1
 80027ba:	807a      	strh	r2, [r7, #2]
 80027bc:	461a      	mov	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4413      	add	r3, r2
 80027c2:	89fa      	ldrh	r2, [r7, #14]
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80027c8:	89fb      	ldrh	r3, [r7, #14]
 80027ca:	0a1b      	lsrs	r3, r3, #8
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	887b      	ldrh	r3, [r7, #2]
 80027d0:	1c59      	adds	r1, r3, #1
 80027d2:	8079      	strh	r1, [r7, #2]
 80027d4:	4619      	mov	r1, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	440b      	add	r3, r1
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80027de:	887b      	ldrh	r3, [r7, #2]
 80027e0:	4619      	mov	r1, r3
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f8a6 	bl	8002934 <RS485_Transmit>
}
 80027e8:	bf00      	nop
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
 80027fa:	460b      	mov	r3, r1
 80027fc:	71bb      	strb	r3, [r7, #6]
 80027fe:	4613      	mov	r3, r2
 8002800:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8002806:	79bb      	ldrb	r3, [r7, #6]
 8002808:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800280c:	b2db      	uxtb	r3, r3
 800280e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8002810:	797b      	ldrb	r3, [r7, #5]
 8002812:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8002814:	f107 0308 	add.w	r3, r7, #8
 8002818:	2103      	movs	r1, #3
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff80 	bl	8002720 <modbus_crc16>
 8002820:	4603      	mov	r3, r0
 8002822:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8002824:	89fb      	ldrh	r3, [r7, #14]
 8002826:	b2db      	uxtb	r3, r3
 8002828:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800282a:	89fb      	ldrh	r3, [r7, #14]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	b29b      	uxth	r3, r3
 8002830:	b2db      	uxtb	r3, r3
 8002832:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8002834:	f107 0308 	add.w	r3, r7, #8
 8002838:	2105      	movs	r1, #5
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f87a 	bl	8002934 <RS485_Transmit>
}
 8002840:	bf00      	nop
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
	return slave_address;
 800284c:	4b03      	ldr	r3, [pc, #12]	@ (800285c <modbusGetSlaveAddress+0x14>)
 800284e:	781b      	ldrb	r3, [r3, #0]
}
 8002850:	4618      	mov	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20001110 	.word	0x20001110

08002860 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8002864:	4b07      	ldr	r3, [pc, #28]	@ (8002884 <RS485_SetTransmitMode+0x24>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a07      	ldr	r2, [pc, #28]	@ (8002888 <RS485_SetTransmitMode+0x28>)
 800286a:	8811      	ldrh	r1, [r2, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	4618      	mov	r0, r3
 8002870:	f002 fdb0 	bl	80053d4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8002874:	2201      	movs	r2, #1
 8002876:	2140      	movs	r1, #64	@ 0x40
 8002878:	4804      	ldr	r0, [pc, #16]	@ (800288c <RS485_SetTransmitMode+0x2c>)
 800287a:	f002 fdab 	bl	80053d4 <HAL_GPIO_WritePin>
#endif
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20001214 	.word	0x20001214
 8002888:	20001218 	.word	0x20001218
 800288c:	48000800 	.word	0x48000800

08002890 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8002894:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <RS485_SetReceiveMode+0x24>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a07      	ldr	r2, [pc, #28]	@ (80028b8 <RS485_SetReceiveMode+0x28>)
 800289a:	8811      	ldrh	r1, [r2, #0]
 800289c:	2200      	movs	r2, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f002 fd98 	bl	80053d4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80028a4:	2200      	movs	r2, #0
 80028a6:	2140      	movs	r1, #64	@ 0x40
 80028a8:	4804      	ldr	r0, [pc, #16]	@ (80028bc <RS485_SetReceiveMode+0x2c>)
 80028aa:	f002 fd93 	bl	80053d4 <HAL_GPIO_WritePin>
#endif
}
 80028ae:	bf00      	nop
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20001214 	.word	0x20001214
 80028b8:	20001218 	.word	0x20001218
 80028bc:	48000800 	.word	0x48000800

080028c0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80028cc:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80028d0:	2100      	movs	r1, #0
 80028d2:	4810      	ldr	r0, [pc, #64]	@ (8002914 <RS485_Setup+0x54>)
 80028d4:	f00b ff76 	bl	800e7c4 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80028d8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80028dc:	2100      	movs	r1, #0
 80028de:	480e      	ldr	r0, [pc, #56]	@ (8002918 <RS485_Setup+0x58>)
 80028e0:	f00b ff70 	bl	800e7c4 <memset>
	rs485_tx_frame_head = 0;
 80028e4:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <RS485_Setup+0x5c>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80028ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002920 <RS485_Setup+0x60>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80028f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002924 <RS485_Setup+0x64>)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80028f6:	4a0c      	ldr	r2, [pc, #48]	@ (8002928 <RS485_Setup+0x68>)
 80028f8:	887b      	ldrh	r3, [r7, #2]
 80028fa:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80028fc:	f7ff ffc8 	bl	8002890 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002900:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002904:	4909      	ldr	r1, [pc, #36]	@ (800292c <RS485_Setup+0x6c>)
 8002906:	480a      	ldr	r0, [pc, #40]	@ (8002930 <RS485_Setup+0x70>)
 8002908:	f007 fd95 	bl	800a436 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	2000131c 	.word	0x2000131c
 8002918:	20001b2c 	.word	0x20001b2c
 800291c:	2000233e 	.word	0x2000233e
 8002920:	2000233f 	.word	0x2000233f
 8002924:	20001214 	.word	0x20001214
 8002928:	20001218 	.word	0x20001218
 800292c:	2000121c 	.word	0x2000121c
 8002930:	20000fb8 	.word	0x20000fb8

08002934 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d036      	beq.n	80029b4 <RS485_Transmit+0x80>
 8002946:	887b      	ldrh	r3, [r7, #2]
 8002948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800294c:	d832      	bhi.n	80029b4 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800294e:	4b1b      	ldr	r3, [pc, #108]	@ (80029bc <RS485_Transmit+0x88>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	b2db      	uxtb	r3, r3
 8002954:	3301      	adds	r3, #1
 8002956:	425a      	negs	r2, r3
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	f002 0207 	and.w	r2, r2, #7
 8002960:	bf58      	it	pl
 8002962:	4253      	negpl	r3, r2
 8002964:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8002966:	4b16      	ldr	r3, [pc, #88]	@ (80029c0 <RS485_Transmit+0x8c>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	b2db      	uxtb	r3, r3
 800296c:	7bfa      	ldrb	r2, [r7, #15]
 800296e:	429a      	cmp	r2, r3
 8002970:	d021      	beq.n	80029b6 <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8002972:	4b12      	ldr	r3, [pc, #72]	@ (80029bc <RS485_Transmit+0x88>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	461a      	mov	r2, r3
 800297a:	4613      	mov	r3, r2
 800297c:	01db      	lsls	r3, r3, #7
 800297e:	4413      	add	r3, r2
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <RS485_Transmit+0x90>)
 8002984:	4413      	add	r3, r2
 8002986:	887a      	ldrh	r2, [r7, #2]
 8002988:	6879      	ldr	r1, [r7, #4]
 800298a:	4618      	mov	r0, r3
 800298c:	f00b ff4e 	bl	800e82c <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8002990:	4b0a      	ldr	r3, [pc, #40]	@ (80029bc <RS485_Transmit+0x88>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	b2db      	uxtb	r3, r3
 8002996:	4619      	mov	r1, r3
 8002998:	4a0a      	ldr	r2, [pc, #40]	@ (80029c4 <RS485_Transmit+0x90>)
 800299a:	460b      	mov	r3, r1
 800299c:	01db      	lsls	r3, r3, #7
 800299e:	440b      	add	r3, r1
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80029ac:	4a03      	ldr	r2, [pc, #12]	@ (80029bc <RS485_Transmit+0x88>)
 80029ae:	7bfb      	ldrb	r3, [r7, #15]
 80029b0:	7013      	strb	r3, [r2, #0]
 80029b2:	e000      	b.n	80029b6 <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80029b4:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	2000233e 	.word	0x2000233e
 80029c0:	2000233f 	.word	0x2000233f
 80029c4:	20001b2c 	.word	0x20001b2c

080029c8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a21      	ldr	r2, [pc, #132]	@ (8002a60 <HAL_UARTEx_RxEventCallback+0x98>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d13b      	bne.n	8002a56 <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80029de:	4b21      	ldr	r3, [pc, #132]	@ (8002a64 <HAL_UARTEx_RxEventCallback+0x9c>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	3301      	adds	r3, #1
 80029e6:	425a      	negs	r2, r3
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	f002 0207 	and.w	r2, r2, #7
 80029f0:	bf58      	it	pl
 80029f2:	4253      	negpl	r3, r2
 80029f4:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <HAL_UARTEx_RxEventCallback+0xa0>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	7bfa      	ldrb	r2, [r7, #15]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d023      	beq.n	8002a4a <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8002a02:	887b      	ldrh	r3, [r7, #2]
 8002a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a08:	d81f      	bhi.n	8002a4a <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8002a0a:	4b16      	ldr	r3, [pc, #88]	@ (8002a64 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	461a      	mov	r2, r3
 8002a12:	4613      	mov	r3, r2
 8002a14:	01db      	lsls	r3, r3, #7
 8002a16:	4413      	add	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4a14      	ldr	r2, [pc, #80]	@ (8002a6c <HAL_UARTEx_RxEventCallback+0xa4>)
 8002a1c:	4413      	add	r3, r2
 8002a1e:	887a      	ldrh	r2, [r7, #2]
 8002a20:	4913      	ldr	r1, [pc, #76]	@ (8002a70 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f00b ff02 	bl	800e82c <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8002a28:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4a0e      	ldr	r2, [pc, #56]	@ (8002a6c <HAL_UARTEx_RxEventCallback+0xa4>)
 8002a32:	460b      	mov	r3, r1
 8002a34:	01db      	lsls	r3, r3, #7
 8002a36:	440b      	add	r3, r1
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	4413      	add	r3, r2
 8002a3c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a40:	887a      	ldrh	r2, [r7, #2]
 8002a42:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8002a44:	4a07      	ldr	r2, [pc, #28]	@ (8002a64 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002a4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a4e:	4908      	ldr	r1, [pc, #32]	@ (8002a70 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002a50:	4808      	ldr	r0, [pc, #32]	@ (8002a74 <HAL_UARTEx_RxEventCallback+0xac>)
 8002a52:	f007 fcf0 	bl	800a436 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8002a56:	bf00      	nop
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40013800 	.word	0x40013800
 8002a64:	2000233c 	.word	0x2000233c
 8002a68:	2000233d 	.word	0x2000233d
 8002a6c:	2000131c 	.word	0x2000131c
 8002a70:	2000121c 	.word	0x2000121c
 8002a74:	20000fb8 	.word	0x20000fb8

08002a78 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <RS485_TCCallback+0x30>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8002a82:	f7ff ff05 	bl	8002890 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002a86:	4b09      	ldr	r3, [pc, #36]	@ (8002aac <RS485_TCCallback+0x34>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b07      	ldr	r3, [pc, #28]	@ (8002aac <RS485_TCCallback+0x34>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a94:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002a96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a9a:	4905      	ldr	r1, [pc, #20]	@ (8002ab0 <RS485_TCCallback+0x38>)
 8002a9c:	4803      	ldr	r0, [pc, #12]	@ (8002aac <RS485_TCCallback+0x34>)
 8002a9e:	f007 fcca 	bl	800a436 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20002340 	.word	0x20002340
 8002aac:	20000fb8 	.word	0x20000fb8
 8002ab0:	2000121c 	.word	0x2000121c

08002ab4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8002aba:	e02b      	b.n	8002b14 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8002abc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b30 <RS485_ProcessPendingFrames+0x7c>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	01db      	lsls	r3, r3, #7
 8002ac8:	4413      	add	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4a19      	ldr	r2, [pc, #100]	@ (8002b34 <RS485_ProcessPendingFrames+0x80>)
 8002ace:	4413      	add	r3, r2
 8002ad0:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8002ad2:	4b17      	ldr	r3, [pc, #92]	@ (8002b30 <RS485_ProcessPendingFrames+0x7c>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4a16      	ldr	r2, [pc, #88]	@ (8002b34 <RS485_ProcessPendingFrames+0x80>)
 8002adc:	460b      	mov	r3, r1
 8002ade:	01db      	lsls	r3, r3, #7
 8002ae0:	440b      	add	r3, r1
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8002aee:	887b      	ldrh	r3, [r7, #2]
 8002af0:	4619      	mov	r1, r3
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7ff f81a 	bl	8001b2c <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8002af8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <RS485_ProcessPendingFrames+0x7c>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	425a      	negs	r2, r3
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	f002 0207 	and.w	r2, r2, #7
 8002b0a:	bf58      	it	pl
 8002b0c:	4253      	negpl	r3, r2
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <RS485_ProcessPendingFrames+0x7c>)
 8002b12:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <RS485_ProcessPendingFrames+0x7c>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <RS485_ProcessPendingFrames+0x84>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d1cb      	bne.n	8002abc <RS485_ProcessPendingFrames+0x8>
	}
}
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	2000233d 	.word	0x2000233d
 8002b34:	2000131c 	.word	0x2000131c
 8002b38:	2000233c 	.word	0x2000233c

08002b3c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8002b42:	4b36      	ldr	r3, [pc, #216]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b48:	2b20      	cmp	r3, #32
 8002b4a:	d163      	bne.n	8002c14 <RS485_TransmitPendingFrames+0xd8>
 8002b4c:	4b34      	ldr	r3, [pc, #208]	@ (8002c20 <RS485_TransmitPendingFrames+0xe4>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d05f      	beq.n	8002c14 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8002b54:	4b33      	ldr	r3, [pc, #204]	@ (8002c24 <RS485_TransmitPendingFrames+0xe8>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4b33      	ldr	r3, [pc, #204]	@ (8002c28 <RS485_TransmitPendingFrames+0xec>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d057      	beq.n	8002c14 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8002b64:	4b2e      	ldr	r3, [pc, #184]	@ (8002c20 <RS485_TransmitPendingFrames+0xe4>)
 8002b66:	2201      	movs	r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8002b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002c24 <RS485_TransmitPendingFrames+0xe8>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	4613      	mov	r3, r2
 8002b74:	01db      	lsls	r3, r3, #7
 8002b76:	4413      	add	r3, r2
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	4a2c      	ldr	r2, [pc, #176]	@ (8002c2c <RS485_TransmitPendingFrames+0xf0>)
 8002b7c:	4413      	add	r3, r2
 8002b7e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8002b80:	4b28      	ldr	r3, [pc, #160]	@ (8002c24 <RS485_TransmitPendingFrames+0xe8>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	4619      	mov	r1, r3
 8002b88:	4a28      	ldr	r2, [pc, #160]	@ (8002c2c <RS485_TransmitPendingFrames+0xf0>)
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	01db      	lsls	r3, r3, #7
 8002b8e:	440b      	add	r3, r1
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 8002b9c:	f7ff fe60 	bl	8002860 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002ba0:	4b1e      	ldr	r3, [pc, #120]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bae:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8002bb0:	887b      	ldrh	r3, [r7, #2]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4819      	ldr	r0, [pc, #100]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002bb8:	f006 f816 	bl	8008be8 <HAL_UART_Transmit_DMA>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8002bc0:	4b16      	ldr	r3, [pc, #88]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b15      	ldr	r3, [pc, #84]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bce:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8002bd0:	787b      	ldrb	r3, [r7, #1]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d010      	beq.n	8002bf8 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8002bd6:	f7ff fe5b 	bl	8002890 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002bda:	4b10      	ldr	r3, [pc, #64]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002be8:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002bea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bee:	4910      	ldr	r1, [pc, #64]	@ (8002c30 <RS485_TransmitPendingFrames+0xf4>)
 8002bf0:	480a      	ldr	r0, [pc, #40]	@ (8002c1c <RS485_TransmitPendingFrames+0xe0>)
 8002bf2:	f007 fc20 	bl	800a436 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8002bf6:	e00d      	b.n	8002c14 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8002bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c24 <RS485_TransmitPendingFrames+0xe8>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	425a      	negs	r2, r3
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	f002 0207 	and.w	r2, r2, #7
 8002c0a:	bf58      	it	pl
 8002c0c:	4253      	negpl	r3, r2
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	4b04      	ldr	r3, [pc, #16]	@ (8002c24 <RS485_TransmitPendingFrames+0xe8>)
 8002c12:	701a      	strb	r2, [r3, #0]
}
 8002c14:	bf00      	nop
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000fb8 	.word	0x20000fb8
 8002c20:	20002340 	.word	0x20002340
 8002c24:	2000233f 	.word	0x2000233f
 8002c28:	2000233e 	.word	0x2000233e
 8002c2c:	20001b2c 	.word	0x20001b2c
 8002c30:	2000121c 	.word	0x2000121c

08002c34 <DS3231_ReadTemp>:

	return HAL_OK;
}

uint16_t DS3231_ReadTemp(void* context)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b088      	sub	sp, #32
 8002c38:	af04      	add	r7, sp, #16
 8002c3a:	6078      	str	r0, [r7, #4]
	if (context == NULL) return 0xFFFF; // error fallback
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d102      	bne.n	8002c48 <DS3231_ReadTemp+0x14>
 8002c42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c46:	e020      	b.n	8002c8a <DS3231_ReadTemp+0x56>
	I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)context;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	60fb      	str	r3, [r7, #12]

	uint8_t temp_reg[2];
	if (HAL_I2C_Mem_Read(hi2c, 0x68 << 1, 0x11, I2C_MEMADD_SIZE_8BIT, temp_reg, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c50:	9302      	str	r3, [sp, #8]
 8002c52:	2302      	movs	r3, #2
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	f107 0308 	add.w	r3, r7, #8
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	2211      	movs	r2, #17
 8002c60:	21d0      	movs	r1, #208	@ 0xd0
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f002 fd7e 	bl	8005764 <HAL_I2C_Mem_Read>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <DS3231_ReadTemp+0x40>
	        return 0xFFFF; // error fallback
 8002c6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c72:	e00a      	b.n	8002c8a <DS3231_ReadTemp+0x56>
	};

	int8_t temperature_signed = (int8_t)temp_reg[0]; // MSB is signed
 8002c74:	7a3b      	ldrb	r3, [r7, #8]
 8002c76:	72fb      	strb	r3, [r7, #11]
	if (temperature_signed < 0) {
 8002c78:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	da01      	bge.n	8002c84 <DS3231_ReadTemp+0x50>
		return 0; // Clamp to 0 if negative
 8002c80:	2300      	movs	r3, #0
 8002c82:	e002      	b.n	8002c8a <DS3231_ReadTemp+0x56>
	}

	return (uint16_t)temperature_signed;
 8002c84:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002c88:	b29b      	uxth	r3, r3
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c94:	480d      	ldr	r0, [pc, #52]	@ (8002ccc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c96:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c98:	f7fe ff26 	bl	8001ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c9c:	480c      	ldr	r0, [pc, #48]	@ (8002cd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c9e:	490d      	ldr	r1, [pc, #52]	@ (8002cd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd8 <LoopForever+0xe>)
  movs r3, #0
 8002ca2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002ca4:	e002      	b.n	8002cac <LoopCopyDataInit>

08002ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002caa:	3304      	adds	r3, #4

08002cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cb0:	d3f9      	bcc.n	8002ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002cdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ce0 <LoopForever+0x16>)
  movs r3, #0
 8002cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cb8:	e001      	b.n	8002cbe <LoopFillZerobss>

08002cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cbc:	3204      	adds	r2, #4

08002cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cc0:	d3fb      	bcc.n	8002cba <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002cc2:	f00b fd8d 	bl	800e7e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cc6:	f7fe f8ef 	bl	8000ea8 <main>

08002cca <LoopForever>:

LoopForever:
    b LoopForever
 8002cca:	e7fe      	b.n	8002cca <LoopForever>
  ldr   r0, =_estack
 8002ccc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cd4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002cd8:	08010cec 	.word	0x08010cec
  ldr r2, =_sbss
 8002cdc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002ce0:	20003670 	.word	0x20003670

08002ce4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ce4:	e7fe      	b.n	8002ce4 <ADC1_2_IRQHandler>

08002ce6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cec:	2300      	movs	r3, #0
 8002cee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cf0:	2003      	movs	r0, #3
 8002cf2:	f001 fbed 	bl	80044d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cf6:	200f      	movs	r0, #15
 8002cf8:	f000 f80e 	bl	8002d18 <HAL_InitTick>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	71fb      	strb	r3, [r7, #7]
 8002d06:	e001      	b.n	8002d0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d08:	f7fe fbea 	bl	80014e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d0c:	79fb      	ldrb	r3, [r7, #7]

}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002d24:	4b16      	ldr	r3, [pc, #88]	@ (8002d80 <HAL_InitTick+0x68>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d022      	beq.n	8002d72 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002d2c:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <HAL_InitTick+0x6c>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b13      	ldr	r3, [pc, #76]	@ (8002d80 <HAL_InitTick+0x68>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d38:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	4618      	mov	r0, r3
 8002d42:	f001 fbf8 	bl	8004536 <HAL_SYSTICK_Config>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10f      	bne.n	8002d6c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b0f      	cmp	r3, #15
 8002d50:	d809      	bhi.n	8002d66 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d52:	2200      	movs	r2, #0
 8002d54:	6879      	ldr	r1, [r7, #4]
 8002d56:	f04f 30ff 	mov.w	r0, #4294967295
 8002d5a:	f001 fbc4 	bl	80044e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d88 <HAL_InitTick+0x70>)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	e007      	b.n	8002d76 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
 8002d6a:	e004      	b.n	8002d76 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	73fb      	strb	r3, [r7, #15]
 8002d70:	e001      	b.n	8002d76 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20000008 	.word	0x20000008
 8002d84:	20000000 	.word	0x20000000
 8002d88:	20000004 	.word	0x20000004

08002d8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d90:	4b05      	ldr	r3, [pc, #20]	@ (8002da8 <HAL_IncTick+0x1c>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4b05      	ldr	r3, [pc, #20]	@ (8002dac <HAL_IncTick+0x20>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4413      	add	r3, r2
 8002d9a:	4a03      	ldr	r2, [pc, #12]	@ (8002da8 <HAL_IncTick+0x1c>)
 8002d9c:	6013      	str	r3, [r2, #0]
}
 8002d9e:	bf00      	nop
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	20002344 	.word	0x20002344
 8002dac:	20000008 	.word	0x20000008

08002db0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  return uwTick;
 8002db4:	4b03      	ldr	r3, [pc, #12]	@ (8002dc4 <HAL_GetTick+0x14>)
 8002db6:	681b      	ldr	r3, [r3, #0]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	20002344 	.word	0x20002344

08002dc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dd0:	f7ff ffee 	bl	8002db0 <HAL_GetTick>
 8002dd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de0:	d004      	beq.n	8002dec <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002de2:	4b09      	ldr	r3, [pc, #36]	@ (8002e08 <HAL_Delay+0x40>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	4413      	add	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dec:	bf00      	nop
 8002dee:	f7ff ffdf 	bl	8002db0 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d8f7      	bhi.n	8002dee <HAL_Delay+0x26>
  {
  }
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000008 	.word	0x20000008

08002e0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
 8002e80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	3360      	adds	r3, #96	@ 0x60
 8002e86:	461a      	mov	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4b08      	ldr	r3, [pc, #32]	@ (8002eb8 <LL_ADC_SetOffset+0x44>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002eac:	bf00      	nop
 8002eae:	371c      	adds	r7, #28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	03fff000 	.word	0x03fff000

08002ebc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3360      	adds	r3, #96	@ 0x60
 8002eca:	461a      	mov	r2, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	3360      	adds	r3, #96	@ 0x60
 8002ef8:	461a      	mov	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f12:	bf00      	nop
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b087      	sub	sp, #28
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3360      	adds	r3, #96	@ 0x60
 8002f2e:	461a      	mov	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002f48:	bf00      	nop
 8002f4a:	371c      	adds	r7, #28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3360      	adds	r3, #96	@ 0x60
 8002f64:	461a      	mov	r2, r3
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f7e:	bf00      	nop
 8002f80:	371c      	adds	r7, #28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	615a      	str	r2, [r3, #20]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b087      	sub	sp, #28
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	3330      	adds	r3, #48	@ 0x30
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	0a1b      	lsrs	r3, r3, #8
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	4413      	add	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f003 031f 	and.w	r3, r3, #31
 8003000:	211f      	movs	r1, #31
 8003002:	fa01 f303 	lsl.w	r3, r1, r3
 8003006:	43db      	mvns	r3, r3
 8003008:	401a      	ands	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	0e9b      	lsrs	r3, r3, #26
 800300e:	f003 011f 	and.w	r1, r3, #31
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f003 031f 	and.w	r3, r3, #31
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	431a      	orrs	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003022:	bf00      	nop
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800302e:	b480      	push	{r7}
 8003030:	b087      	sub	sp, #28
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3314      	adds	r3, #20
 800303e:	461a      	mov	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	0e5b      	lsrs	r3, r3, #25
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	4413      	add	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	0d1b      	lsrs	r3, r3, #20
 8003056:	f003 031f 	and.w	r3, r3, #31
 800305a:	2107      	movs	r1, #7
 800305c:	fa01 f303 	lsl.w	r3, r1, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	401a      	ands	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	0d1b      	lsrs	r3, r3, #20
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	fa01 f303 	lsl.w	r3, r1, r3
 8003072:	431a      	orrs	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003078:	bf00      	nop
 800307a:	371c      	adds	r7, #28
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800309c:	43db      	mvns	r3, r3
 800309e:	401a      	ands	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f003 0318 	and.w	r3, r3, #24
 80030a6:	4908      	ldr	r1, [pc, #32]	@ (80030c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80030a8:	40d9      	lsrs	r1, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	400b      	ands	r3, r1
 80030ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b2:	431a      	orrs	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80030ba:	bf00      	nop
 80030bc:	3714      	adds	r7, #20
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	0007ffff 	.word	0x0007ffff

080030cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 031f 	and.w	r3, r3, #31
}
 80030dc:	4618      	mov	r0, r3
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003114:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6093      	str	r3, [r2, #8]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003138:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800313c:	d101      	bne.n	8003142 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003160:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003164:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003188:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800318c:	d101      	bne.n	8003192 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031b4:	f043 0201 	orr.w	r2, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <LL_ADC_IsEnabled+0x18>
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <LL_ADC_IsEnabled+0x1a>
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003202:	f043 0204 	orr.w	r2, r3, #4
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b04      	cmp	r3, #4
 8003228:	d101      	bne.n	800322e <LL_ADC_REG_IsConversionOngoing+0x18>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 0308 	and.w	r3, r3, #8
 800324c:	2b08      	cmp	r3, #8
 800324e:	d101      	bne.n	8003254 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
	...

08003264 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003264:	b590      	push	{r4, r7, lr}
 8003266:	b089      	sub	sp, #36	@ 0x24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800326c:	2300      	movs	r3, #0
 800326e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003270:	2300      	movs	r3, #0
 8003272:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e167      	b.n	800354e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d109      	bne.n	80032a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7fe f94b 	bl	8001528 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff ff3f 	bl	8003128 <LL_ADC_IsDeepPowerDownEnabled>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d004      	beq.n	80032ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff25 	bl	8003104 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff ff5a 	bl	8003178 <LL_ADC_IsInternalRegulatorEnabled>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d115      	bne.n	80032f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff ff3e 	bl	8003150 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032d4:	4ba0      	ldr	r3, [pc, #640]	@ (8003558 <HAL_ADC_Init+0x2f4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	099b      	lsrs	r3, r3, #6
 80032da:	4aa0      	ldr	r2, [pc, #640]	@ (800355c <HAL_ADC_Init+0x2f8>)
 80032dc:	fba2 2303 	umull	r2, r3, r2, r3
 80032e0:	099b      	lsrs	r3, r3, #6
 80032e2:	3301      	adds	r3, #1
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80032e8:	e002      	b.n	80032f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	3b01      	subs	r3, #1
 80032ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1f9      	bne.n	80032ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff ff3c 	bl	8003178 <LL_ADC_IsInternalRegulatorEnabled>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10d      	bne.n	8003322 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	f043 0210 	orr.w	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003316:	f043 0201 	orr.w	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff ff75 	bl	8003216 <LL_ADC_REG_IsConversionOngoing>
 800332c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	f003 0310 	and.w	r3, r3, #16
 8003336:	2b00      	cmp	r3, #0
 8003338:	f040 8100 	bne.w	800353c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f040 80fc 	bne.w	800353c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003348:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800334c:	f043 0202 	orr.w	r2, r3, #2
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ff35 	bl	80031c8 <LL_ADC_IsEnabled>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003364:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003368:	f7ff ff2e 	bl	80031c8 <LL_ADC_IsEnabled>
 800336c:	4604      	mov	r4, r0
 800336e:	487c      	ldr	r0, [pc, #496]	@ (8003560 <HAL_ADC_Init+0x2fc>)
 8003370:	f7ff ff2a 	bl	80031c8 <LL_ADC_IsEnabled>
 8003374:	4603      	mov	r3, r0
 8003376:	4323      	orrs	r3, r4
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	4619      	mov	r1, r3
 8003382:	4878      	ldr	r0, [pc, #480]	@ (8003564 <HAL_ADC_Init+0x300>)
 8003384:	f7ff fd42 	bl	8002e0c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	7f5b      	ldrb	r3, [r3, #29]
 800338c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003392:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003398:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800339e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033a6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d106      	bne.n	80033c4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ba:	3b01      	subs	r3, #1
 80033bc:	045b      	lsls	r3, r3, #17
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d009      	beq.n	80033e0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4313      	orrs	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	4b60      	ldr	r3, [pc, #384]	@ (8003568 <HAL_ADC_Init+0x304>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	6812      	ldr	r2, [r2, #0]
 80033ee:	69b9      	ldr	r1, [r7, #24]
 80033f0:	430b      	orrs	r3, r1
 80033f2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f7ff ff14 	bl	800323c <LL_ADC_INJ_IsConversionOngoing>
 8003414:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d16d      	bne.n	80034f8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d16a      	bne.n	80034f8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003426:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800342e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003430:	4313      	orrs	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800343e:	f023 0302 	bic.w	r3, r3, #2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6812      	ldr	r2, [r2, #0]
 8003446:	69b9      	ldr	r1, [r7, #24]
 8003448:	430b      	orrs	r3, r1
 800344a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d017      	beq.n	8003484 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	691a      	ldr	r2, [r3, #16]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003462:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800346c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003470:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6911      	ldr	r1, [r2, #16]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	430b      	orrs	r3, r1
 800347e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003482:	e013      	b.n	80034ac <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691a      	ldr	r2, [r3, #16]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003492:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80034a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034a8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d118      	bne.n	80034e8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80034c0:	f023 0304 	bic.w	r3, r3, #4
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034cc:	4311      	orrs	r1, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034d2:	4311      	orrs	r1, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034d8:	430a      	orrs	r2, r1
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0201 	orr.w	r2, r2, #1
 80034e4:	611a      	str	r2, [r3, #16]
 80034e6:	e007      	b.n	80034f8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d10c      	bne.n	800351a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003506:	f023 010f 	bic.w	r1, r3, #15
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	1e5a      	subs	r2, r3, #1
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	631a      	str	r2, [r3, #48]	@ 0x30
 8003518:	e007      	b.n	800352a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 020f 	bic.w	r2, r2, #15
 8003528:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	f023 0303 	bic.w	r3, r3, #3
 8003532:	f043 0201 	orr.w	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	65da      	str	r2, [r3, #92]	@ 0x5c
 800353a:	e007      	b.n	800354c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003540:	f043 0210 	orr.w	r2, r3, #16
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800354c:	7ffb      	ldrb	r3, [r7, #31]
}
 800354e:	4618      	mov	r0, r3
 8003550:	3724      	adds	r7, #36	@ 0x24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd90      	pop	{r4, r7, pc}
 8003556:	bf00      	nop
 8003558:	20000000 	.word	0x20000000
 800355c:	053e2d63 	.word	0x053e2d63
 8003560:	50000100 	.word	0x50000100
 8003564:	50000300 	.word	0x50000300
 8003568:	fff04007 	.word	0xfff04007

0800356c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003574:	4859      	ldr	r0, [pc, #356]	@ (80036dc <HAL_ADC_Start+0x170>)
 8003576:	f7ff fda9 	bl	80030cc <LL_ADC_GetMultimode>
 800357a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff fe48 	bl	8003216 <LL_ADC_REG_IsConversionOngoing>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	f040 809f 	bne.w	80036cc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003594:	2b01      	cmp	r3, #1
 8003596:	d101      	bne.n	800359c <HAL_ADC_Start+0x30>
 8003598:	2302      	movs	r3, #2
 800359a:	e09a      	b.n	80036d2 <HAL_ADC_Start+0x166>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 fd73 	bl	8004090 <ADC_Enable>
 80035aa:	4603      	mov	r3, r0
 80035ac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80035ae:	7dfb      	ldrb	r3, [r7, #23]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f040 8086 	bne.w	80036c2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035be:	f023 0301 	bic.w	r3, r3, #1
 80035c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a44      	ldr	r2, [pc, #272]	@ (80036e0 <HAL_ADC_Start+0x174>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d002      	beq.n	80035da <HAL_ADC_Start+0x6e>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	e001      	b.n	80035de <HAL_ADC_Start+0x72>
 80035da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6812      	ldr	r2, [r2, #0]
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d002      	beq.n	80035ec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d105      	bne.n	80035f8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003604:	d106      	bne.n	8003614 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360a:	f023 0206 	bic.w	r2, r3, #6
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	661a      	str	r2, [r3, #96]	@ 0x60
 8003612:	e002      	b.n	800361a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	221c      	movs	r2, #28
 8003620:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a2c      	ldr	r2, [pc, #176]	@ (80036e0 <HAL_ADC_Start+0x174>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d002      	beq.n	800363a <HAL_ADC_Start+0xce>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	e001      	b.n	800363e <HAL_ADC_Start+0xd2>
 800363a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	4293      	cmp	r3, r2
 8003644:	d008      	beq.n	8003658 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d005      	beq.n	8003658 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	2b05      	cmp	r3, #5
 8003650:	d002      	beq.n	8003658 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	2b09      	cmp	r3, #9
 8003656:	d114      	bne.n	8003682 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d007      	beq.n	8003676 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800366e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff fdb7 	bl	80031ee <LL_ADC_REG_StartConversion>
 8003680:	e026      	b.n	80036d0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003686:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a13      	ldr	r2, [pc, #76]	@ (80036e0 <HAL_ADC_Start+0x174>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d002      	beq.n	800369e <HAL_ADC_Start+0x132>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	e001      	b.n	80036a2 <HAL_ADC_Start+0x136>
 800369e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80036a2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00f      	beq.n	80036d0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036c0:	e006      	b.n	80036d0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80036ca:	e001      	b.n	80036d0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80036cc:	2302      	movs	r3, #2
 80036ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80036d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3718      	adds	r7, #24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	50000300 	.word	0x50000300
 80036e0:	50000100 	.word	0x50000100

080036e4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036ee:	4867      	ldr	r0, [pc, #412]	@ (800388c <HAL_ADC_PollForConversion+0x1a8>)
 80036f0:	f7ff fcec 	bl	80030cc <LL_ADC_GetMultimode>
 80036f4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d102      	bne.n	8003704 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80036fe:	2308      	movs	r3, #8
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	e02a      	b.n	800375a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d005      	beq.n	8003716 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	2b05      	cmp	r3, #5
 800370e:	d002      	beq.n	8003716 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	2b09      	cmp	r3, #9
 8003714:	d111      	bne.n	800373a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b00      	cmp	r3, #0
 8003722:	d007      	beq.n	8003734 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003728:	f043 0220 	orr.w	r2, r3, #32
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0a6      	b.n	8003882 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003734:	2304      	movs	r3, #4
 8003736:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003738:	e00f      	b.n	800375a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800373a:	4854      	ldr	r0, [pc, #336]	@ (800388c <HAL_ADC_PollForConversion+0x1a8>)
 800373c:	f7ff fcd4 	bl	80030e8 <LL_ADC_GetMultiDMATransfer>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d007      	beq.n	8003756 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374a:	f043 0220 	orr.w	r2, r3, #32
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e095      	b.n	8003882 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003756:	2304      	movs	r3, #4
 8003758:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800375a:	f7ff fb29 	bl	8002db0 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003760:	e021      	b.n	80037a6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003768:	d01d      	beq.n	80037a6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800376a:	f7ff fb21 	bl	8002db0 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d302      	bcc.n	8003780 <HAL_ADC_PollForConversion+0x9c>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d112      	bne.n	80037a6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	4013      	ands	r3, r2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10b      	bne.n	80037a6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003792:	f043 0204 	orr.w	r2, r3, #4
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e06d      	b.n	8003882 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0d6      	beq.n	8003762 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff fbf3 	bl	8002fb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d01c      	beq.n	800380a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	7f5b      	ldrb	r3, [r3, #29]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d118      	bne.n	800380a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d111      	bne.n	800380a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d105      	bne.n	800380a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003802:	f043 0201 	orr.w	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a20      	ldr	r2, [pc, #128]	@ (8003890 <HAL_ADC_PollForConversion+0x1ac>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d002      	beq.n	800381a <HAL_ADC_PollForConversion+0x136>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	e001      	b.n	800381e <HAL_ADC_PollForConversion+0x13a>
 800381a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	4293      	cmp	r3, r2
 8003824:	d008      	beq.n	8003838 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2b05      	cmp	r3, #5
 8003830:	d002      	beq.n	8003838 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b09      	cmp	r3, #9
 8003836:	d104      	bne.n	8003842 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	61bb      	str	r3, [r7, #24]
 8003840:	e00d      	b.n	800385e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a12      	ldr	r2, [pc, #72]	@ (8003890 <HAL_ADC_PollForConversion+0x1ac>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d002      	beq.n	8003852 <HAL_ADC_PollForConversion+0x16e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	e001      	b.n	8003856 <HAL_ADC_PollForConversion+0x172>
 8003852:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003856:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	2b08      	cmp	r3, #8
 8003862:	d104      	bne.n	800386e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2208      	movs	r2, #8
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	e008      	b.n	8003880 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d103      	bne.n	8003880 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	220c      	movs	r2, #12
 800387e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3720      	adds	r7, #32
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	50000300 	.word	0x50000300
 8003890:	50000100 	.word	0x50000100

08003894 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
	...

080038b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b0b6      	sub	sp, #216	@ 0xd8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d101      	bne.n	80038d2 <HAL_ADC_ConfigChannel+0x22>
 80038ce:	2302      	movs	r3, #2
 80038d0:	e3c8      	b.n	8004064 <HAL_ADC_ConfigChannel+0x7b4>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fc99 	bl	8003216 <LL_ADC_REG_IsConversionOngoing>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f040 83ad 	bne.w	8004046 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6818      	ldr	r0, [r3, #0]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	6859      	ldr	r1, [r3, #4]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	f7ff fb6c 	bl	8002fd6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff fc87 	bl	8003216 <LL_ADC_REG_IsConversionOngoing>
 8003908:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fc93 	bl	800323c <LL_ADC_INJ_IsConversionOngoing>
 8003916:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800391a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800391e:	2b00      	cmp	r3, #0
 8003920:	f040 81d9 	bne.w	8003cd6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003924:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003928:	2b00      	cmp	r3, #0
 800392a:	f040 81d4 	bne.w	8003cd6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003936:	d10f      	bne.n	8003958 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2200      	movs	r2, #0
 8003942:	4619      	mov	r1, r3
 8003944:	f7ff fb73 	bl	800302e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fb1a 	bl	8002f8a <LL_ADC_SetSamplingTimeCommonConfig>
 8003956:	e00e      	b.n	8003976 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	461a      	mov	r2, r3
 8003966:	f7ff fb62 	bl	800302e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2100      	movs	r1, #0
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fb0a 	bl	8002f8a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	695a      	ldr	r2, [r3, #20]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	08db      	lsrs	r3, r3, #3
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2b04      	cmp	r3, #4
 8003996:	d022      	beq.n	80039de <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6919      	ldr	r1, [r3, #16]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039a8:	f7ff fa64 	bl	8002e74 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6919      	ldr	r1, [r3, #16]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	461a      	mov	r2, r3
 80039ba:	f7ff fab0 	bl	8002f1e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d102      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x124>
 80039ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039d2:	e000      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x126>
 80039d4:	2300      	movs	r3, #0
 80039d6:	461a      	mov	r2, r3
 80039d8:	f7ff fabc 	bl	8002f54 <LL_ADC_SetOffsetSaturation>
 80039dc:	e17b      	b.n	8003cd6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2100      	movs	r1, #0
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff fa69 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10a      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x15a>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2100      	movs	r1, #0
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fa5e 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003a00:	4603      	mov	r3, r0
 8003a02:	0e9b      	lsrs	r3, r3, #26
 8003a04:	f003 021f 	and.w	r2, r3, #31
 8003a08:	e01e      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x198>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2100      	movs	r1, #0
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fa53 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003a38:	2320      	movs	r3, #32
 8003a3a:	e004      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003a3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a40:	fab3 f383 	clz	r3, r3
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d105      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x1b0>
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	0e9b      	lsrs	r3, r3, #26
 8003a5a:	f003 031f 	and.w	r3, r3, #31
 8003a5e:	e018      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x1e2>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a6c:	fa93 f3a3 	rbit	r3, r3
 8003a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003a74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003a7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003a84:	2320      	movs	r3, #32
 8003a86:	e004      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003a88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a8c:	fab3 f383 	clz	r3, r3
 8003a90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d106      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff fa22 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff fa06 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10a      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x220>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2101      	movs	r1, #1
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7ff f9fb 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	0e9b      	lsrs	r3, r3, #26
 8003aca:	f003 021f 	and.w	r2, r3, #31
 8003ace:	e01e      	b.n	8003b0e <HAL_ADC_ConfigChannel+0x25e>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff f9f0 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ae6:	fa93 f3a3 	rbit	r3, r3
 8003aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003af2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003af6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003afe:	2320      	movs	r3, #32
 8003b00:	e004      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003b02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b06:	fab3 f383 	clz	r3, r3
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d105      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x276>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	0e9b      	lsrs	r3, r3, #26
 8003b20:	f003 031f 	and.w	r3, r3, #31
 8003b24:	e018      	b.n	8003b58 <HAL_ADC_ConfigChannel+0x2a8>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b32:	fa93 f3a3 	rbit	r3, r3
 8003b36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003b3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003b42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003b4a:	2320      	movs	r3, #32
 8003b4c:	e004      	b.n	8003b58 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003b4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b52:	fab3 f383 	clz	r3, r3
 8003b56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d106      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2200      	movs	r2, #0
 8003b62:	2101      	movs	r1, #1
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff f9bf 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2102      	movs	r1, #2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff f9a3 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10a      	bne.n	8003b96 <HAL_ADC_ConfigChannel+0x2e6>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2102      	movs	r1, #2
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff f998 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	0e9b      	lsrs	r3, r3, #26
 8003b90:	f003 021f 	and.w	r2, r3, #31
 8003b94:	e01e      	b.n	8003bd4 <HAL_ADC_ConfigChannel+0x324>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2102      	movs	r1, #2
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff f98d 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bac:	fa93 f3a3 	rbit	r3, r3
 8003bb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003bb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003bbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003bc4:	2320      	movs	r3, #32
 8003bc6:	e004      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003bc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bcc:	fab3 f383 	clz	r3, r3
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d105      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x33c>
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	0e9b      	lsrs	r3, r3, #26
 8003be6:	f003 031f 	and.w	r3, r3, #31
 8003bea:	e016      	b.n	8003c1a <HAL_ADC_ConfigChannel+0x36a>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003bf8:	fa93 f3a3 	rbit	r3, r3
 8003bfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003bfe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003c04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003c0c:	2320      	movs	r3, #32
 8003c0e:	e004      	b.n	8003c1a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c14:	fab3 f383 	clz	r3, r3
 8003c18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d106      	bne.n	8003c2c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2200      	movs	r2, #0
 8003c24:	2102      	movs	r1, #2
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7ff f95e 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2103      	movs	r1, #3
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff f942 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10a      	bne.n	8003c58 <HAL_ADC_ConfigChannel+0x3a8>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2103      	movs	r1, #3
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff f937 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	0e9b      	lsrs	r3, r3, #26
 8003c52:	f003 021f 	and.w	r2, r3, #31
 8003c56:	e017      	b.n	8003c88 <HAL_ADC_ConfigChannel+0x3d8>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2103      	movs	r1, #3
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7ff f92c 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003c64:	4603      	mov	r3, r0
 8003c66:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c6a:	fa93 f3a3 	rbit	r3, r3
 8003c6e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003c70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c72:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003c74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003c7a:	2320      	movs	r3, #32
 8003c7c:	e003      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003c7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c80:	fab3 f383 	clz	r3, r3
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x3f0>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	0e9b      	lsrs	r3, r3, #26
 8003c9a:	f003 031f 	and.w	r3, r3, #31
 8003c9e:	e011      	b.n	8003cc4 <HAL_ADC_ConfigChannel+0x414>
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ca8:	fa93 f3a3 	rbit	r3, r3
 8003cac:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003cae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003cb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003cb8:	2320      	movs	r3, #32
 8003cba:	e003      	b.n	8003cc4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003cbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cbe:	fab3 f383 	clz	r3, r3
 8003cc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d106      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	2103      	movs	r1, #3
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff f909 	bl	8002ee8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff fa74 	bl	80031c8 <LL_ADC_IsEnabled>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f040 8140 	bne.w	8003f68 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6818      	ldr	r0, [r3, #0]
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	6819      	ldr	r1, [r3, #0]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f7ff f9c5 	bl	8003084 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	4a8f      	ldr	r2, [pc, #572]	@ (8003f3c <HAL_ADC_ConfigChannel+0x68c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	f040 8131 	bne.w	8003f68 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10b      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x47e>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	0e9b      	lsrs	r3, r3, #26
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	2b09      	cmp	r3, #9
 8003d24:	bf94      	ite	ls
 8003d26:	2301      	movls	r3, #1
 8003d28:	2300      	movhi	r3, #0
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	e019      	b.n	8003d62 <HAL_ADC_ConfigChannel+0x4b2>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d36:	fa93 f3a3 	rbit	r3, r3
 8003d3a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003d3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d3e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003d40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003d46:	2320      	movs	r3, #32
 8003d48:	e003      	b.n	8003d52 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003d4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d4c:	fab3 f383 	clz	r3, r3
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2b09      	cmp	r3, #9
 8003d5a:	bf94      	ite	ls
 8003d5c:	2301      	movls	r3, #1
 8003d5e:	2300      	movhi	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d079      	beq.n	8003e5a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d107      	bne.n	8003d82 <HAL_ADC_ConfigChannel+0x4d2>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	0e9b      	lsrs	r3, r3, #26
 8003d78:	3301      	adds	r3, #1
 8003d7a:	069b      	lsls	r3, r3, #26
 8003d7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d80:	e015      	b.n	8003dae <HAL_ADC_ConfigChannel+0x4fe>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d8a:	fa93 f3a3 	rbit	r3, r3
 8003d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003d90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d92:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003d9a:	2320      	movs	r3, #32
 8003d9c:	e003      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003d9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003da0:	fab3 f383 	clz	r3, r3
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	069b      	lsls	r3, r3, #26
 8003daa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <HAL_ADC_ConfigChannel+0x51e>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	0e9b      	lsrs	r3, r3, #26
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dcc:	e017      	b.n	8003dfe <HAL_ADC_ConfigChannel+0x54e>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dd6:	fa93 f3a3 	rbit	r3, r3
 8003dda:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dde:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003de0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003de6:	2320      	movs	r3, #32
 8003de8:	e003      	b.n	8003df2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dec:	fab3 f383 	clz	r3, r3
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	3301      	adds	r3, #1
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	2101      	movs	r1, #1
 8003dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfe:	ea42 0103 	orr.w	r1, r2, r3
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10a      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x574>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	0e9b      	lsrs	r3, r3, #26
 8003e14:	3301      	adds	r3, #1
 8003e16:	f003 021f 	and.w	r2, r3, #31
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	4413      	add	r3, r2
 8003e20:	051b      	lsls	r3, r3, #20
 8003e22:	e018      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x5a6>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e2c:	fa93 f3a3 	rbit	r3, r3
 8003e30:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003e3c:	2320      	movs	r3, #32
 8003e3e:	e003      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e42:	fab3 f383 	clz	r3, r3
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f003 021f 	and.w	r2, r3, #31
 8003e4e:	4613      	mov	r3, r2
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	4413      	add	r3, r2
 8003e54:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e56:	430b      	orrs	r3, r1
 8003e58:	e081      	b.n	8003f5e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d107      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x5c6>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	0e9b      	lsrs	r3, r3, #26
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	069b      	lsls	r3, r3, #26
 8003e70:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e74:	e015      	b.n	8003ea2 <HAL_ADC_ConfigChannel+0x5f2>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7e:	fa93 f3a3 	rbit	r3, r3
 8003e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e86:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003e8e:	2320      	movs	r3, #32
 8003e90:	e003      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e94:	fab3 f383 	clz	r3, r3
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	069b      	lsls	r3, r3, #26
 8003e9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d109      	bne.n	8003ec2 <HAL_ADC_ConfigChannel+0x612>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	0e9b      	lsrs	r3, r3, #26
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	f003 031f 	and.w	r3, r3, #31
 8003eba:	2101      	movs	r1, #1
 8003ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec0:	e017      	b.n	8003ef2 <HAL_ADC_ConfigChannel+0x642>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	61fb      	str	r3, [r7, #28]
  return result;
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003eda:	2320      	movs	r3, #32
 8003edc:	e003      	b.n	8003ee6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	fab3 f383 	clz	r3, r3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f003 031f 	and.w	r3, r3, #31
 8003eec:	2101      	movs	r1, #1
 8003eee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef2:	ea42 0103 	orr.w	r1, r2, r3
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10d      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x66e>
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	0e9b      	lsrs	r3, r3, #26
 8003f08:	3301      	adds	r3, #1
 8003f0a:	f003 021f 	and.w	r2, r3, #31
 8003f0e:	4613      	mov	r3, r2
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	4413      	add	r3, r2
 8003f14:	3b1e      	subs	r3, #30
 8003f16:	051b      	lsls	r3, r3, #20
 8003f18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f1c:	e01e      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x6ac>
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	fa93 f3a3 	rbit	r3, r3
 8003f2a:	613b      	str	r3, [r7, #16]
  return result;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d104      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003f36:	2320      	movs	r3, #32
 8003f38:	e006      	b.n	8003f48 <HAL_ADC_ConfigChannel+0x698>
 8003f3a:	bf00      	nop
 8003f3c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	fab3 f383 	clz	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	3301      	adds	r3, #1
 8003f4a:	f003 021f 	and.w	r2, r3, #31
 8003f4e:	4613      	mov	r3, r2
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	4413      	add	r3, r2
 8003f54:	3b1e      	subs	r3, #30
 8003f56:	051b      	lsls	r3, r3, #20
 8003f58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f5c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f62:	4619      	mov	r1, r3
 8003f64:	f7ff f863 	bl	800302e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800406c <HAL_ADC_ConfigChannel+0x7bc>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d071      	beq.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f74:	483e      	ldr	r0, [pc, #248]	@ (8004070 <HAL_ADC_ConfigChannel+0x7c0>)
 8003f76:	f7fe ff6f 	bl	8002e58 <LL_ADC_GetCommonPathInternalCh>
 8003f7a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a3c      	ldr	r2, [pc, #240]	@ (8004074 <HAL_ADC_ConfigChannel+0x7c4>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d004      	beq.n	8003f92 <HAL_ADC_ConfigChannel+0x6e2>
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a3a      	ldr	r2, [pc, #232]	@ (8004078 <HAL_ADC_ConfigChannel+0x7c8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d127      	bne.n	8003fe2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003f92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d121      	bne.n	8003fe2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fa6:	d157      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003fa8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003fac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	482f      	ldr	r0, [pc, #188]	@ (8004070 <HAL_ADC_ConfigChannel+0x7c0>)
 8003fb4:	f7fe ff3d 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003fb8:	4b30      	ldr	r3, [pc, #192]	@ (800407c <HAL_ADC_ConfigChannel+0x7cc>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	099b      	lsrs	r3, r3, #6
 8003fbe:	4a30      	ldr	r2, [pc, #192]	@ (8004080 <HAL_ADC_ConfigChannel+0x7d0>)
 8003fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc4:	099b      	lsrs	r3, r3, #6
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003fd2:	e002      	b.n	8003fda <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1f9      	bne.n	8003fd4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fe0:	e03a      	b.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a27      	ldr	r2, [pc, #156]	@ (8004084 <HAL_ADC_ConfigChannel+0x7d4>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d113      	bne.n	8004014 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003fec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ff0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10d      	bne.n	8004014 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a22      	ldr	r2, [pc, #136]	@ (8004088 <HAL_ADC_ConfigChannel+0x7d8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d02a      	beq.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004002:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004006:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800400a:	4619      	mov	r1, r3
 800400c:	4818      	ldr	r0, [pc, #96]	@ (8004070 <HAL_ADC_ConfigChannel+0x7c0>)
 800400e:	f7fe ff10 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004012:	e021      	b.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a1c      	ldr	r2, [pc, #112]	@ (800408c <HAL_ADC_ConfigChannel+0x7dc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d11c      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800401e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d116      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a16      	ldr	r2, [pc, #88]	@ (8004088 <HAL_ADC_ConfigChannel+0x7d8>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d011      	beq.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004034:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004038:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800403c:	4619      	mov	r1, r3
 800403e:	480c      	ldr	r0, [pc, #48]	@ (8004070 <HAL_ADC_ConfigChannel+0x7c0>)
 8004040:	f7fe fef7 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
 8004044:	e008      	b.n	8004058 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	f043 0220 	orr.w	r2, r3, #32
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004060:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004064:	4618      	mov	r0, r3
 8004066:	37d8      	adds	r7, #216	@ 0xd8
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	80080000 	.word	0x80080000
 8004070:	50000300 	.word	0x50000300
 8004074:	c3210000 	.word	0xc3210000
 8004078:	90c00010 	.word	0x90c00010
 800407c:	20000000 	.word	0x20000000
 8004080:	053e2d63 	.word	0x053e2d63
 8004084:	c7520000 	.word	0xc7520000
 8004088:	50000100 	.word	0x50000100
 800408c:	cb840000 	.word	0xcb840000

08004090 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004098:	2300      	movs	r3, #0
 800409a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff f891 	bl	80031c8 <LL_ADC_IsEnabled>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d169      	bne.n	8004180 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689a      	ldr	r2, [r3, #8]
 80040b2:	4b36      	ldr	r3, [pc, #216]	@ (800418c <ADC_Enable+0xfc>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00d      	beq.n	80040d6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040be:	f043 0210 	orr.w	r2, r3, #16
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ca:	f043 0201 	orr.w	r2, r3, #1
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e055      	b.n	8004182 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff f860 	bl	80031a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80040e0:	482b      	ldr	r0, [pc, #172]	@ (8004190 <ADC_Enable+0x100>)
 80040e2:	f7fe feb9 	bl	8002e58 <LL_ADC_GetCommonPathInternalCh>
 80040e6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80040e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d013      	beq.n	8004118 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040f0:	4b28      	ldr	r3, [pc, #160]	@ (8004194 <ADC_Enable+0x104>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	099b      	lsrs	r3, r3, #6
 80040f6:	4a28      	ldr	r2, [pc, #160]	@ (8004198 <ADC_Enable+0x108>)
 80040f8:	fba2 2303 	umull	r2, r3, r2, r3
 80040fc:	099b      	lsrs	r3, r3, #6
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	4613      	mov	r3, r2
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800410a:	e002      	b.n	8004112 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	3b01      	subs	r3, #1
 8004110:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1f9      	bne.n	800410c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004118:	f7fe fe4a 	bl	8002db0 <HAL_GetTick>
 800411c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800411e:	e028      	b.n	8004172 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff f84f 	bl	80031c8 <LL_ADC_IsEnabled>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d104      	bne.n	800413a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff f833 	bl	80031a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800413a:	f7fe fe39 	bl	8002db0 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d914      	bls.n	8004172 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b01      	cmp	r3, #1
 8004154:	d00d      	beq.n	8004172 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800415a:	f043 0210 	orr.w	r2, r3, #16
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004166:	f043 0201 	orr.w	r2, r3, #1
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e007      	b.n	8004182 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b01      	cmp	r3, #1
 800417e:	d1cf      	bne.n	8004120 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	8000003f 	.word	0x8000003f
 8004190:	50000300 	.word	0x50000300
 8004194:	20000000 	.word	0x20000000
 8004198:	053e2d63 	.word	0x053e2d63

0800419c <LL_ADC_IsEnabled>:
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <LL_ADC_IsEnabled+0x18>
 80041b0:	2301      	movs	r3, #1
 80041b2:	e000      	b.n	80041b6 <LL_ADC_IsEnabled+0x1a>
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <LL_ADC_REG_IsConversionOngoing>:
{
 80041c2:	b480      	push	{r7}
 80041c4:	b083      	sub	sp, #12
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d101      	bne.n	80041da <LL_ADC_REG_IsConversionOngoing+0x18>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80041e8:	b590      	push	{r4, r7, lr}
 80041ea:	b0a1      	sub	sp, #132	@ 0x84
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004202:	2302      	movs	r3, #2
 8004204:	e08b      	b.n	800431e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800420e:	2300      	movs	r3, #0
 8004210:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004212:	2300      	movs	r3, #0
 8004214:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800421e:	d102      	bne.n	8004226 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004220:	4b41      	ldr	r3, [pc, #260]	@ (8004328 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004222:	60bb      	str	r3, [r7, #8]
 8004224:	e001      	b.n	800422a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004226:	2300      	movs	r3, #0
 8004228:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10b      	bne.n	8004248 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004234:	f043 0220 	orr.w	r2, r3, #32
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e06a      	b.n	800431e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff ffb9 	bl	80041c2 <LL_ADC_REG_IsConversionOngoing>
 8004250:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff ffb3 	bl	80041c2 <LL_ADC_REG_IsConversionOngoing>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d14c      	bne.n	80042fc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004264:	2b00      	cmp	r3, #0
 8004266:	d149      	bne.n	80042fc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004268:	4b30      	ldr	r3, [pc, #192]	@ (800432c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800426a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d028      	beq.n	80042c6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004274:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6859      	ldr	r1, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004286:	035b      	lsls	r3, r3, #13
 8004288:	430b      	orrs	r3, r1
 800428a:	431a      	orrs	r2, r3
 800428c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800428e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004290:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004294:	f7ff ff82 	bl	800419c <LL_ADC_IsEnabled>
 8004298:	4604      	mov	r4, r0
 800429a:	4823      	ldr	r0, [pc, #140]	@ (8004328 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800429c:	f7ff ff7e 	bl	800419c <LL_ADC_IsEnabled>
 80042a0:	4603      	mov	r3, r0
 80042a2:	4323      	orrs	r3, r4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d133      	bne.n	8004310 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80042a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80042b0:	f023 030f 	bic.w	r3, r3, #15
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	6811      	ldr	r1, [r2, #0]
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	6892      	ldr	r2, [r2, #8]
 80042bc:	430a      	orrs	r2, r1
 80042be:	431a      	orrs	r2, r3
 80042c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042c2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80042c4:	e024      	b.n	8004310 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80042c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042d0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042d2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80042d6:	f7ff ff61 	bl	800419c <LL_ADC_IsEnabled>
 80042da:	4604      	mov	r4, r0
 80042dc:	4812      	ldr	r0, [pc, #72]	@ (8004328 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80042de:	f7ff ff5d 	bl	800419c <LL_ADC_IsEnabled>
 80042e2:	4603      	mov	r3, r0
 80042e4:	4323      	orrs	r3, r4
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d112      	bne.n	8004310 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80042ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80042f2:	f023 030f 	bic.w	r3, r3, #15
 80042f6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80042f8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80042fa:	e009      	b.n	8004310 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800430e:	e000      	b.n	8004312 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004310:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800431a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800431e:	4618      	mov	r0, r3
 8004320:	3784      	adds	r7, #132	@ 0x84
 8004322:	46bd      	mov	sp, r7
 8004324:	bd90      	pop	{r4, r7, pc}
 8004326:	bf00      	nop
 8004328:	50000100 	.word	0x50000100
 800432c:	50000300 	.word	0x50000300

08004330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004340:	4b0c      	ldr	r3, [pc, #48]	@ (8004374 <__NVIC_SetPriorityGrouping+0x44>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800434c:	4013      	ands	r3, r2
 800434e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800435c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004362:	4a04      	ldr	r2, [pc, #16]	@ (8004374 <__NVIC_SetPriorityGrouping+0x44>)
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	60d3      	str	r3, [r2, #12]
}
 8004368:	bf00      	nop
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800437c:	4b04      	ldr	r3, [pc, #16]	@ (8004390 <__NVIC_GetPriorityGrouping+0x18>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	0a1b      	lsrs	r3, r3, #8
 8004382:	f003 0307 	and.w	r3, r3, #7
}
 8004386:	4618      	mov	r0, r3
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	e000ed00 	.word	0xe000ed00

08004394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800439e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	db0b      	blt.n	80043be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	f003 021f 	and.w	r2, r3, #31
 80043ac:	4907      	ldr	r1, [pc, #28]	@ (80043cc <__NVIC_EnableIRQ+0x38>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2001      	movs	r0, #1
 80043b6:	fa00 f202 	lsl.w	r2, r0, r2
 80043ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	e000e100 	.word	0xe000e100

080043d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	6039      	str	r1, [r7, #0]
 80043da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	db0a      	blt.n	80043fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	490c      	ldr	r1, [pc, #48]	@ (800441c <__NVIC_SetPriority+0x4c>)
 80043ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ee:	0112      	lsls	r2, r2, #4
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	440b      	add	r3, r1
 80043f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043f8:	e00a      	b.n	8004410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	4908      	ldr	r1, [pc, #32]	@ (8004420 <__NVIC_SetPriority+0x50>)
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	3b04      	subs	r3, #4
 8004408:	0112      	lsls	r2, r2, #4
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	440b      	add	r3, r1
 800440e:	761a      	strb	r2, [r3, #24]
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	e000e100 	.word	0xe000e100
 8004420:	e000ed00 	.word	0xe000ed00

08004424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004424:	b480      	push	{r7}
 8004426:	b089      	sub	sp, #36	@ 0x24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f1c3 0307 	rsb	r3, r3, #7
 800443e:	2b04      	cmp	r3, #4
 8004440:	bf28      	it	cs
 8004442:	2304      	movcs	r3, #4
 8004444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	3304      	adds	r3, #4
 800444a:	2b06      	cmp	r3, #6
 800444c:	d902      	bls.n	8004454 <NVIC_EncodePriority+0x30>
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	3b03      	subs	r3, #3
 8004452:	e000      	b.n	8004456 <NVIC_EncodePriority+0x32>
 8004454:	2300      	movs	r3, #0
 8004456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004458:	f04f 32ff 	mov.w	r2, #4294967295
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43da      	mvns	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	401a      	ands	r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800446c:	f04f 31ff 	mov.w	r1, #4294967295
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	fa01 f303 	lsl.w	r3, r1, r3
 8004476:	43d9      	mvns	r1, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800447c:	4313      	orrs	r3, r2
         );
}
 800447e:	4618      	mov	r0, r3
 8004480:	3724      	adds	r7, #36	@ 0x24
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
	...

0800448c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3b01      	subs	r3, #1
 8004498:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800449c:	d301      	bcc.n	80044a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800449e:	2301      	movs	r3, #1
 80044a0:	e00f      	b.n	80044c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044a2:	4a0a      	ldr	r2, [pc, #40]	@ (80044cc <SysTick_Config+0x40>)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044aa:	210f      	movs	r1, #15
 80044ac:	f04f 30ff 	mov.w	r0, #4294967295
 80044b0:	f7ff ff8e 	bl	80043d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044b4:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <SysTick_Config+0x40>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ba:	4b04      	ldr	r3, [pc, #16]	@ (80044cc <SysTick_Config+0x40>)
 80044bc:	2207      	movs	r2, #7
 80044be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	e000e010 	.word	0xe000e010

080044d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f7ff ff29 	bl	8004330 <__NVIC_SetPriorityGrouping>
}
 80044de:	bf00      	nop
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b086      	sub	sp, #24
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	4603      	mov	r3, r0
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	607a      	str	r2, [r7, #4]
 80044f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044f4:	f7ff ff40 	bl	8004378 <__NVIC_GetPriorityGrouping>
 80044f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	6978      	ldr	r0, [r7, #20]
 8004500:	f7ff ff90 	bl	8004424 <NVIC_EncodePriority>
 8004504:	4602      	mov	r2, r0
 8004506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800450a:	4611      	mov	r1, r2
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff ff5f 	bl	80043d0 <__NVIC_SetPriority>
}
 8004512:	bf00      	nop
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b082      	sub	sp, #8
 800451e:	af00      	add	r7, sp, #0
 8004520:	4603      	mov	r3, r0
 8004522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004528:	4618      	mov	r0, r3
 800452a:	f7ff ff33 	bl	8004394 <__NVIC_EnableIRQ>
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b082      	sub	sp, #8
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7ff ffa4 	bl	800448c <SysTick_Config>
 8004544:	4603      	mov	r3, r0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b082      	sub	sp, #8
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d101      	bne.n	8004560 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e014      	b.n	800458a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	791b      	ldrb	r3, [r3, #4]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d105      	bne.n	8004576 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7fd f847 	bl	8001604 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3708      	adds	r7, #8
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e056      	b.n	8004656 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	795b      	ldrb	r3, [r3, #5]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d101      	bne.n	80045b4 <HAL_DAC_Start+0x20>
 80045b0:	2302      	movs	r3, #2
 80045b2:	e050      	b.n	8004656 <HAL_DAC_Start+0xc2>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2202      	movs	r2, #2
 80045be:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6819      	ldr	r1, [r3, #0]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	f003 0310 	and.w	r3, r3, #16
 80045cc:	2201      	movs	r2, #1
 80045ce:	409a      	lsls	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045d8:	4b22      	ldr	r3, [pc, #136]	@ (8004664 <HAL_DAC_Start+0xd0>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	099b      	lsrs	r3, r3, #6
 80045de:	4a22      	ldr	r2, [pc, #136]	@ (8004668 <HAL_DAC_Start+0xd4>)
 80045e0:	fba2 2303 	umull	r2, r3, r2, r3
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	3301      	adds	r3, #1
 80045e8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80045ea:	e002      	b.n	80045f2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	3b01      	subs	r3, #1
 80045f0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1f9      	bne.n	80045ec <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10f      	bne.n	800461e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004608:	2b02      	cmp	r3, #2
 800460a:	d11d      	bne.n	8004648 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	605a      	str	r2, [r3, #4]
 800461c:	e014      	b.n	8004648 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	f003 0310 	and.w	r3, r3, #16
 800462e:	2102      	movs	r1, #2
 8004630:	fa01 f303 	lsl.w	r3, r1, r3
 8004634:	429a      	cmp	r2, r3
 8004636:	d107      	bne.n	8004648 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0202 	orr.w	r2, r2, #2
 8004646:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	20000000 	.word	0x20000000
 8004668:	053e2d63 	.word	0x053e2d63

0800466c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d101      	bne.n	8004688 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e018      	b.n	80046ba <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d105      	bne.n	80046a6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4413      	add	r3, r2
 80046a0:	3308      	adds	r3, #8
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	e004      	b.n	80046b0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4413      	add	r3, r2
 80046ac:	3314      	adds	r3, #20
 80046ae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	461a      	mov	r2, r3
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	371c      	adds	r7, #28
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	@ 0x28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d002      	beq.n	80046e4 <HAL_DAC_ConfigChannel+0x1c>
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e1a1      	b.n	8004a2c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	795b      	ldrb	r3, [r3, #5]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_DAC_ConfigChannel+0x32>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e198      	b.n	8004a2c <HAL_DAC_ConfigChannel+0x364>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2202      	movs	r2, #2
 8004704:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b04      	cmp	r3, #4
 800470c:	d17a      	bne.n	8004804 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800470e:	f7fe fb4f 	bl	8002db0 <HAL_GetTick>
 8004712:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d13d      	bne.n	8004796 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800471a:	e018      	b.n	800474e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800471c:	f7fe fb48 	bl	8002db0 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d911      	bls.n	800474e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004730:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	f043 0208 	orr.w	r2, r3, #8
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2203      	movs	r2, #3
 8004748:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e16e      	b.n	8004a2c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004754:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1df      	bne.n	800471c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68ba      	ldr	r2, [r7, #8]
 8004762:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004764:	641a      	str	r2, [r3, #64]	@ 0x40
 8004766:	e020      	b.n	80047aa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004768:	f7fe fb22 	bl	8002db0 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b01      	cmp	r3, #1
 8004774:	d90f      	bls.n	8004796 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477c:	2b00      	cmp	r3, #0
 800477e:	da0a      	bge.n	8004796 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	f043 0208 	orr.w	r2, r3, #8
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2203      	movs	r2, #3
 8004790:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e14a      	b.n	8004a2c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800479c:	2b00      	cmp	r3, #0
 800479e:	dbe3      	blt.n	8004768 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f003 0310 	and.w	r3, r3, #16
 80047b6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80047ba:	fa01 f303 	lsl.w	r3, r1, r3
 80047be:	43db      	mvns	r3, r3
 80047c0:	ea02 0103 	and.w	r1, r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f003 0310 	and.w	r3, r3, #16
 80047ce:	409a      	lsls	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f003 0310 	and.w	r3, r3, #16
 80047e4:	21ff      	movs	r1, #255	@ 0xff
 80047e6:	fa01 f303 	lsl.w	r3, r1, r3
 80047ea:	43db      	mvns	r3, r3
 80047ec:	ea02 0103 	and.w	r1, r2, r3
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f003 0310 	and.w	r3, r3, #16
 80047fa:	409a      	lsls	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d11d      	bne.n	8004848 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004812:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f003 0310 	and.w	r3, r3, #16
 800481a:	221f      	movs	r2, #31
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	43db      	mvns	r3, r3
 8004822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004824:	4013      	ands	r3, r2
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f003 0310 	and.w	r3, r3, #16
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483c:	4313      	orrs	r3, r2
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004846:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f003 0310 	and.w	r3, r3, #16
 8004856:	2207      	movs	r2, #7
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	43db      	mvns	r3, r3
 800485e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004860:	4013      	ands	r3, r2
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d102      	bne.n	8004872 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800486c:	2300      	movs	r3, #0
 800486e:	623b      	str	r3, [r7, #32]
 8004870:	e00f      	b.n	8004892 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	2b02      	cmp	r3, #2
 8004878:	d102      	bne.n	8004880 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800487a:	2301      	movs	r3, #1
 800487c:	623b      	str	r3, [r7, #32]
 800487e:	e008      	b.n	8004892 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d102      	bne.n	800488e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004888:	2301      	movs	r3, #1
 800488a:	623b      	str	r3, [r7, #32]
 800488c:	e001      	b.n	8004892 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800488e:	2300      	movs	r3, #0
 8004890:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	4313      	orrs	r3, r2
 800489c:	6a3a      	ldr	r2, [r7, #32]
 800489e:	4313      	orrs	r3, r2
 80048a0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f003 0310 	and.w	r3, r3, #16
 80048a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	43db      	mvns	r3, r3
 80048b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b4:	4013      	ands	r3, r2
 80048b6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	791b      	ldrb	r3, [r3, #4]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d102      	bne.n	80048c6 <HAL_DAC_ConfigChannel+0x1fe>
 80048c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80048c4:	e000      	b.n	80048c8 <HAL_DAC_ConfigChannel+0x200>
 80048c6:	2300      	movs	r3, #0
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f003 0310 	and.w	r3, r3, #16
 80048d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	43db      	mvns	r3, r3
 80048de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e0:	4013      	ands	r3, r2
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	795b      	ldrb	r3, [r3, #5]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d102      	bne.n	80048f2 <HAL_DAC_ConfigChannel+0x22a>
 80048ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80048f0:	e000      	b.n	80048f4 <HAL_DAC_ConfigChannel+0x22c>
 80048f2:	2300      	movs	r3, #0
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80048fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b02      	cmp	r3, #2
 8004908:	d114      	bne.n	8004934 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800490a:	f003 fe03 	bl	8008514 <HAL_RCC_GetHCLKFreq>
 800490e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	4a48      	ldr	r2, [pc, #288]	@ (8004a34 <HAL_DAC_ConfigChannel+0x36c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d904      	bls.n	8004922 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004920:	e00f      	b.n	8004942 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4a44      	ldr	r2, [pc, #272]	@ (8004a38 <HAL_DAC_ConfigChannel+0x370>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d90a      	bls.n	8004940 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800492a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004930:	627b      	str	r3, [r7, #36]	@ 0x24
 8004932:	e006      	b.n	8004942 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493a:	4313      	orrs	r3, r2
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
 800493e:	e000      	b.n	8004942 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004940:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f003 0310 	and.w	r3, r3, #16
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	fa02 f303 	lsl.w	r3, r2, r3
 800494e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004950:	4313      	orrs	r3, r2
 8004952:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800495a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6819      	ldr	r1, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800496c:	fa02 f303 	lsl.w	r3, r2, r3
 8004970:	43da      	mvns	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	400a      	ands	r2, r1
 8004978:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f003 0310 	and.w	r3, r3, #16
 8004988:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	43db      	mvns	r3, r3
 8004992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004994:	4013      	ands	r3, r2
 8004996:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ac:	4313      	orrs	r3, r2
 80049ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6819      	ldr	r1, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	22c0      	movs	r2, #192	@ 0xc0
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43da      	mvns	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	400a      	ands	r2, r1
 80049d2:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	089b      	lsrs	r3, r3, #2
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	089b      	lsrs	r3, r3, #2
 80049e6:	021b      	lsls	r3, r3, #8
 80049e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0310 	and.w	r3, r3, #16
 80049fe:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004a02:	fa01 f303 	lsl.w	r3, r1, r3
 8004a06:	43db      	mvns	r3, r3
 8004a08:	ea02 0103 	and.w	r1, r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f003 0310 	and.w	r3, r3, #16
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	409a      	lsls	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2201      	movs	r2, #1
 8004a22:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004a2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3728      	adds	r7, #40	@ 0x28
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	09896800 	.word	0x09896800
 8004a38:	04c4b400 	.word	0x04c4b400

08004a3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e08d      	b.n	8004b6a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	461a      	mov	r2, r3
 8004a54:	4b47      	ldr	r3, [pc, #284]	@ (8004b74 <HAL_DMA_Init+0x138>)
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d80f      	bhi.n	8004a7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4b45      	ldr	r3, [pc, #276]	@ (8004b78 <HAL_DMA_Init+0x13c>)
 8004a62:	4413      	add	r3, r2
 8004a64:	4a45      	ldr	r2, [pc, #276]	@ (8004b7c <HAL_DMA_Init+0x140>)
 8004a66:	fba2 2303 	umull	r2, r3, r2, r3
 8004a6a:	091b      	lsrs	r3, r3, #4
 8004a6c:	009a      	lsls	r2, r3, #2
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a42      	ldr	r2, [pc, #264]	@ (8004b80 <HAL_DMA_Init+0x144>)
 8004a76:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a78:	e00e      	b.n	8004a98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	4b40      	ldr	r3, [pc, #256]	@ (8004b84 <HAL_DMA_Init+0x148>)
 8004a82:	4413      	add	r3, r2
 8004a84:	4a3d      	ldr	r2, [pc, #244]	@ (8004b7c <HAL_DMA_Init+0x140>)
 8004a86:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8a:	091b      	lsrs	r3, r3, #4
 8004a8c:	009a      	lsls	r2, r3, #2
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a3c      	ldr	r2, [pc, #240]	@ (8004b88 <HAL_DMA_Init+0x14c>)
 8004a96:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fa76 	bl	8004fdc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af8:	d102      	bne.n	8004b00 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b14:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d010      	beq.n	8004b40 <HAL_DMA_Init+0x104>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d80c      	bhi.n	8004b40 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 fa96 	bl	8005058 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b30:	2200      	movs	r2, #0
 8004b32:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b3c:	605a      	str	r2, [r3, #4]
 8004b3e:	e008      	b.n	8004b52 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40020407 	.word	0x40020407
 8004b78:	bffdfff8 	.word	0xbffdfff8
 8004b7c:	cccccccd 	.word	0xcccccccd
 8004b80:	40020000 	.word	0x40020000
 8004b84:	bffdfbf8 	.word	0xbffdfbf8
 8004b88:	40020400 	.word	0x40020400

08004b8c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_DMA_Start_IT+0x20>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e066      	b.n	8004c7a <HAL_DMA_Start_IT+0xee>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d155      	bne.n	8004c6c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0201 	bic.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f9bb 	bl	8004f60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f042 020e 	orr.w	r2, r2, #14
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e00f      	b.n	8004c24 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0204 	bic.w	r2, r2, #4
 8004c12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 020a 	orr.w	r2, r2, #10
 8004c22:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d007      	beq.n	8004c42 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c40:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c58:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0201 	orr.w	r2, r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	e005      	b.n	8004c78 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
 8004c76:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d005      	beq.n	8004ca6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	73fb      	strb	r3, [r7, #15]
 8004ca4:	e037      	b.n	8004d16 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 020e 	bic.w	r2, r2, #14
 8004cb4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cc4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 0201 	bic.w	r2, r2, #1
 8004cd4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cda:	f003 021f 	and.w	r2, r3, #31
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004cf2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00c      	beq.n	8004d16 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d0a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d14:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d00d      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	73fb      	strb	r3, [r7, #15]
 8004d66:	e047      	b.n	8004df8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 020e 	bic.w	r2, r2, #14
 8004d76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0201 	bic.w	r2, r2, #1
 8004d86:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9c:	f003 021f 	and.w	r2, r3, #31
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	2101      	movs	r1, #1
 8004da6:	fa01 f202 	lsl.w	r2, r1, r2
 8004daa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004db4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004dcc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004dd6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	4798      	blx	r3
    }
  }
  return status;
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1e:	f003 031f 	and.w	r3, r3, #31
 8004e22:	2204      	movs	r2, #4
 8004e24:	409a      	lsls	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d026      	beq.n	8004e7c <HAL_DMA_IRQHandler+0x7a>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d021      	beq.n	8004e7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0320 	and.w	r3, r3, #32
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d107      	bne.n	8004e56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0204 	bic.w	r2, r2, #4
 8004e54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5a:	f003 021f 	and.w	r2, r3, #31
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e62:	2104      	movs	r1, #4
 8004e64:	fa01 f202 	lsl.w	r2, r1, r2
 8004e68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d071      	beq.n	8004f56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004e7a:	e06c      	b.n	8004f56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2202      	movs	r2, #2
 8004e86:	409a      	lsls	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d02e      	beq.n	8004eee <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d029      	beq.n	8004eee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10b      	bne.n	8004ec0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 020a 	bic.w	r2, r2, #10
 8004eb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec4:	f003 021f 	and.w	r2, r3, #31
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ecc:	2102      	movs	r1, #2
 8004ece:	fa01 f202 	lsl.w	r2, r1, r2
 8004ed2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d038      	beq.n	8004f56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004eec:	e033      	b.n	8004f56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef2:	f003 031f 	and.w	r3, r3, #31
 8004ef6:	2208      	movs	r2, #8
 8004ef8:	409a      	lsls	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4013      	ands	r3, r2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d02a      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d025      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 020e 	bic.w	r2, r2, #14
 8004f1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f20:	f003 021f 	and.w	r2, r3, #31
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f28:	2101      	movs	r1, #1
 8004f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d004      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004f56:	bf00      	nop
 8004f58:	bf00      	nop
}
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f76:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d004      	beq.n	8004f8a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f88:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f8e:	f003 021f 	and.w	r2, r3, #31
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f96:	2101      	movs	r1, #1
 8004f98:	fa01 f202 	lsl.w	r2, r1, r2
 8004f9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	2b10      	cmp	r3, #16
 8004fac:	d108      	bne.n	8004fc0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004fbe:	e007      	b.n	8004fd0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	60da      	str	r2, [r3, #12]
}
 8004fd0:	bf00      	nop
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	4b16      	ldr	r3, [pc, #88]	@ (8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d802      	bhi.n	8004ff6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004ff0:	4b15      	ldr	r3, [pc, #84]	@ (8005048 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	e001      	b.n	8004ffa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004ff6:	4b15      	ldr	r3, [pc, #84]	@ (800504c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004ff8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	b2db      	uxtb	r3, r3
 8005004:	3b08      	subs	r3, #8
 8005006:	4a12      	ldr	r2, [pc, #72]	@ (8005050 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005008:	fba2 2303 	umull	r2, r3, r2, r3
 800500c:	091b      	lsrs	r3, r3, #4
 800500e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005014:	089b      	lsrs	r3, r3, #2
 8005016:	009a      	lsls	r2, r3, #2
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	4413      	add	r3, r2
 800501c:	461a      	mov	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a0b      	ldr	r2, [pc, #44]	@ (8005054 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005026:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f003 031f 	and.w	r3, r3, #31
 800502e:	2201      	movs	r2, #1
 8005030:	409a      	lsls	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005036:	bf00      	nop
 8005038:	371c      	adds	r7, #28
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40020407 	.word	0x40020407
 8005048:	40020800 	.word	0x40020800
 800504c:	40020820 	.word	0x40020820
 8005050:	cccccccd 	.word	0xcccccccd
 8005054:	40020880 	.word	0x40020880

08005058 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	b2db      	uxtb	r3, r3
 8005066:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4b0b      	ldr	r3, [pc, #44]	@ (8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800506c:	4413      	add	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	461a      	mov	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a08      	ldr	r2, [pc, #32]	@ (800509c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800507a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	3b01      	subs	r3, #1
 8005080:	f003 031f 	and.w	r3, r3, #31
 8005084:	2201      	movs	r2, #1
 8005086:	409a      	lsls	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	1000823f 	.word	0x1000823f
 800509c:	40020940 	.word	0x40020940

080050a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050ae:	e15a      	b.n	8005366 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	2101      	movs	r1, #1
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	fa01 f303 	lsl.w	r3, r1, r3
 80050bc:	4013      	ands	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 814c 	beq.w	8005360 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 0303 	and.w	r3, r3, #3
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d005      	beq.n	80050e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d130      	bne.n	8005142 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	2203      	movs	r2, #3
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	43db      	mvns	r3, r3
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4013      	ands	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	fa02 f303 	lsl.w	r3, r2, r3
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005116:	2201      	movs	r2, #1
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	43db      	mvns	r3, r3
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	4013      	ands	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	091b      	lsrs	r3, r3, #4
 800512c:	f003 0201 	and.w	r2, r3, #1
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	2b03      	cmp	r3, #3
 800514c:	d017      	beq.n	800517e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	005b      	lsls	r3, r3, #1
 8005158:	2203      	movs	r2, #3
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
 800515e:	43db      	mvns	r3, r3
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4013      	ands	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d123      	bne.n	80051d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	08da      	lsrs	r2, r3, #3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	3208      	adds	r2, #8
 8005192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005196:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	220f      	movs	r2, #15
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43db      	mvns	r3, r3
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4013      	ands	r3, r2
 80051ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	691a      	ldr	r2, [r3, #16]
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f003 0307 	and.w	r3, r3, #7
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	08da      	lsrs	r2, r3, #3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3208      	adds	r2, #8
 80051cc:	6939      	ldr	r1, [r7, #16]
 80051ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	2203      	movs	r2, #3
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	43db      	mvns	r3, r3
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4013      	ands	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f003 0203 	and.w	r2, r3, #3
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	fa02 f303 	lsl.w	r3, r2, r3
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 80a6 	beq.w	8005360 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005214:	4b5b      	ldr	r3, [pc, #364]	@ (8005384 <HAL_GPIO_Init+0x2e4>)
 8005216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005218:	4a5a      	ldr	r2, [pc, #360]	@ (8005384 <HAL_GPIO_Init+0x2e4>)
 800521a:	f043 0301 	orr.w	r3, r3, #1
 800521e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005220:	4b58      	ldr	r3, [pc, #352]	@ (8005384 <HAL_GPIO_Init+0x2e4>)
 8005222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	60bb      	str	r3, [r7, #8]
 800522a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800522c:	4a56      	ldr	r2, [pc, #344]	@ (8005388 <HAL_GPIO_Init+0x2e8>)
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	089b      	lsrs	r3, r3, #2
 8005232:	3302      	adds	r3, #2
 8005234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005238:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	220f      	movs	r2, #15
 8005244:	fa02 f303 	lsl.w	r3, r2, r3
 8005248:	43db      	mvns	r3, r3
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	4013      	ands	r3, r2
 800524e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005256:	d01f      	beq.n	8005298 <HAL_GPIO_Init+0x1f8>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a4c      	ldr	r2, [pc, #304]	@ (800538c <HAL_GPIO_Init+0x2ec>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d019      	beq.n	8005294 <HAL_GPIO_Init+0x1f4>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a4b      	ldr	r2, [pc, #300]	@ (8005390 <HAL_GPIO_Init+0x2f0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d013      	beq.n	8005290 <HAL_GPIO_Init+0x1f0>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a4a      	ldr	r2, [pc, #296]	@ (8005394 <HAL_GPIO_Init+0x2f4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d00d      	beq.n	800528c <HAL_GPIO_Init+0x1ec>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a49      	ldr	r2, [pc, #292]	@ (8005398 <HAL_GPIO_Init+0x2f8>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d007      	beq.n	8005288 <HAL_GPIO_Init+0x1e8>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a48      	ldr	r2, [pc, #288]	@ (800539c <HAL_GPIO_Init+0x2fc>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d101      	bne.n	8005284 <HAL_GPIO_Init+0x1e4>
 8005280:	2305      	movs	r3, #5
 8005282:	e00a      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 8005284:	2306      	movs	r3, #6
 8005286:	e008      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 8005288:	2304      	movs	r3, #4
 800528a:	e006      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 800528c:	2303      	movs	r3, #3
 800528e:	e004      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 8005290:	2302      	movs	r3, #2
 8005292:	e002      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 8005294:	2301      	movs	r3, #1
 8005296:	e000      	b.n	800529a <HAL_GPIO_Init+0x1fa>
 8005298:	2300      	movs	r3, #0
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	f002 0203 	and.w	r2, r2, #3
 80052a0:	0092      	lsls	r2, r2, #2
 80052a2:	4093      	lsls	r3, r2
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052aa:	4937      	ldr	r1, [pc, #220]	@ (8005388 <HAL_GPIO_Init+0x2e8>)
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	089b      	lsrs	r3, r3, #2
 80052b0:	3302      	adds	r3, #2
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80052b8:	4b39      	ldr	r3, [pc, #228]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	43db      	mvns	r3, r3
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4013      	ands	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d003      	beq.n	80052dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80052dc:	4a30      	ldr	r2, [pc, #192]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80052e2:	4b2f      	ldr	r3, [pc, #188]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	43db      	mvns	r3, r3
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	4013      	ands	r3, r2
 80052f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005306:	4a26      	ldr	r2, [pc, #152]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800530c:	4b24      	ldr	r3, [pc, #144]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	43db      	mvns	r3, r3
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4013      	ands	r3, r2
 800531a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	4313      	orrs	r3, r2
 800532e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005330:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005336:	4b1a      	ldr	r3, [pc, #104]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	43db      	mvns	r3, r3
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	4013      	ands	r3, r2
 8005344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4313      	orrs	r3, r2
 8005358:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800535a:	4a11      	ldr	r2, [pc, #68]	@ (80053a0 <HAL_GPIO_Init+0x300>)
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	3301      	adds	r3, #1
 8005364:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	f47f ae9d 	bne.w	80050b0 <HAL_GPIO_Init+0x10>
  }
}
 8005376:	bf00      	nop
 8005378:	bf00      	nop
 800537a:	371c      	adds	r7, #28
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr
 8005384:	40021000 	.word	0x40021000
 8005388:	40010000 	.word	0x40010000
 800538c:	48000400 	.word	0x48000400
 8005390:	48000800 	.word	0x48000800
 8005394:	48000c00 	.word	0x48000c00
 8005398:	48001000 	.word	0x48001000
 800539c:	48001400 	.word	0x48001400
 80053a0:	40010400 	.word	0x40010400

080053a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	460b      	mov	r3, r1
 80053ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	887b      	ldrh	r3, [r7, #2]
 80053b6:	4013      	ands	r3, r2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053bc:	2301      	movs	r3, #1
 80053be:	73fb      	strb	r3, [r7, #15]
 80053c0:	e001      	b.n	80053c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053c2:	2300      	movs	r3, #0
 80053c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	807b      	strh	r3, [r7, #2]
 80053e0:	4613      	mov	r3, r2
 80053e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053e4:	787b      	ldrb	r3, [r7, #1]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053ea:	887a      	ldrh	r2, [r7, #2]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80053f0:	e002      	b.n	80053f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80053f2:	887a      	ldrh	r2, [r7, #2]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e08d      	b.n	8005532 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d106      	bne.n	8005430 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7fc f928 	bl	8001680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2224      	movs	r2, #36	@ 0x24
 8005434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0201 	bic.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005454:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	689a      	ldr	r2, [r3, #8]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005464:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d107      	bne.n	800547e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689a      	ldr	r2, [r3, #8]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800547a:	609a      	str	r2, [r3, #8]
 800547c:	e006      	b.n	800548c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689a      	ldr	r2, [r3, #8]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800548a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	2b02      	cmp	r3, #2
 8005492:	d108      	bne.n	80054a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054a2:	605a      	str	r2, [r3, #4]
 80054a4:	e007      	b.n	80054b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80054c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68da      	ldr	r2, [r3, #12]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691a      	ldr	r2, [r3, #16]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69d9      	ldr	r1, [r3, #28]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a1a      	ldr	r2, [r3, #32]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f042 0201 	orr.w	r2, r2, #1
 8005512:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2220      	movs	r2, #32
 800551e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b088      	sub	sp, #32
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	4608      	mov	r0, r1
 8005546:	4611      	mov	r1, r2
 8005548:	461a      	mov	r2, r3
 800554a:	4603      	mov	r3, r0
 800554c:	817b      	strh	r3, [r7, #10]
 800554e:	460b      	mov	r3, r1
 8005550:	813b      	strh	r3, [r7, #8]
 8005552:	4613      	mov	r3, r2
 8005554:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b20      	cmp	r3, #32
 8005560:	f040 80f9 	bne.w	8005756 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005564:	6a3b      	ldr	r3, [r7, #32]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <HAL_I2C_Mem_Write+0x34>
 800556a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	d105      	bne.n	800557c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005576:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e0ed      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <HAL_I2C_Mem_Write+0x4e>
 8005586:	2302      	movs	r3, #2
 8005588:	e0e6      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005592:	f7fd fc0d 	bl	8002db0 <HAL_GetTick>
 8005596:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	2319      	movs	r3, #25
 800559e:	2201      	movs	r2, #1
 80055a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 fac3 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e0d1      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2221      	movs	r2, #33	@ 0x21
 80055b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2240      	movs	r2, #64	@ 0x40
 80055c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6a3a      	ldr	r2, [r7, #32]
 80055ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80055d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055dc:	88f8      	ldrh	r0, [r7, #6]
 80055de:	893a      	ldrh	r2, [r7, #8]
 80055e0:	8979      	ldrh	r1, [r7, #10]
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	9301      	str	r3, [sp, #4]
 80055e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	4603      	mov	r3, r0
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 f9d3 	bl	8005998 <I2C_RequestMemoryWrite>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d005      	beq.n	8005604 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e0a9      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005608:	b29b      	uxth	r3, r3
 800560a:	2bff      	cmp	r3, #255	@ 0xff
 800560c:	d90e      	bls.n	800562c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	22ff      	movs	r2, #255	@ 0xff
 8005612:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005618:	b2da      	uxtb	r2, r3
 800561a:	8979      	ldrh	r1, [r7, #10]
 800561c:	2300      	movs	r3, #0
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 fc47 	bl	8005eb8 <I2C_TransferConfig>
 800562a:	e00f      	b.n	800564c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800563a:	b2da      	uxtb	r2, r3
 800563c:	8979      	ldrh	r1, [r7, #10]
 800563e:	2300      	movs	r3, #0
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f000 fc36 	bl	8005eb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 fac6 	bl	8005be2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e07b      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	781a      	ldrb	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005670:	1c5a      	adds	r2, r3, #1
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800567a:	b29b      	uxth	r3, r3
 800567c:	3b01      	subs	r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d034      	beq.n	8005704 <HAL_I2C_Mem_Write+0x1c8>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d130      	bne.n	8005704 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a8:	2200      	movs	r2, #0
 80056aa:	2180      	movs	r1, #128	@ 0x80
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f000 fa3f 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e04d      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2bff      	cmp	r3, #255	@ 0xff
 80056c4:	d90e      	bls.n	80056e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	22ff      	movs	r2, #255	@ 0xff
 80056ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	8979      	ldrh	r1, [r7, #10]
 80056d4:	2300      	movs	r3, #0
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 fbeb 	bl	8005eb8 <I2C_TransferConfig>
 80056e2:	e00f      	b.n	8005704 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	8979      	ldrh	r1, [r7, #10]
 80056f6:	2300      	movs	r3, #0
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f000 fbda 	bl	8005eb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005708:	b29b      	uxth	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d19e      	bne.n	800564c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005712:	68f8      	ldr	r0, [r7, #12]
 8005714:	f000 faac 	bl	8005c70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e01a      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2220      	movs	r2, #32
 8005728:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6859      	ldr	r1, [r3, #4]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	4b0a      	ldr	r3, [pc, #40]	@ (8005760 <HAL_I2C_Mem_Write+0x224>)
 8005736:	400b      	ands	r3, r1
 8005738:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	e000      	b.n	8005758 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005756:	2302      	movs	r3, #2
  }
}
 8005758:	4618      	mov	r0, r3
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	fe00e800 	.word	0xfe00e800

08005764 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b088      	sub	sp, #32
 8005768:	af02      	add	r7, sp, #8
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	4608      	mov	r0, r1
 800576e:	4611      	mov	r1, r2
 8005770:	461a      	mov	r2, r3
 8005772:	4603      	mov	r3, r0
 8005774:	817b      	strh	r3, [r7, #10]
 8005776:	460b      	mov	r3, r1
 8005778:	813b      	strh	r3, [r7, #8]
 800577a:	4613      	mov	r3, r2
 800577c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b20      	cmp	r3, #32
 8005788:	f040 80fd 	bne.w	8005986 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d002      	beq.n	8005798 <HAL_I2C_Mem_Read+0x34>
 8005792:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005794:	2b00      	cmp	r3, #0
 8005796:	d105      	bne.n	80057a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800579e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e0f1      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <HAL_I2C_Mem_Read+0x4e>
 80057ae:	2302      	movs	r3, #2
 80057b0:	e0ea      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80057ba:	f7fd faf9 	bl	8002db0 <HAL_GetTick>
 80057be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	2319      	movs	r3, #25
 80057c6:	2201      	movs	r2, #1
 80057c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f9af 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d001      	beq.n	80057dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e0d5      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2222      	movs	r2, #34	@ 0x22
 80057e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2240      	movs	r2, #64	@ 0x40
 80057e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a3a      	ldr	r2, [r7, #32]
 80057f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80057fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005804:	88f8      	ldrh	r0, [r7, #6]
 8005806:	893a      	ldrh	r2, [r7, #8]
 8005808:	8979      	ldrh	r1, [r7, #10]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	9301      	str	r3, [sp, #4]
 800580e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	4603      	mov	r3, r0
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f913 	bl	8005a40 <I2C_RequestMemoryRead>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e0ad      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005830:	b29b      	uxth	r3, r3
 8005832:	2bff      	cmp	r3, #255	@ 0xff
 8005834:	d90e      	bls.n	8005854 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	22ff      	movs	r2, #255	@ 0xff
 800583a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005840:	b2da      	uxtb	r2, r3
 8005842:	8979      	ldrh	r1, [r7, #10]
 8005844:	4b52      	ldr	r3, [pc, #328]	@ (8005990 <HAL_I2C_Mem_Read+0x22c>)
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fb33 	bl	8005eb8 <I2C_TransferConfig>
 8005852:	e00f      	b.n	8005874 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005858:	b29a      	uxth	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005862:	b2da      	uxtb	r2, r3
 8005864:	8979      	ldrh	r1, [r7, #10]
 8005866:	4b4a      	ldr	r3, [pc, #296]	@ (8005990 <HAL_I2C_Mem_Read+0x22c>)
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 fb22 	bl	8005eb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587a:	2200      	movs	r2, #0
 800587c:	2104      	movs	r1, #4
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 f956 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e07c      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005898:	b2d2      	uxtb	r2, r2
 800589a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058aa:	3b01      	subs	r3, #1
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d034      	beq.n	8005934 <HAL_I2C_Mem_Read+0x1d0>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d130      	bne.n	8005934 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d8:	2200      	movs	r2, #0
 80058da:	2180      	movs	r1, #128	@ 0x80
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 f927 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e04d      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2bff      	cmp	r3, #255	@ 0xff
 80058f4:	d90e      	bls.n	8005914 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	22ff      	movs	r2, #255	@ 0xff
 80058fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005900:	b2da      	uxtb	r2, r3
 8005902:	8979      	ldrh	r1, [r7, #10]
 8005904:	2300      	movs	r3, #0
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 fad3 	bl	8005eb8 <I2C_TransferConfig>
 8005912:	e00f      	b.n	8005934 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005918:	b29a      	uxth	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005922:	b2da      	uxtb	r2, r3
 8005924:	8979      	ldrh	r1, [r7, #10]
 8005926:	2300      	movs	r3, #0
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 fac2 	bl	8005eb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005938:	b29b      	uxth	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d19a      	bne.n	8005874 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f000 f994 	bl	8005c70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e01a      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2220      	movs	r2, #32
 8005958:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6859      	ldr	r1, [r3, #4]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	4b0b      	ldr	r3, [pc, #44]	@ (8005994 <HAL_I2C_Mem_Read+0x230>)
 8005966:	400b      	ands	r3, r1
 8005968:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2220      	movs	r2, #32
 800596e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	e000      	b.n	8005988 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005986:	2302      	movs	r3, #2
  }
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	80002400 	.word	0x80002400
 8005994:	fe00e800 	.word	0xfe00e800

08005998 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af02      	add	r7, sp, #8
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	4608      	mov	r0, r1
 80059a2:	4611      	mov	r1, r2
 80059a4:	461a      	mov	r2, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	817b      	strh	r3, [r7, #10]
 80059aa:	460b      	mov	r3, r1
 80059ac:	813b      	strh	r3, [r7, #8]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80059b2:	88fb      	ldrh	r3, [r7, #6]
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	8979      	ldrh	r1, [r7, #10]
 80059b8:	4b20      	ldr	r3, [pc, #128]	@ (8005a3c <I2C_RequestMemoryWrite+0xa4>)
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 fa79 	bl	8005eb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059c6:	69fa      	ldr	r2, [r7, #28]
 80059c8:	69b9      	ldr	r1, [r7, #24]
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f909 	bl	8005be2 <I2C_WaitOnTXISFlagUntilTimeout>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e02c      	b.n	8005a34 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059da:	88fb      	ldrh	r3, [r7, #6]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d105      	bne.n	80059ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059e0:	893b      	ldrh	r3, [r7, #8]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80059ea:	e015      	b.n	8005a18 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059ec:	893b      	ldrh	r3, [r7, #8]
 80059ee:	0a1b      	lsrs	r3, r3, #8
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059fa:	69fa      	ldr	r2, [r7, #28]
 80059fc:	69b9      	ldr	r1, [r7, #24]
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f8ef 	bl	8005be2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e012      	b.n	8005a34 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a0e:	893b      	ldrh	r3, [r7, #8]
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	2180      	movs	r1, #128	@ 0x80
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f000 f884 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e000      	b.n	8005a34 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	80002000 	.word	0x80002000

08005a40 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af02      	add	r7, sp, #8
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	4608      	mov	r0, r1
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4603      	mov	r3, r0
 8005a50:	817b      	strh	r3, [r7, #10]
 8005a52:	460b      	mov	r3, r1
 8005a54:	813b      	strh	r3, [r7, #8]
 8005a56:	4613      	mov	r3, r2
 8005a58:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005a5a:	88fb      	ldrh	r3, [r7, #6]
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	8979      	ldrh	r1, [r7, #10]
 8005a60:	4b20      	ldr	r3, [pc, #128]	@ (8005ae4 <I2C_RequestMemoryRead+0xa4>)
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 fa26 	bl	8005eb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a6c:	69fa      	ldr	r2, [r7, #28]
 8005a6e:	69b9      	ldr	r1, [r7, #24]
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 f8b6 	bl	8005be2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e02c      	b.n	8005ada <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a80:	88fb      	ldrh	r3, [r7, #6]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d105      	bne.n	8005a92 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a86:	893b      	ldrh	r3, [r7, #8]
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a90:	e015      	b.n	8005abe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005a92:	893b      	ldrh	r3, [r7, #8]
 8005a94:	0a1b      	lsrs	r3, r3, #8
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aa0:	69fa      	ldr	r2, [r7, #28]
 8005aa2:	69b9      	ldr	r1, [r7, #24]
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f89c 	bl	8005be2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e012      	b.n	8005ada <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ab4:	893b      	ldrh	r3, [r7, #8]
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2140      	movs	r1, #64	@ 0x40
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 f831 	bl	8005b30 <I2C_WaitOnFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e000      	b.n	8005ada <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3710      	adds	r7, #16
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	80002000 	.word	0x80002000

08005ae8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	699b      	ldr	r3, [r3, #24]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d103      	bne.n	8005b06 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2200      	movs	r2, #0
 8005b04:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d007      	beq.n	8005b24 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	699a      	ldr	r2, [r3, #24]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	619a      	str	r2, [r3, #24]
  }
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b40:	e03b      	b.n	8005bba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	6839      	ldr	r1, [r7, #0]
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 f8d6 	bl	8005cf8 <I2C_IsErrorOccurred>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e041      	b.n	8005bda <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5c:	d02d      	beq.n	8005bba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b5e:	f7fd f927 	bl	8002db0 <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d302      	bcc.n	8005b74 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d122      	bne.n	8005bba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	bf0c      	ite	eq
 8005b84:	2301      	moveq	r3, #1
 8005b86:	2300      	movne	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	79fb      	ldrb	r3, [r7, #7]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d113      	bne.n	8005bba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b96:	f043 0220 	orr.w	r2, r3, #32
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e00f      	b.n	8005bda <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	699a      	ldr	r2, [r3, #24]
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	bf0c      	ite	eq
 8005bca:	2301      	moveq	r3, #1
 8005bcc:	2300      	movne	r3, #0
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	79fb      	ldrb	r3, [r7, #7]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d0b4      	beq.n	8005b42 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3710      	adds	r7, #16
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b084      	sub	sp, #16
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	60f8      	str	r0, [r7, #12]
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bee:	e033      	b.n	8005c58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f87f 	bl	8005cf8 <I2C_IsErrorOccurred>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d001      	beq.n	8005c04 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e031      	b.n	8005c68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0a:	d025      	beq.n	8005c58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c0c:	f7fd f8d0 	bl	8002db0 <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d302      	bcc.n	8005c22 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d11a      	bne.n	8005c58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	f003 0302 	and.w	r3, r3, #2
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d013      	beq.n	8005c58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c34:	f043 0220 	orr.w	r2, r3, #32
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e007      	b.n	8005c68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d1c4      	bne.n	8005bf0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c7c:	e02f      	b.n	8005cde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	68b9      	ldr	r1, [r7, #8]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f000 f838 	bl	8005cf8 <I2C_IsErrorOccurred>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e02d      	b.n	8005cee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c92:	f7fd f88d 	bl	8002db0 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d302      	bcc.n	8005ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d11a      	bne.n	8005cde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	f003 0320 	and.w	r3, r3, #32
 8005cb2:	2b20      	cmp	r3, #32
 8005cb4:	d013      	beq.n	8005cde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cba:	f043 0220 	orr.w	r2, r3, #32
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e007      	b.n	8005cee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	f003 0320 	and.w	r3, r3, #32
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d1c8      	bne.n	8005c7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08a      	sub	sp, #40	@ 0x28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005d12:	2300      	movs	r3, #0
 8005d14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	f003 0310 	and.w	r3, r3, #16
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d068      	beq.n	8005df6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2210      	movs	r2, #16
 8005d2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d2c:	e049      	b.n	8005dc2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d34:	d045      	beq.n	8005dc2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d36:	f7fd f83b 	bl	8002db0 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d302      	bcc.n	8005d4c <I2C_IsErrorOccurred+0x54>
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d13a      	bne.n	8005dc2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d6e:	d121      	bne.n	8005db4 <I2C_IsErrorOccurred+0xbc>
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d76:	d01d      	beq.n	8005db4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005d78:	7cfb      	ldrb	r3, [r7, #19]
 8005d7a:	2b20      	cmp	r3, #32
 8005d7c:	d01a      	beq.n	8005db4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005d8e:	f7fd f80f 	bl	8002db0 <HAL_GetTick>
 8005d92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d94:	e00e      	b.n	8005db4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005d96:	f7fd f80b 	bl	8002db0 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	2b19      	cmp	r3, #25
 8005da2:	d907      	bls.n	8005db4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	f043 0320 	orr.w	r3, r3, #32
 8005daa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005db2:	e006      	b.n	8005dc2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b20      	cmp	r3, #32
 8005dc0:	d1e9      	bne.n	8005d96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	f003 0320 	and.w	r3, r3, #32
 8005dcc:	2b20      	cmp	r3, #32
 8005dce:	d003      	beq.n	8005dd8 <I2C_IsErrorOccurred+0xe0>
 8005dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d0aa      	beq.n	8005d2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d103      	bne.n	8005de8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2220      	movs	r2, #32
 8005de6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	f043 0304 	orr.w	r3, r3, #4
 8005dee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00b      	beq.n	8005e20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	f043 0301 	orr.w	r3, r3, #1
 8005e0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00b      	beq.n	8005e42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	f043 0308 	orr.w	r3, r3, #8
 8005e30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005e3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00b      	beq.n	8005e64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005e4c:	6a3b      	ldr	r3, [r7, #32]
 8005e4e:	f043 0302 	orr.w	r3, r3, #2
 8005e52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005e64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d01c      	beq.n	8005ea6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f7ff fe3b 	bl	8005ae8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6859      	ldr	r1, [r3, #4]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb4 <I2C_IsErrorOccurred+0x1bc>)
 8005e7e:	400b      	ands	r3, r1
 8005e80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e86:	6a3b      	ldr	r3, [r7, #32]
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2220      	movs	r2, #32
 8005e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3728      	adds	r7, #40	@ 0x28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	fe00e800 	.word	0xfe00e800

08005eb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	607b      	str	r3, [r7, #4]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	817b      	strh	r3, [r7, #10]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005eca:	897b      	ldrh	r3, [r7, #10]
 8005ecc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ed0:	7a7b      	ldrb	r3, [r7, #9]
 8005ed2:	041b      	lsls	r3, r3, #16
 8005ed4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ed8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ee6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	0d5b      	lsrs	r3, r3, #21
 8005ef2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005ef6:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <I2C_TransferConfig+0x60>)
 8005ef8:	430b      	orrs	r3, r1
 8005efa:	43db      	mvns	r3, r3
 8005efc:	ea02 0103 	and.w	r1, r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	03ff63ff 	.word	0x03ff63ff

08005f1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d138      	bne.n	8005fa4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d101      	bne.n	8005f40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e032      	b.n	8005fa6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2224      	movs	r2, #36	@ 0x24
 8005f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 0201 	bic.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6819      	ldr	r1, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f042 0201 	orr.w	r2, r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2220      	movs	r2, #32
 8005f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	e000      	b.n	8005fa6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005fa4:	2302      	movs	r3, #2
  }
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b085      	sub	sp, #20
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
 8005fba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	d139      	bne.n	800603c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d101      	bne.n	8005fd6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e033      	b.n	800603e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2224      	movs	r2, #36	@ 0x24
 8005fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f022 0201 	bic.w	r2, r2, #1
 8005ff4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006004:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	021b      	lsls	r3, r3, #8
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4313      	orrs	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f042 0201 	orr.w	r2, r2, #1
 8006026:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2220      	movs	r2, #32
 800602c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	e000      	b.n	800603e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800603c:	2302      	movs	r3, #2
  }
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr

0800604a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b084      	sub	sp, #16
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d101      	bne.n	800605c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e0c0      	b.n	80061de <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b00      	cmp	r3, #0
 8006066:	d106      	bne.n	8006076 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f008 f831 	bl	800e0d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2203      	movs	r2, #3
 800607a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4618      	mov	r0, r3
 8006084:	f004 fa91 	bl	800a5aa <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006088:	2300      	movs	r3, #0
 800608a:	73fb      	strb	r3, [r7, #15]
 800608c:	e03e      	b.n	800610c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800608e:	7bfa      	ldrb	r2, [r7, #15]
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	4613      	mov	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	00db      	lsls	r3, r3, #3
 800609a:	440b      	add	r3, r1
 800609c:	3311      	adds	r3, #17
 800609e:	2201      	movs	r2, #1
 80060a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80060a2:	7bfa      	ldrb	r2, [r7, #15]
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	4613      	mov	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	440b      	add	r3, r1
 80060b0:	3310      	adds	r3, #16
 80060b2:	7bfa      	ldrb	r2, [r7, #15]
 80060b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80060b6:	7bfa      	ldrb	r2, [r7, #15]
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	440b      	add	r3, r1
 80060c4:	3313      	adds	r3, #19
 80060c6:	2200      	movs	r2, #0
 80060c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80060ca:	7bfa      	ldrb	r2, [r7, #15]
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	440b      	add	r3, r1
 80060d8:	3320      	adds	r3, #32
 80060da:	2200      	movs	r2, #0
 80060dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80060de:	7bfa      	ldrb	r2, [r7, #15]
 80060e0:	6879      	ldr	r1, [r7, #4]
 80060e2:	4613      	mov	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4413      	add	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	440b      	add	r3, r1
 80060ec:	3324      	adds	r3, #36	@ 0x24
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060f2:	7bfb      	ldrb	r3, [r7, #15]
 80060f4:	6879      	ldr	r1, [r7, #4]
 80060f6:	1c5a      	adds	r2, r3, #1
 80060f8:	4613      	mov	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	4413      	add	r3, r2
 80060fe:	00db      	lsls	r3, r3, #3
 8006100:	440b      	add	r3, r1
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006106:	7bfb      	ldrb	r3, [r7, #15]
 8006108:	3301      	adds	r3, #1
 800610a:	73fb      	strb	r3, [r7, #15]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	791b      	ldrb	r3, [r3, #4]
 8006110:	7bfa      	ldrb	r2, [r7, #15]
 8006112:	429a      	cmp	r2, r3
 8006114:	d3bb      	bcc.n	800608e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006116:	2300      	movs	r3, #0
 8006118:	73fb      	strb	r3, [r7, #15]
 800611a:	e044      	b.n	80061a6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800611c:	7bfa      	ldrb	r2, [r7, #15]
 800611e:	6879      	ldr	r1, [r7, #4]
 8006120:	4613      	mov	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4413      	add	r3, r2
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	440b      	add	r3, r1
 800612a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800612e:	2200      	movs	r2, #0
 8006130:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006132:	7bfa      	ldrb	r2, [r7, #15]
 8006134:	6879      	ldr	r1, [r7, #4]
 8006136:	4613      	mov	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4413      	add	r3, r2
 800613c:	00db      	lsls	r3, r3, #3
 800613e:	440b      	add	r3, r1
 8006140:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006144:	7bfa      	ldrb	r2, [r7, #15]
 8006146:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006148:	7bfa      	ldrb	r2, [r7, #15]
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	4613      	mov	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	440b      	add	r3, r1
 8006156:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800615a:	2200      	movs	r2, #0
 800615c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800615e:	7bfa      	ldrb	r2, [r7, #15]
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	4613      	mov	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4413      	add	r3, r2
 8006168:	00db      	lsls	r3, r3, #3
 800616a:	440b      	add	r3, r1
 800616c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006170:	2200      	movs	r2, #0
 8006172:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006174:	7bfa      	ldrb	r2, [r7, #15]
 8006176:	6879      	ldr	r1, [r7, #4]
 8006178:	4613      	mov	r3, r2
 800617a:	009b      	lsls	r3, r3, #2
 800617c:	4413      	add	r3, r2
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	440b      	add	r3, r1
 8006182:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006186:	2200      	movs	r2, #0
 8006188:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800618a:	7bfa      	ldrb	r2, [r7, #15]
 800618c:	6879      	ldr	r1, [r7, #4]
 800618e:	4613      	mov	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4413      	add	r3, r2
 8006194:	00db      	lsls	r3, r3, #3
 8006196:	440b      	add	r3, r1
 8006198:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800619c:	2200      	movs	r2, #0
 800619e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
 80061a2:	3301      	adds	r3, #1
 80061a4:	73fb      	strb	r3, [r7, #15]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	791b      	ldrb	r3, [r3, #4]
 80061aa:	7bfa      	ldrb	r2, [r7, #15]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d3b5      	bcc.n	800611c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6818      	ldr	r0, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3304      	adds	r3, #4
 80061b8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80061bc:	f004 fa10 	bl	800a5e0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	7a9b      	ldrb	r3, [r3, #10]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d102      	bne.n	80061dc <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f001 fc0e 	bl	80079f8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b082      	sub	sp, #8
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <HAL_PCD_Start+0x16>
 80061f8:	2302      	movs	r3, #2
 80061fa:	e012      	b.n	8006222 <HAL_PCD_Start+0x3c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f004 f9b7 	bl	800a57c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4618      	mov	r0, r3
 8006214:	f005 ff94 	bl	800c140 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f005 ff99 	bl	800c16e <USB_ReadInterrupts>
 800623c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d003      	beq.n	8006250 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 fb06 	bl	800685a <PCD_EP_ISR_Handler>

    return;
 800624e:	e110      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006256:	2b00      	cmp	r3, #0
 8006258:	d013      	beq.n	8006282 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006262:	b29a      	uxth	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800626c:	b292      	uxth	r2, r2
 800626e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f007 ffc1 	bl	800e1fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006278:	2100      	movs	r1, #0
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f8fc 	bl	8006478 <HAL_PCD_SetAddress>

    return;
 8006280:	e0f7      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00c      	beq.n	80062a6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006294:	b29a      	uxth	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800629e:	b292      	uxth	r2, r2
 80062a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80062a4:	e0e5      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00c      	beq.n	80062ca <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062c2:	b292      	uxth	r2, r2
 80062c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80062c8:	e0d3      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d034      	beq.n	800633e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80062dc:	b29a      	uxth	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 0204 	bic.w	r2, r2, #4
 80062e6:	b292      	uxth	r2, r2
 80062e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0208 	bic.w	r2, r2, #8
 80062fe:	b292      	uxth	r2, r2
 8006300:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800630a:	2b01      	cmp	r3, #1
 800630c:	d107      	bne.n	800631e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006316:	2100      	movs	r1, #0
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f008 f961 	bl	800e5e0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f007 ffa4 	bl	800e26c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800632c:	b29a      	uxth	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006336:	b292      	uxth	r2, r2
 8006338:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800633c:	e099      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006344:	2b00      	cmp	r3, #0
 8006346:	d027      	beq.n	8006398 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006350:	b29a      	uxth	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0208 	orr.w	r2, r2, #8
 800635a:	b292      	uxth	r2, r2
 800635c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006368:	b29a      	uxth	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006372:	b292      	uxth	r2, r2
 8006374:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006380:	b29a      	uxth	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f042 0204 	orr.w	r2, r2, #4
 800638a:	b292      	uxth	r2, r2
 800638c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f007 ff51 	bl	800e238 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006396:	e06c      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d040      	beq.n	8006424 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063b4:	b292      	uxth	r2, r2
 80063b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d12b      	bne.n	800641c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0204 	orr.w	r2, r2, #4
 80063d6:	b292      	uxth	r2, r2
 80063d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0208 	orr.w	r2, r2, #8
 80063ee:	b292      	uxth	r2, r2
 80063f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006404:	b29b      	uxth	r3, r3
 8006406:	089b      	lsrs	r3, r3, #2
 8006408:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006412:	2101      	movs	r1, #1
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f008 f8e3 	bl	800e5e0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800641a:	e02a      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f007 ff0b 	bl	800e238 <HAL_PCD_SuspendCallback>
    return;
 8006422:	e026      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00f      	beq.n	800644e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006436:	b29a      	uxth	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006440:	b292      	uxth	r2, r2
 8006442:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f007 fec9 	bl	800e1de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800644c:	e011      	b.n	8006472 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00c      	beq.n	8006472 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006460:	b29a      	uxth	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800646a:	b292      	uxth	r2, r2
 800646c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006470:	bf00      	nop
  }
}
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	460b      	mov	r3, r1
 8006482:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800648a:	2b01      	cmp	r3, #1
 800648c:	d101      	bne.n	8006492 <HAL_PCD_SetAddress+0x1a>
 800648e:	2302      	movs	r3, #2
 8006490:	e012      	b.n	80064b8 <HAL_PCD_SetAddress+0x40>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	78fa      	ldrb	r2, [r7, #3]
 800649e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	78fa      	ldrb	r2, [r7, #3]
 80064a6:	4611      	mov	r1, r2
 80064a8:	4618      	mov	r0, r3
 80064aa:	f005 fe35 	bl	800c118 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	4608      	mov	r0, r1
 80064ca:	4611      	mov	r1, r2
 80064cc:	461a      	mov	r2, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	70fb      	strb	r3, [r7, #3]
 80064d2:	460b      	mov	r3, r1
 80064d4:	803b      	strh	r3, [r7, #0]
 80064d6:	4613      	mov	r3, r2
 80064d8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80064da:	2300      	movs	r3, #0
 80064dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	da0e      	bge.n	8006504 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	f003 0207 	and.w	r2, r3, #7
 80064ec:	4613      	mov	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	00db      	lsls	r3, r3, #3
 80064f4:	3310      	adds	r3, #16
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	4413      	add	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2201      	movs	r2, #1
 8006500:	705a      	strb	r2, [r3, #1]
 8006502:	e00e      	b.n	8006522 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	f003 0207 	and.w	r2, r3, #7
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	4413      	add	r3, r2
 800651a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006522:	78fb      	ldrb	r3, [r7, #3]
 8006524:	f003 0307 	and.w	r3, r3, #7
 8006528:	b2da      	uxtb	r2, r3
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800652e:	883b      	ldrh	r3, [r7, #0]
 8006530:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	78ba      	ldrb	r2, [r7, #2]
 800653c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800653e:	78bb      	ldrb	r3, [r7, #2]
 8006540:	2b02      	cmp	r3, #2
 8006542:	d102      	bne.n	800654a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006550:	2b01      	cmp	r3, #1
 8006552:	d101      	bne.n	8006558 <HAL_PCD_EP_Open+0x98>
 8006554:	2302      	movs	r3, #2
 8006556:	e00e      	b.n	8006576 <HAL_PCD_EP_Open+0xb6>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68f9      	ldr	r1, [r7, #12]
 8006566:	4618      	mov	r0, r3
 8006568:	f004 f858 	bl	800a61c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006574:	7afb      	ldrb	r3, [r7, #11]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
 8006586:	460b      	mov	r3, r1
 8006588:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800658a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800658e:	2b00      	cmp	r3, #0
 8006590:	da0e      	bge.n	80065b0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006592:	78fb      	ldrb	r3, [r7, #3]
 8006594:	f003 0207 	and.w	r2, r3, #7
 8006598:	4613      	mov	r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	4413      	add	r3, r2
 800659e:	00db      	lsls	r3, r3, #3
 80065a0:	3310      	adds	r3, #16
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	4413      	add	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2201      	movs	r2, #1
 80065ac:	705a      	strb	r2, [r3, #1]
 80065ae:	e00e      	b.n	80065ce <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065b0:	78fb      	ldrb	r3, [r7, #3]
 80065b2:	f003 0207 	and.w	r2, r3, #7
 80065b6:	4613      	mov	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4413      	add	r3, r2
 80065bc:	00db      	lsls	r3, r3, #3
 80065be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4413      	add	r3, r2
 80065c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80065ce:	78fb      	ldrb	r3, [r7, #3]
 80065d0:	f003 0307 	and.w	r3, r3, #7
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d101      	bne.n	80065e8 <HAL_PCD_EP_Close+0x6a>
 80065e4:	2302      	movs	r3, #2
 80065e6:	e00e      	b.n	8006606 <HAL_PCD_EP_Close+0x88>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68f9      	ldr	r1, [r7, #12]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f004 fcf8 	bl	800afec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b086      	sub	sp, #24
 8006612:	af00      	add	r7, sp, #0
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	607a      	str	r2, [r7, #4]
 8006618:	603b      	str	r3, [r7, #0]
 800661a:	460b      	mov	r3, r1
 800661c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800661e:	7afb      	ldrb	r3, [r7, #11]
 8006620:	f003 0207 	and.w	r2, r3, #7
 8006624:	4613      	mov	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	00db      	lsls	r3, r3, #3
 800662c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	4413      	add	r3, r2
 8006634:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	683a      	ldr	r2, [r7, #0]
 8006640:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2200      	movs	r2, #0
 8006646:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	2200      	movs	r2, #0
 800664c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800664e:	7afb      	ldrb	r3, [r7, #11]
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	b2da      	uxtb	r2, r3
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6979      	ldr	r1, [r7, #20]
 8006660:	4618      	mov	r0, r3
 8006662:	f004 feb0 	bl	800b3c6 <USB_EPStartXfer>

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3718      	adds	r7, #24
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	460b      	mov	r3, r1
 800667a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800667c:	78fb      	ldrb	r3, [r7, #3]
 800667e:	f003 0207 	and.w	r2, r3, #7
 8006682:	6879      	ldr	r1, [r7, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	00db      	lsls	r3, r3, #3
 800668c:	440b      	add	r3, r1
 800668e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006692:	681b      	ldr	r3, [r3, #0]
}
 8006694:	4618      	mov	r0, r3
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	607a      	str	r2, [r7, #4]
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	460b      	mov	r3, r1
 80066ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066b0:	7afb      	ldrb	r3, [r7, #11]
 80066b2:	f003 0207 	and.w	r2, r3, #7
 80066b6:	4613      	mov	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	00db      	lsls	r3, r3, #3
 80066be:	3310      	adds	r3, #16
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	2200      	movs	r2, #0
 80066e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	2201      	movs	r2, #1
 80066ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066ec:	7afb      	ldrb	r3, [r7, #11]
 80066ee:	f003 0307 	and.w	r3, r3, #7
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6979      	ldr	r1, [r7, #20]
 80066fe:	4618      	mov	r0, r3
 8006700:	f004 fe61 	bl	800b3c6 <USB_EPStartXfer>

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3718      	adds	r7, #24
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	460b      	mov	r3, r1
 8006718:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800671a:	78fb      	ldrb	r3, [r7, #3]
 800671c:	f003 0307 	and.w	r3, r3, #7
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	7912      	ldrb	r2, [r2, #4]
 8006724:	4293      	cmp	r3, r2
 8006726:	d901      	bls.n	800672c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e03e      	b.n	80067aa <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800672c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006730:	2b00      	cmp	r3, #0
 8006732:	da0e      	bge.n	8006752 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006734:	78fb      	ldrb	r3, [r7, #3]
 8006736:	f003 0207 	and.w	r2, r3, #7
 800673a:	4613      	mov	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	00db      	lsls	r3, r3, #3
 8006742:	3310      	adds	r3, #16
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	4413      	add	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2201      	movs	r2, #1
 800674e:	705a      	strb	r2, [r3, #1]
 8006750:	e00c      	b.n	800676c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006752:	78fa      	ldrb	r2, [r7, #3]
 8006754:	4613      	mov	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4413      	add	r3, r2
 800675a:	00db      	lsls	r3, r3, #3
 800675c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	4413      	add	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006772:	78fb      	ldrb	r3, [r7, #3]
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	b2da      	uxtb	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_PCD_EP_SetStall+0x7e>
 8006788:	2302      	movs	r3, #2
 800678a:	e00e      	b.n	80067aa <HAL_PCD_EP_SetStall+0x9c>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68f9      	ldr	r1, [r7, #12]
 800679a:	4618      	mov	r0, r3
 800679c:	f005 fbc2 	bl	800bf24 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b084      	sub	sp, #16
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	460b      	mov	r3, r1
 80067bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80067be:	78fb      	ldrb	r3, [r7, #3]
 80067c0:	f003 030f 	and.w	r3, r3, #15
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	7912      	ldrb	r2, [r2, #4]
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d901      	bls.n	80067d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e040      	b.n	8006852 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80067d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	da0e      	bge.n	80067f6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067d8:	78fb      	ldrb	r3, [r7, #3]
 80067da:	f003 0207 	and.w	r2, r3, #7
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	3310      	adds	r3, #16
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	4413      	add	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2201      	movs	r2, #1
 80067f2:	705a      	strb	r2, [r3, #1]
 80067f4:	e00e      	b.n	8006814 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067f6:	78fb      	ldrb	r3, [r7, #3]
 80067f8:	f003 0207 	and.w	r2, r3, #7
 80067fc:	4613      	mov	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	00db      	lsls	r3, r3, #3
 8006804:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	4413      	add	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800681a:	78fb      	ldrb	r3, [r7, #3]
 800681c:	f003 0307 	and.w	r3, r3, #7
 8006820:	b2da      	uxtb	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_PCD_EP_ClrStall+0x82>
 8006830:	2302      	movs	r3, #2
 8006832:	e00e      	b.n	8006852 <HAL_PCD_EP_ClrStall+0xa0>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68f9      	ldr	r1, [r7, #12]
 8006842:	4618      	mov	r0, r3
 8006844:	f005 fbbf 	bl	800bfc6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}

0800685a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b092      	sub	sp, #72	@ 0x48
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006862:	e333      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800686c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800686e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006870:	b2db      	uxtb	r3, r3
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800687a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800687e:	2b00      	cmp	r3, #0
 8006880:	f040 8108 	bne.w	8006a94 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006884:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006886:	f003 0310 	and.w	r3, r3, #16
 800688a:	2b00      	cmp	r3, #0
 800688c:	d14c      	bne.n	8006928 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	881b      	ldrh	r3, [r3, #0]
 8006894:	b29b      	uxth	r3, r3
 8006896:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800689a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800689e:	813b      	strh	r3, [r7, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	893b      	ldrh	r3, [r7, #8]
 80068a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	3310      	adds	r3, #16
 80068b6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	461a      	mov	r2, r3
 80068c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	00db      	lsls	r3, r3, #3
 80068ca:	4413      	add	r3, r2
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	4413      	add	r3, r2
 80068d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068d6:	881b      	ldrh	r3, [r3, #0]
 80068d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80068dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068de:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80068e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068e2:	695a      	ldr	r2, [r3, #20]
 80068e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068e6:	69db      	ldr	r3, [r3, #28]
 80068e8:	441a      	add	r2, r3
 80068ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ec:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80068ee:	2100      	movs	r1, #0
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f007 fc5a 	bl	800e1aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	7b1b      	ldrb	r3, [r3, #12]
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 82e5 	beq.w	8006ecc <PCD_EP_ISR_Handler+0x672>
 8006902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	2b00      	cmp	r3, #0
 8006908:	f040 82e0 	bne.w	8006ecc <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	7b1b      	ldrb	r3, [r3, #12]
 8006910:	b2db      	uxtb	r3, r3
 8006912:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006916:	b2da      	uxtb	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	731a      	strb	r2, [r3, #12]
 8006926:	e2d1      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800692e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006938:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800693a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800693e:	2b00      	cmp	r3, #0
 8006940:	d032      	beq.n	80069a8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800694a:	b29b      	uxth	r3, r3
 800694c:	461a      	mov	r2, r3
 800694e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	00db      	lsls	r3, r3, #3
 8006954:	4413      	add	r3, r2
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	6812      	ldr	r2, [r2, #0]
 800695a:	4413      	add	r3, r2
 800695c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006960:	881b      	ldrh	r3, [r3, #0]
 8006962:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006968:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006976:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800697a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800697c:	b29b      	uxth	r3, r3
 800697e:	f005 fc49 	bl	800c214 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	881b      	ldrh	r3, [r3, #0]
 8006988:	b29a      	uxth	r2, r3
 800698a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800698e:	4013      	ands	r3, r2
 8006990:	817b      	strh	r3, [r7, #10]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	897a      	ldrh	r2, [r7, #10]
 8006998:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800699c:	b292      	uxth	r2, r2
 800699e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f007 fbd5 	bl	800e150 <HAL_PCD_SetupStageCallback>
 80069a6:	e291      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80069a8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f280 828d 	bge.w	8006ecc <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80069be:	4013      	ands	r3, r2
 80069c0:	81fb      	strh	r3, [r7, #14]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	89fa      	ldrh	r2, [r7, #14]
 80069c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80069cc:	b292      	uxth	r2, r2
 80069ce:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069d8:	b29b      	uxth	r3, r3
 80069da:	461a      	mov	r2, r3
 80069dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	00db      	lsls	r3, r3, #3
 80069e2:	4413      	add	r3, r2
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	6812      	ldr	r2, [r2, #0]
 80069e8:	4413      	add	r3, r2
 80069ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069ee:	881b      	ldrh	r3, [r3, #0]
 80069f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80069f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069f6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80069f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069fa:	69db      	ldr	r3, [r3, #28]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d019      	beq.n	8006a34 <PCD_EP_ISR_Handler+0x1da>
 8006a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d015      	beq.n	8006a34 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6818      	ldr	r0, [r3, #0]
 8006a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a0e:	6959      	ldr	r1, [r3, #20]
 8006a10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a12:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a16:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	f005 fbfb 	bl	800c214 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a20:	695a      	ldr	r2, [r3, #20]
 8006a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	441a      	add	r2, r3
 8006a28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a2a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f007 fba0 	bl	800e174 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006a3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f040 8242 	bne.w	8006ecc <PCD_EP_ISR_Handler+0x672>
 8006a48:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a4a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006a4e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a52:	f000 823b 	beq.w	8006ecc <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	881b      	ldrh	r3, [r3, #0]
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a66:	81bb      	strh	r3, [r7, #12]
 8006a68:	89bb      	ldrh	r3, [r7, #12]
 8006a6a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006a6e:	81bb      	strh	r3, [r7, #12]
 8006a70:	89bb      	ldrh	r3, [r7, #12]
 8006a72:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006a76:	81bb      	strh	r3, [r7, #12]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	89bb      	ldrh	r3, [r7, #12]
 8006a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	8013      	strh	r3, [r2, #0]
 8006a92:	e21b      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	461a      	mov	r2, r3
 8006a9a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4413      	add	r3, r2
 8006aa2:	881b      	ldrh	r3, [r3, #0]
 8006aa4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006aa6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f280 80f1 	bge.w	8006c92 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	4413      	add	r3, r2
 8006ad8:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006ada:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006ade:	b292      	uxth	r2, r2
 8006ae0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006ae2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4413      	add	r3, r2
 8006aec:	00db      	lsls	r3, r3, #3
 8006aee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	4413      	add	r3, r2
 8006af6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006af8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006afa:	7b1b      	ldrb	r3, [r3, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d123      	bne.n	8006b48 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	4413      	add	r3, r2
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6812      	ldr	r2, [r2, #0]
 8006b18:	4413      	add	r3, r2
 8006b1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b1e:	881b      	ldrh	r3, [r3, #0]
 8006b20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b24:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006b28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 808b 	beq.w	8006c48 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6818      	ldr	r0, [r3, #0]
 8006b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b38:	6959      	ldr	r1, [r3, #20]
 8006b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b3c:	88da      	ldrh	r2, [r3, #6]
 8006b3e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006b42:	f005 fb67 	bl	800c214 <USB_ReadPMA>
 8006b46:	e07f      	b.n	8006c48 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b4a:	78db      	ldrb	r3, [r3, #3]
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d109      	bne.n	8006b64 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006b50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b52:	461a      	mov	r2, r3
 8006b54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 f9c6 	bl	8006ee8 <HAL_PCD_EP_DB_Receive>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006b62:	e071      	b.n	8006c48 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	461a      	mov	r2, r3
 8006b6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	881b      	ldrh	r3, [r3, #0]
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b7e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	461a      	mov	r2, r3
 8006b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	441a      	add	r2, r3
 8006b8e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006b90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	881b      	ldrh	r3, [r3, #0]
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d022      	beq.n	8006c04 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	461a      	mov	r2, r3
 8006bca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	4413      	add	r3, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6812      	ldr	r2, [r2, #0]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006bdc:	881b      	ldrh	r3, [r3, #0]
 8006bde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006be2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006be6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d02c      	beq.n	8006c48 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6818      	ldr	r0, [r3, #0]
 8006bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bf4:	6959      	ldr	r1, [r3, #20]
 8006bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bf8:	891a      	ldrh	r2, [r3, #8]
 8006bfa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006bfe:	f005 fb09 	bl	800c214 <USB_ReadPMA>
 8006c02:	e021      	b.n	8006c48 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	461a      	mov	r2, r3
 8006c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	00db      	lsls	r3, r3, #3
 8006c16:	4413      	add	r3, r2
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	6812      	ldr	r2, [r2, #0]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c22:	881b      	ldrh	r3, [r3, #0]
 8006c24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c28:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006c2c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d009      	beq.n	8006c48 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6818      	ldr	r0, [r3, #0]
 8006c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c3a:	6959      	ldr	r1, [r3, #20]
 8006c3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c3e:	895a      	ldrh	r2, [r3, #10]
 8006c40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006c44:	f005 fae6 	bl	800c214 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006c48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c4a:	69da      	ldr	r2, [r3, #28]
 8006c4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006c50:	441a      	add	r2, r3
 8006c52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c54:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c58:	695a      	ldr	r2, [r3, #20]
 8006c5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006c5e:	441a      	add	r2, r3
 8006c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c62:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006c64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c66:	699b      	ldr	r3, [r3, #24]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <PCD_EP_ISR_Handler+0x41e>
 8006c6c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d206      	bcs.n	8006c86 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006c78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f007 fa78 	bl	800e174 <HAL_PCD_DataOutStageCallback>
 8006c84:	e005      	b.n	8006c92 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f004 fb9a 	bl	800b3c6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006c92:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f000 8117 	beq.w	8006ecc <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006c9e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	4413      	add	r3, r2
 8006ca8:	00db      	lsls	r3, r3, #3
 8006caa:	3310      	adds	r3, #16
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	4413      	add	r3, r2
 8006cb0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	4413      	add	r3, r2
 8006cc0:	881b      	ldrh	r3, [r3, #0]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ccc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	441a      	add	r2, r3
 8006cdc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006cde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ce2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cec:	78db      	ldrb	r3, [r3, #3]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	f040 80a1 	bne.w	8006e36 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006cf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cfc:	7b1b      	ldrb	r3, [r3, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f000 8092 	beq.w	8006e28 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006d04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d046      	beq.n	8006d9c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d10:	785b      	ldrb	r3, [r3, #1]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d126      	bne.n	8006d64 <PCD_EP_ISR_Handler+0x50a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	461a      	mov	r2, r3
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	00da      	lsls	r2, r3, #3
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	4413      	add	r3, r2
 8006d38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d3c:	613b      	str	r3, [r7, #16]
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	801a      	strh	r2, [r3, #0]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	881b      	ldrh	r3, [r3, #0]
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	801a      	strh	r2, [r3, #0]
 8006d62:	e061      	b.n	8006e28 <PCD_EP_ISR_Handler+0x5ce>
 8006d64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d66:	785b      	ldrb	r3, [r3, #1]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d15d      	bne.n	8006e28 <PCD_EP_ISR_Handler+0x5ce>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	61fb      	str	r3, [r7, #28]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	4413      	add	r3, r2
 8006d82:	61fb      	str	r3, [r7, #28]
 8006d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	00da      	lsls	r2, r3, #3
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d92:	61bb      	str	r3, [r7, #24]
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	2200      	movs	r2, #0
 8006d98:	801a      	strh	r2, [r3, #0]
 8006d9a:	e045      	b.n	8006e28 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006da4:	785b      	ldrb	r3, [r3, #1]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d126      	bne.n	8006df8 <PCD_EP_ISR_Handler+0x59e>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	461a      	mov	r2, r3
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbe:	4413      	add	r3, r2
 8006dc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	00da      	lsls	r2, r3, #3
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dca:	4413      	add	r3, r2
 8006dcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006dd0:	623b      	str	r3, [r7, #32]
 8006dd2:	6a3b      	ldr	r3, [r7, #32]
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	6a3b      	ldr	r3, [r7, #32]
 8006de0:	801a      	strh	r2, [r3, #0]
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	881b      	ldrh	r3, [r3, #0]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	801a      	strh	r2, [r3, #0]
 8006df6:	e017      	b.n	8006e28 <PCD_EP_ISR_Handler+0x5ce>
 8006df8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dfa:	785b      	ldrb	r3, [r3, #1]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d113      	bne.n	8006e28 <PCD_EP_ISR_Handler+0x5ce>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0e:	4413      	add	r3, r2
 8006e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	00da      	lsls	r2, r3, #3
 8006e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e24:	2200      	movs	r2, #0
 8006e26:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f007 f9bb 	bl	800e1aa <HAL_PCD_DataInStageCallback>
 8006e34:	e04a      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006e36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d13f      	bne.n	8006ec0 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	00db      	lsls	r3, r3, #3
 8006e52:	4413      	add	r3, r2
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6812      	ldr	r2, [r2, #0]
 8006e58:	4413      	add	r3, r2
 8006e5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e5e:	881b      	ldrh	r3, [r3, #0]
 8006e60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e64:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d906      	bls.n	8006e7e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006e70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e72:	699a      	ldr	r2, [r3, #24]
 8006e74:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e76:	1ad2      	subs	r2, r2, r3
 8006e78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e7a:	619a      	str	r2, [r3, #24]
 8006e7c:	e002      	b.n	8006e84 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e80:	2200      	movs	r2, #0
 8006e82:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d106      	bne.n	8006e9a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	4619      	mov	r1, r3
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f007 f989 	bl	800e1aa <HAL_PCD_DataInStageCallback>
 8006e98:	e018      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e9c:	695a      	ldr	r2, [r3, #20]
 8006e9e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006ea0:	441a      	add	r2, r3
 8006ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea8:	69da      	ldr	r2, [r3, #28]
 8006eaa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006eac:	441a      	add	r2, r3
 8006eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f004 fa84 	bl	800b3c6 <USB_EPStartXfer>
 8006ebe:	e005      	b.n	8006ecc <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006ec0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f917 	bl	80070fa <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	b21b      	sxth	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f6ff acc3 	blt.w	8006864 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3748      	adds	r7, #72	@ 0x48
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b088      	sub	sp, #32
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ef6:	88fb      	ldrh	r3, [r7, #6]
 8006ef8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d07c      	beq.n	8006ffa <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	00db      	lsls	r3, r3, #3
 8006f12:	4413      	add	r3, r2
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	6812      	ldr	r2, [r2, #0]
 8006f18:	4413      	add	r3, r2
 8006f1a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f1e:	881b      	ldrh	r3, [r3, #0]
 8006f20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f24:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	699a      	ldr	r2, [r3, #24]
 8006f2a:	8b7b      	ldrh	r3, [r7, #26]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d306      	bcc.n	8006f3e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	699a      	ldr	r2, [r3, #24]
 8006f34:	8b7b      	ldrh	r3, [r7, #26]
 8006f36:	1ad2      	subs	r2, r2, r3
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	619a      	str	r2, [r3, #24]
 8006f3c:	e002      	b.n	8006f44 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2200      	movs	r2, #0
 8006f42:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	699b      	ldr	r3, [r3, #24]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d123      	bne.n	8006f94 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	881b      	ldrh	r3, [r3, #0]
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f66:	833b      	strh	r3, [r7, #24]
 8006f68:	8b3b      	ldrh	r3, [r7, #24]
 8006f6a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f6e:	833b      	strh	r3, [r7, #24]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	441a      	add	r2, r3
 8006f7e:	8b3b      	ldrh	r3, [r7, #24]
 8006f80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f94:	88fb      	ldrh	r3, [r7, #6]
 8006f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d01f      	beq.n	8006fde <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	4413      	add	r3, r2
 8006fac:	881b      	ldrh	r3, [r3, #0]
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb8:	82fb      	strh	r3, [r7, #22]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	441a      	add	r2, r3
 8006fc8:	8afb      	ldrh	r3, [r7, #22]
 8006fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006fde:	8b7b      	ldrh	r3, [r7, #26]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f000 8085 	beq.w	80070f0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6818      	ldr	r0, [r3, #0]
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	6959      	ldr	r1, [r3, #20]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	891a      	ldrh	r2, [r3, #8]
 8006ff2:	8b7b      	ldrh	r3, [r7, #26]
 8006ff4:	f005 f90e 	bl	800c214 <USB_ReadPMA>
 8006ff8:	e07a      	b.n	80070f0 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	00db      	lsls	r3, r3, #3
 800700c:	4413      	add	r3, r2
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	6812      	ldr	r2, [r2, #0]
 8007012:	4413      	add	r3, r2
 8007014:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800701e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	699a      	ldr	r2, [r3, #24]
 8007024:	8b7b      	ldrh	r3, [r7, #26]
 8007026:	429a      	cmp	r2, r3
 8007028:	d306      	bcc.n	8007038 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	8b7b      	ldrh	r3, [r7, #26]
 8007030:	1ad2      	subs	r2, r2, r3
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	619a      	str	r2, [r3, #24]
 8007036:	e002      	b.n	800703e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2200      	movs	r2, #0
 800703c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	699b      	ldr	r3, [r3, #24]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d123      	bne.n	800708e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	461a      	mov	r2, r3
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	b29b      	uxth	r3, r3
 8007058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800705c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007060:	83fb      	strh	r3, [r7, #30]
 8007062:	8bfb      	ldrh	r3, [r7, #30]
 8007064:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007068:	83fb      	strh	r3, [r7, #30]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	461a      	mov	r2, r3
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	441a      	add	r2, r3
 8007078:	8bfb      	ldrh	r3, [r7, #30]
 800707a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800707e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708a:	b29b      	uxth	r3, r3
 800708c:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800708e:	88fb      	ldrh	r3, [r7, #6]
 8007090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007094:	2b00      	cmp	r3, #0
 8007096:	d11f      	bne.n	80070d8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	461a      	mov	r2, r3
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070b2:	83bb      	strh	r3, [r7, #28]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	461a      	mov	r2, r3
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	441a      	add	r2, r3
 80070c2:	8bbb      	ldrh	r3, [r7, #28]
 80070c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80070d8:	8b7b      	ldrh	r3, [r7, #26]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d008      	beq.n	80070f0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6818      	ldr	r0, [r3, #0]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	6959      	ldr	r1, [r3, #20]
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	895a      	ldrh	r2, [r3, #10]
 80070ea:	8b7b      	ldrh	r3, [r7, #26]
 80070ec:	f005 f892 	bl	800c214 <USB_ReadPMA>
    }
  }

  return count;
 80070f0:	8b7b      	ldrh	r3, [r7, #26]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3720      	adds	r7, #32
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b0a6      	sub	sp, #152	@ 0x98
 80070fe:	af00      	add	r7, sp, #0
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	4613      	mov	r3, r2
 8007106:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007108:	88fb      	ldrh	r3, [r7, #6]
 800710a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 81f7 	beq.w	8007502 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800711c:	b29b      	uxth	r3, r3
 800711e:	461a      	mov	r2, r3
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	00db      	lsls	r3, r3, #3
 8007126:	4413      	add	r3, r2
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	6812      	ldr	r2, [r2, #0]
 800712c:	4413      	add	r3, r2
 800712e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007132:	881b      	ldrh	r3, [r3, #0]
 8007134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007138:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	699a      	ldr	r2, [r3, #24]
 8007140:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007144:	429a      	cmp	r2, r3
 8007146:	d907      	bls.n	8007158 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	699a      	ldr	r2, [r3, #24]
 800714c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007150:	1ad2      	subs	r2, r2, r3
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	619a      	str	r2, [r3, #24]
 8007156:	e002      	b.n	800715e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2200      	movs	r2, #0
 800715c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f040 80e1 	bne.w	800732a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	785b      	ldrb	r3, [r3, #1]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d126      	bne.n	80071be <HAL_PCD_EP_DB_Transmit+0xc4>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	633b      	str	r3, [r7, #48]	@ 0x30
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800717e:	b29b      	uxth	r3, r3
 8007180:	461a      	mov	r2, r3
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	4413      	add	r3, r2
 8007186:	633b      	str	r3, [r7, #48]	@ 0x30
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	00da      	lsls	r2, r3, #3
 800718e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007190:	4413      	add	r3, r2
 8007192:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719a:	881b      	ldrh	r3, [r3, #0]
 800719c:	b29b      	uxth	r3, r3
 800719e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a6:	801a      	strh	r2, [r3, #0]
 80071a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ba:	801a      	strh	r2, [r3, #0]
 80071bc:	e01a      	b.n	80071f4 <HAL_PCD_EP_DB_Transmit+0xfa>
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	785b      	ldrb	r3, [r3, #1]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d116      	bne.n	80071f4 <HAL_PCD_EP_DB_Transmit+0xfa>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	461a      	mov	r2, r3
 80071d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071da:	4413      	add	r3, r2
 80071dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	00da      	lsls	r2, r3, #3
 80071e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e6:	4413      	add	r3, r2
 80071e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80071ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f0:	2200      	movs	r2, #0
 80071f2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d126      	bne.n	8007250 <HAL_PCD_EP_DB_Transmit+0x156>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	623b      	str	r3, [r7, #32]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007210:	b29b      	uxth	r3, r3
 8007212:	461a      	mov	r2, r3
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	4413      	add	r3, r2
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	00da      	lsls	r2, r3, #3
 8007220:	6a3b      	ldr	r3, [r7, #32]
 8007222:	4413      	add	r3, r2
 8007224:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007228:	61fb      	str	r3, [r7, #28]
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007234:	b29a      	uxth	r2, r3
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	801a      	strh	r2, [r3, #0]
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007244:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007248:	b29a      	uxth	r2, r3
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	801a      	strh	r2, [r3, #0]
 800724e:	e017      	b.n	8007280 <HAL_PCD_EP_DB_Transmit+0x186>
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	785b      	ldrb	r3, [r3, #1]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d113      	bne.n	8007280 <HAL_PCD_EP_DB_Transmit+0x186>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007260:	b29b      	uxth	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007266:	4413      	add	r3, r2
 8007268:	62bb      	str	r3, [r7, #40]	@ 0x28
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	00da      	lsls	r2, r3, #3
 8007270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007272:	4413      	add	r3, r2
 8007274:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007278:	627b      	str	r3, [r7, #36]	@ 0x24
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	2200      	movs	r2, #0
 800727e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	78db      	ldrb	r3, [r3, #3]
 8007284:	2b02      	cmp	r3, #2
 8007286:	d123      	bne.n	80072d0 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	461a      	mov	r2, r3
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	881b      	ldrh	r3, [r3, #0]
 8007298:	b29b      	uxth	r3, r3
 800729a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800729e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072a2:	837b      	strh	r3, [r7, #26]
 80072a4:	8b7b      	ldrh	r3, [r7, #26]
 80072a6:	f083 0320 	eor.w	r3, r3, #32
 80072aa:	837b      	strh	r3, [r7, #26]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	441a      	add	r2, r3
 80072ba:	8b7b      	ldrh	r3, [r7, #26]
 80072bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	4619      	mov	r1, r3
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f006 ff67 	bl	800e1aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80072dc:	88fb      	ldrh	r3, [r7, #6]
 80072de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d01f      	beq.n	8007326 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	461a      	mov	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4413      	add	r3, r2
 80072f4:	881b      	ldrh	r3, [r3, #0]
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007300:	833b      	strh	r3, [r7, #24]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	441a      	add	r2, r3
 8007310:	8b3b      	ldrh	r3, [r7, #24]
 8007312:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007316:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800731a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800731e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007322:	b29b      	uxth	r3, r3
 8007324:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007326:	2300      	movs	r3, #0
 8007328:	e31f      	b.n	800796a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800732a:	88fb      	ldrh	r3, [r7, #6]
 800732c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d021      	beq.n	8007378 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	461a      	mov	r2, r3
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	4413      	add	r3, r2
 8007342:	881b      	ldrh	r3, [r3, #0]
 8007344:	b29b      	uxth	r3, r3
 8007346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800734a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800734e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	461a      	mov	r2, r3
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	441a      	add	r2, r3
 8007360:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007364:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007368:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800736c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007374:	b29b      	uxth	r3, r3
 8007376:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800737e:	2b01      	cmp	r3, #1
 8007380:	f040 82ca 	bne.w	8007918 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	695a      	ldr	r2, [r3, #20]
 8007388:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800738c:	441a      	add	r2, r3
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	69da      	ldr	r2, [r3, #28]
 8007396:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800739a:	441a      	add	r2, r3
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	6a1a      	ldr	r2, [r3, #32]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d309      	bcc.n	80073c0 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	6a1a      	ldr	r2, [r3, #32]
 80073b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073b8:	1ad2      	subs	r2, r2, r3
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	621a      	str	r2, [r3, #32]
 80073be:	e015      	b.n	80073ec <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	6a1b      	ldr	r3, [r3, #32]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d107      	bne.n	80073d8 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80073c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80073cc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80073d6:	e009      	b.n	80073ec <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	2200      	movs	r2, #0
 80073ea:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	785b      	ldrb	r3, [r3, #1]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d15f      	bne.n	80074b4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007402:	b29b      	uxth	r3, r3
 8007404:	461a      	mov	r2, r3
 8007406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007408:	4413      	add	r3, r2
 800740a:	643b      	str	r3, [r7, #64]	@ 0x40
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	00da      	lsls	r2, r3, #3
 8007412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007414:	4413      	add	r3, r2
 8007416:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800741a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800741c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	b29b      	uxth	r3, r3
 8007422:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007426:	b29a      	uxth	r2, r3
 8007428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800742a:	801a      	strh	r2, [r3, #0]
 800742c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10a      	bne.n	8007448 <HAL_PCD_EP_DB_Transmit+0x34e>
 8007432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	b29b      	uxth	r3, r3
 8007438:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800743c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007440:	b29a      	uxth	r2, r3
 8007442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007444:	801a      	strh	r2, [r3, #0]
 8007446:	e051      	b.n	80074ec <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800744a:	2b3e      	cmp	r3, #62	@ 0x3e
 800744c:	d816      	bhi.n	800747c <HAL_PCD_EP_DB_Transmit+0x382>
 800744e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007450:	085b      	lsrs	r3, r3, #1
 8007452:	653b      	str	r3, [r7, #80]	@ 0x50
 8007454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <HAL_PCD_EP_DB_Transmit+0x36a>
 800745e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007460:	3301      	adds	r3, #1
 8007462:	653b      	str	r3, [r7, #80]	@ 0x50
 8007464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	b29a      	uxth	r2, r3
 800746a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800746c:	b29b      	uxth	r3, r3
 800746e:	029b      	lsls	r3, r3, #10
 8007470:	b29b      	uxth	r3, r3
 8007472:	4313      	orrs	r3, r2
 8007474:	b29a      	uxth	r2, r3
 8007476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007478:	801a      	strh	r2, [r3, #0]
 800747a:	e037      	b.n	80074ec <HAL_PCD_EP_DB_Transmit+0x3f2>
 800747c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800747e:	095b      	lsrs	r3, r3, #5
 8007480:	653b      	str	r3, [r7, #80]	@ 0x50
 8007482:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007484:	f003 031f 	and.w	r3, r3, #31
 8007488:	2b00      	cmp	r3, #0
 800748a:	d102      	bne.n	8007492 <HAL_PCD_EP_DB_Transmit+0x398>
 800748c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800748e:	3b01      	subs	r3, #1
 8007490:	653b      	str	r3, [r7, #80]	@ 0x50
 8007492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	b29a      	uxth	r2, r3
 8007498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800749a:	b29b      	uxth	r3, r3
 800749c:	029b      	lsls	r3, r3, #10
 800749e:	b29b      	uxth	r3, r3
 80074a0:	4313      	orrs	r3, r2
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b0:	801a      	strh	r2, [r3, #0]
 80074b2:	e01b      	b.n	80074ec <HAL_PCD_EP_DB_Transmit+0x3f2>
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	785b      	ldrb	r3, [r3, #1]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d117      	bne.n	80074ec <HAL_PCD_EP_DB_Transmit+0x3f2>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	461a      	mov	r2, r3
 80074ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074d0:	4413      	add	r3, r2
 80074d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	00da      	lsls	r2, r3, #3
 80074da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074dc:	4413      	add	r3, r2
 80074de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80074e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074ea:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6818      	ldr	r0, [r3, #0]
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	6959      	ldr	r1, [r3, #20]
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	891a      	ldrh	r2, [r3, #8]
 80074f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	f004 fe47 	bl	800c18e <USB_WritePMA>
 8007500:	e20a      	b.n	8007918 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800750a:	b29b      	uxth	r3, r3
 800750c:	461a      	mov	r2, r3
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	00db      	lsls	r3, r3, #3
 8007514:	4413      	add	r3, r2
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	6812      	ldr	r2, [r2, #0]
 800751a:	4413      	add	r3, r2
 800751c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007520:	881b      	ldrh	r3, [r3, #0]
 8007522:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007526:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	699a      	ldr	r2, [r3, #24]
 800752e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007532:	429a      	cmp	r2, r3
 8007534:	d307      	bcc.n	8007546 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	699a      	ldr	r2, [r3, #24]
 800753a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	619a      	str	r2, [r3, #24]
 8007544:	e002      	b.n	800754c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	2200      	movs	r2, #0
 800754a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	2b00      	cmp	r3, #0
 8007552:	f040 80f6 	bne.w	8007742 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	785b      	ldrb	r3, [r3, #1]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d126      	bne.n	80075ac <HAL_PCD_EP_DB_Transmit+0x4b2>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	677b      	str	r3, [r7, #116]	@ 0x74
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800756c:	b29b      	uxth	r3, r3
 800756e:	461a      	mov	r2, r3
 8007570:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007572:	4413      	add	r3, r2
 8007574:	677b      	str	r3, [r7, #116]	@ 0x74
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	00da      	lsls	r2, r3, #3
 800757c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800757e:	4413      	add	r3, r2
 8007580:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007584:	673b      	str	r3, [r7, #112]	@ 0x70
 8007586:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	b29b      	uxth	r3, r3
 800758c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007590:	b29a      	uxth	r2, r3
 8007592:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007594:	801a      	strh	r2, [r3, #0]
 8007596:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007598:	881b      	ldrh	r3, [r3, #0]
 800759a:	b29b      	uxth	r3, r3
 800759c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075a8:	801a      	strh	r2, [r3, #0]
 80075aa:	e01a      	b.n	80075e2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d116      	bne.n	80075e2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	461a      	mov	r2, r3
 80075c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80075c8:	4413      	add	r3, r2
 80075ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	00da      	lsls	r2, r3, #3
 80075d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80075d4:	4413      	add	r3, r2
 80075d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80075dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075de:	2200      	movs	r2, #0
 80075e0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	785b      	ldrb	r3, [r3, #1]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d12f      	bne.n	8007652 <HAL_PCD_EP_DB_Transmit+0x558>
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007602:	b29b      	uxth	r3, r3
 8007604:	461a      	mov	r2, r3
 8007606:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800760a:	4413      	add	r3, r2
 800760c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	00da      	lsls	r2, r3, #3
 8007616:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800761a:	4413      	add	r3, r2
 800761c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007624:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	b29b      	uxth	r3, r3
 800762c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007630:	b29a      	uxth	r2, r3
 8007632:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007636:	801a      	strh	r2, [r3, #0]
 8007638:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007648:	b29a      	uxth	r2, r3
 800764a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800764e:	801a      	strh	r2, [r3, #0]
 8007650:	e01c      	b.n	800768c <HAL_PCD_EP_DB_Transmit+0x592>
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	785b      	ldrb	r3, [r3, #1]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d118      	bne.n	800768c <HAL_PCD_EP_DB_Transmit+0x592>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007662:	b29b      	uxth	r3, r3
 8007664:	461a      	mov	r2, r3
 8007666:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800766a:	4413      	add	r3, r2
 800766c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	00da      	lsls	r2, r3, #3
 8007676:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800767a:	4413      	add	r3, r2
 800767c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007680:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007684:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007688:	2200      	movs	r2, #0
 800768a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	78db      	ldrb	r3, [r3, #3]
 8007690:	2b02      	cmp	r3, #2
 8007692:	d127      	bne.n	80076e4 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	881b      	ldrh	r3, [r3, #0]
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80076b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80076b6:	f083 0320 	eor.w	r3, r3, #32
 80076ba:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	441a      	add	r2, r3
 80076cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80076d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	4619      	mov	r1, r3
 80076ea:	68f8      	ldr	r0, [r7, #12]
 80076ec:	f006 fd5d 	bl	800e1aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80076f0:	88fb      	ldrh	r3, [r7, #6]
 80076f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d121      	bne.n	800773e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	881b      	ldrh	r3, [r3, #0]
 800770a:	b29b      	uxth	r3, r3
 800770c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007714:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	461a      	mov	r2, r3
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	441a      	add	r2, r3
 8007726:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800772a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800772e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007732:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773a:	b29b      	uxth	r3, r3
 800773c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800773e:	2300      	movs	r3, #0
 8007740:	e113      	b.n	800796a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007742:	88fb      	ldrh	r3, [r7, #6]
 8007744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d121      	bne.n	8007790 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	4413      	add	r3, r2
 800775a:	881b      	ldrh	r3, [r3, #0]
 800775c:	b29b      	uxth	r3, r3
 800775e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007766:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	441a      	add	r2, r3
 8007778:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800777c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007784:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800778c:	b29b      	uxth	r3, r3
 800778e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007796:	2b01      	cmp	r3, #1
 8007798:	f040 80be 	bne.w	8007918 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	695a      	ldr	r2, [r3, #20]
 80077a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077a4:	441a      	add	r2, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	69da      	ldr	r2, [r3, #28]
 80077ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077b2:	441a      	add	r2, r3
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	6a1a      	ldr	r2, [r3, #32]
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d309      	bcc.n	80077d8 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	6a1a      	ldr	r2, [r3, #32]
 80077ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077d0:	1ad2      	subs	r2, r2, r3
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	621a      	str	r2, [r3, #32]
 80077d6:	e015      	b.n	8007804 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	6a1b      	ldr	r3, [r3, #32]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d107      	bne.n	80077f0 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80077e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80077ee:	e009      	b.n	8007804 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2200      	movs	r2, #0
 80077fa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	785b      	ldrb	r3, [r3, #1]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d15f      	bne.n	80078d2 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007820:	b29b      	uxth	r3, r3
 8007822:	461a      	mov	r2, r3
 8007824:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007826:	4413      	add	r3, r2
 8007828:	66bb      	str	r3, [r7, #104]	@ 0x68
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	00da      	lsls	r2, r3, #3
 8007830:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007832:	4413      	add	r3, r2
 8007834:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007838:	667b      	str	r3, [r7, #100]	@ 0x64
 800783a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800783c:	881b      	ldrh	r3, [r3, #0]
 800783e:	b29b      	uxth	r3, r3
 8007840:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007844:	b29a      	uxth	r2, r3
 8007846:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007848:	801a      	strh	r2, [r3, #0]
 800784a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <HAL_PCD_EP_DB_Transmit+0x76c>
 8007850:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007852:	881b      	ldrh	r3, [r3, #0]
 8007854:	b29b      	uxth	r3, r3
 8007856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800785a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785e:	b29a      	uxth	r2, r3
 8007860:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007862:	801a      	strh	r2, [r3, #0]
 8007864:	e04e      	b.n	8007904 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007866:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007868:	2b3e      	cmp	r3, #62	@ 0x3e
 800786a:	d816      	bhi.n	800789a <HAL_PCD_EP_DB_Transmit+0x7a0>
 800786c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800786e:	085b      	lsrs	r3, r3, #1
 8007870:	663b      	str	r3, [r7, #96]	@ 0x60
 8007872:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b00      	cmp	r3, #0
 800787a:	d002      	beq.n	8007882 <HAL_PCD_EP_DB_Transmit+0x788>
 800787c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800787e:	3301      	adds	r3, #1
 8007880:	663b      	str	r3, [r7, #96]	@ 0x60
 8007882:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	b29a      	uxth	r2, r3
 8007888:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800788a:	b29b      	uxth	r3, r3
 800788c:	029b      	lsls	r3, r3, #10
 800788e:	b29b      	uxth	r3, r3
 8007890:	4313      	orrs	r3, r2
 8007892:	b29a      	uxth	r2, r3
 8007894:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007896:	801a      	strh	r2, [r3, #0]
 8007898:	e034      	b.n	8007904 <HAL_PCD_EP_DB_Transmit+0x80a>
 800789a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800789c:	095b      	lsrs	r3, r3, #5
 800789e:	663b      	str	r3, [r7, #96]	@ 0x60
 80078a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078a2:	f003 031f 	and.w	r3, r3, #31
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d102      	bne.n	80078b0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80078aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078ac:	3b01      	subs	r3, #1
 80078ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80078b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078b2:	881b      	ldrh	r3, [r3, #0]
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	029b      	lsls	r3, r3, #10
 80078bc:	b29b      	uxth	r3, r3
 80078be:	4313      	orrs	r3, r2
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ca:	b29a      	uxth	r2, r3
 80078cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ce:	801a      	strh	r2, [r3, #0]
 80078d0:	e018      	b.n	8007904 <HAL_PCD_EP_DB_Transmit+0x80a>
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	785b      	ldrb	r3, [r3, #1]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d114      	bne.n	8007904 <HAL_PCD_EP_DB_Transmit+0x80a>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	461a      	mov	r2, r3
 80078e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078e8:	4413      	add	r3, r2
 80078ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	00da      	lsls	r2, r3, #3
 80078f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078f4:	4413      	add	r3, r2
 80078f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078fe:	b29a      	uxth	r2, r3
 8007900:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007902:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6818      	ldr	r0, [r3, #0]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	6959      	ldr	r1, [r3, #20]
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	895a      	ldrh	r2, [r3, #10]
 8007910:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007912:	b29b      	uxth	r3, r3
 8007914:	f004 fc3b 	bl	800c18e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	461a      	mov	r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	4413      	add	r3, r2
 8007926:	881b      	ldrh	r3, [r3, #0]
 8007928:	b29b      	uxth	r3, r3
 800792a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800792e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007932:	82fb      	strh	r3, [r7, #22]
 8007934:	8afb      	ldrh	r3, [r7, #22]
 8007936:	f083 0310 	eor.w	r3, r3, #16
 800793a:	82fb      	strh	r3, [r7, #22]
 800793c:	8afb      	ldrh	r3, [r7, #22]
 800793e:	f083 0320 	eor.w	r3, r3, #32
 8007942:	82fb      	strh	r3, [r7, #22]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	461a      	mov	r2, r3
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	441a      	add	r2, r3
 8007952:	8afb      	ldrh	r3, [r7, #22]
 8007954:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007958:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800795c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007964:	b29b      	uxth	r3, r3
 8007966:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3798      	adds	r7, #152	@ 0x98
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007972:	b480      	push	{r7}
 8007974:	b087      	sub	sp, #28
 8007976:	af00      	add	r7, sp, #0
 8007978:	60f8      	str	r0, [r7, #12]
 800797a:	607b      	str	r3, [r7, #4]
 800797c:	460b      	mov	r3, r1
 800797e:	817b      	strh	r3, [r7, #10]
 8007980:	4613      	mov	r3, r2
 8007982:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007984:	897b      	ldrh	r3, [r7, #10]
 8007986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800798a:	b29b      	uxth	r3, r3
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00b      	beq.n	80079a8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007990:	897b      	ldrh	r3, [r7, #10]
 8007992:	f003 0207 	and.w	r2, r3, #7
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	00db      	lsls	r3, r3, #3
 800799e:	3310      	adds	r3, #16
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4413      	add	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]
 80079a6:	e009      	b.n	80079bc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80079a8:	897a      	ldrh	r2, [r7, #10]
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	00db      	lsls	r3, r3, #3
 80079b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	4413      	add	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80079bc:	893b      	ldrh	r3, [r7, #8]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d107      	bne.n	80079d2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2200      	movs	r2, #0
 80079c6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	b29a      	uxth	r2, r3
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	80da      	strh	r2, [r3, #6]
 80079d0:	e00b      	b.n	80079ea <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2201      	movs	r2, #1
 80079d6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	b29a      	uxth	r2, r3
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	0c1b      	lsrs	r3, r3, #16
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	371c      	adds	r7, #28
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	b29a      	uxth	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f043 0302 	orr.w	r3, r3, #2
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d141      	bne.n	8007ade <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a66:	d131      	bne.n	8007acc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a68:	4b47      	ldr	r3, [pc, #284]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a6e:	4a46      	ldr	r2, [pc, #280]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a78:	4b43      	ldr	r3, [pc, #268]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007a80:	4a41      	ldr	r2, [pc, #260]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007a88:	4b40      	ldr	r3, [pc, #256]	@ (8007b8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2232      	movs	r2, #50	@ 0x32
 8007a8e:	fb02 f303 	mul.w	r3, r2, r3
 8007a92:	4a3f      	ldr	r2, [pc, #252]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007a94:	fba2 2303 	umull	r2, r3, r2, r3
 8007a98:	0c9b      	lsrs	r3, r3, #18
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007a9e:	e002      	b.n	8007aa6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aa6:	4b38      	ldr	r3, [pc, #224]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ab2:	d102      	bne.n	8007aba <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1f2      	bne.n	8007aa0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007aba:	4b33      	ldr	r3, [pc, #204]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ac6:	d158      	bne.n	8007b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e057      	b.n	8007b7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007acc:	4b2e      	ldr	r3, [pc, #184]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ace:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ad2:	4a2d      	ldr	r2, [pc, #180]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ad4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ad8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007adc:	e04d      	b.n	8007b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ae4:	d141      	bne.n	8007b6a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007ae6:	4b28      	ldr	r3, [pc, #160]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af2:	d131      	bne.n	8007b58 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007af4:	4b24      	ldr	r3, [pc, #144]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007afa:	4a23      	ldr	r2, [pc, #140]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007b04:	4b20      	ldr	r3, [pc, #128]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007b12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007b14:	4b1d      	ldr	r3, [pc, #116]	@ (8007b8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2232      	movs	r2, #50	@ 0x32
 8007b1a:	fb02 f303 	mul.w	r3, r2, r3
 8007b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007b20:	fba2 2303 	umull	r2, r3, r2, r3
 8007b24:	0c9b      	lsrs	r3, r3, #18
 8007b26:	3301      	adds	r3, #1
 8007b28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b2a:	e002      	b.n	8007b32 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b32:	4b15      	ldr	r3, [pc, #84]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b3e:	d102      	bne.n	8007b46 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1f2      	bne.n	8007b2c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b46:	4b10      	ldr	r3, [pc, #64]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b48:	695b      	ldr	r3, [r3, #20]
 8007b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b52:	d112      	bne.n	8007b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e011      	b.n	8007b7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007b58:	4b0b      	ldr	r3, [pc, #44]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007b68:	e007      	b.n	8007b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007b6a:	4b07      	ldr	r3, [pc, #28]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007b72:	4a05      	ldr	r2, [pc, #20]	@ (8007b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007b78:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3714      	adds	r7, #20
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr
 8007b88:	40007000 	.word	0x40007000
 8007b8c:	20000000 	.word	0x20000000
 8007b90:	431bde83 	.word	0x431bde83

08007b94 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007b94:	b480      	push	{r7}
 8007b96:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007b98:	4b05      	ldr	r3, [pc, #20]	@ (8007bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	4a04      	ldr	r2, [pc, #16]	@ (8007bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007b9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ba2:	6093      	str	r3, [r2, #8]
}
 8007ba4:	bf00      	nop
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop
 8007bb0:	40007000 	.word	0x40007000

08007bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b088      	sub	sp, #32
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e2fe      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d075      	beq.n	8007cbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bd2:	4b97      	ldr	r3, [pc, #604]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f003 030c 	and.w	r3, r3, #12
 8007bda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007bdc:	4b94      	ldr	r3, [pc, #592]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	f003 0303 	and.w	r3, r3, #3
 8007be4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	2b0c      	cmp	r3, #12
 8007bea:	d102      	bne.n	8007bf2 <HAL_RCC_OscConfig+0x3e>
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d002      	beq.n	8007bf8 <HAL_RCC_OscConfig+0x44>
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	2b08      	cmp	r3, #8
 8007bf6:	d10b      	bne.n	8007c10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bf8:	4b8d      	ldr	r3, [pc, #564]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d05b      	beq.n	8007cbc <HAL_RCC_OscConfig+0x108>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d157      	bne.n	8007cbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e2d9      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c18:	d106      	bne.n	8007c28 <HAL_RCC_OscConfig+0x74>
 8007c1a:	4b85      	ldr	r3, [pc, #532]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a84      	ldr	r2, [pc, #528]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	e01d      	b.n	8007c64 <HAL_RCC_OscConfig+0xb0>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007c30:	d10c      	bne.n	8007c4c <HAL_RCC_OscConfig+0x98>
 8007c32:	4b7f      	ldr	r3, [pc, #508]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a7e      	ldr	r2, [pc, #504]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c3c:	6013      	str	r3, [r2, #0]
 8007c3e:	4b7c      	ldr	r3, [pc, #496]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a7b      	ldr	r2, [pc, #492]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	e00b      	b.n	8007c64 <HAL_RCC_OscConfig+0xb0>
 8007c4c:	4b78      	ldr	r3, [pc, #480]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a77      	ldr	r2, [pc, #476]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c56:	6013      	str	r3, [r2, #0]
 8007c58:	4b75      	ldr	r3, [pc, #468]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a74      	ldr	r2, [pc, #464]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d013      	beq.n	8007c94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c6c:	f7fb f8a0 	bl	8002db0 <HAL_GetTick>
 8007c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c72:	e008      	b.n	8007c86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c74:	f7fb f89c 	bl	8002db0 <HAL_GetTick>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	2b64      	cmp	r3, #100	@ 0x64
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e29e      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c86:	4b6a      	ldr	r3, [pc, #424]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d0f0      	beq.n	8007c74 <HAL_RCC_OscConfig+0xc0>
 8007c92:	e014      	b.n	8007cbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c94:	f7fb f88c 	bl	8002db0 <HAL_GetTick>
 8007c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c9a:	e008      	b.n	8007cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c9c:	f7fb f888 	bl	8002db0 <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	2b64      	cmp	r3, #100	@ 0x64
 8007ca8:	d901      	bls.n	8007cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e28a      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cae:	4b60      	ldr	r3, [pc, #384]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1f0      	bne.n	8007c9c <HAL_RCC_OscConfig+0xe8>
 8007cba:	e000      	b.n	8007cbe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0302 	and.w	r3, r3, #2
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d075      	beq.n	8007db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007cca:	4b59      	ldr	r3, [pc, #356]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f003 030c 	and.w	r3, r3, #12
 8007cd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007cd4:	4b56      	ldr	r3, [pc, #344]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f003 0303 	and.w	r3, r3, #3
 8007cdc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	2b0c      	cmp	r3, #12
 8007ce2:	d102      	bne.n	8007cea <HAL_RCC_OscConfig+0x136>
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d002      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x13c>
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	d11f      	bne.n	8007d30 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007cf0:	4b4f      	ldr	r3, [pc, #316]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <HAL_RCC_OscConfig+0x154>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d101      	bne.n	8007d08 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e25d      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d08:	4b49      	ldr	r3, [pc, #292]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	061b      	lsls	r3, r3, #24
 8007d16:	4946      	ldr	r1, [pc, #280]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d1c:	4b45      	ldr	r3, [pc, #276]	@ (8007e34 <HAL_RCC_OscConfig+0x280>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7fa fff9 	bl	8002d18 <HAL_InitTick>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d043      	beq.n	8007db4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e249      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d023      	beq.n	8007d80 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d38:	4b3d      	ldr	r3, [pc, #244]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a3c      	ldr	r2, [pc, #240]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d44:	f7fb f834 	bl	8002db0 <HAL_GetTick>
 8007d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d4a:	e008      	b.n	8007d5e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d4c:	f7fb f830 	bl	8002db0 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d901      	bls.n	8007d5e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e232      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d5e:	4b34      	ldr	r3, [pc, #208]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d0f0      	beq.n	8007d4c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d6a:	4b31      	ldr	r3, [pc, #196]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	061b      	lsls	r3, r3, #24
 8007d78:	492d      	ldr	r1, [pc, #180]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	604b      	str	r3, [r1, #4]
 8007d7e:	e01a      	b.n	8007db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d80:	4b2b      	ldr	r3, [pc, #172]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a2a      	ldr	r2, [pc, #168]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007d86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d8c:	f7fb f810 	bl	8002db0 <HAL_GetTick>
 8007d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d92:	e008      	b.n	8007da6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d94:	f7fb f80c 	bl	8002db0 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d901      	bls.n	8007da6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e20e      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007da6:	4b22      	ldr	r3, [pc, #136]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1f0      	bne.n	8007d94 <HAL_RCC_OscConfig+0x1e0>
 8007db2:	e000      	b.n	8007db6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007db4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f003 0308 	and.w	r3, r3, #8
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d041      	beq.n	8007e46 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d01c      	beq.n	8007e04 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007dca:	4b19      	ldr	r3, [pc, #100]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dd0:	4a17      	ldr	r2, [pc, #92]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007dd2:	f043 0301 	orr.w	r3, r3, #1
 8007dd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dda:	f7fa ffe9 	bl	8002db0 <HAL_GetTick>
 8007dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007de0:	e008      	b.n	8007df4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007de2:	f7fa ffe5 	bl	8002db0 <HAL_GetTick>
 8007de6:	4602      	mov	r2, r0
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	d901      	bls.n	8007df4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e1e7      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007df4:	4b0e      	ldr	r3, [pc, #56]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0ef      	beq.n	8007de2 <HAL_RCC_OscConfig+0x22e>
 8007e02:	e020      	b.n	8007e46 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e04:	4b0a      	ldr	r3, [pc, #40]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e0a:	4a09      	ldr	r2, [pc, #36]	@ (8007e30 <HAL_RCC_OscConfig+0x27c>)
 8007e0c:	f023 0301 	bic.w	r3, r3, #1
 8007e10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e14:	f7fa ffcc 	bl	8002db0 <HAL_GetTick>
 8007e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e1a:	e00d      	b.n	8007e38 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e1c:	f7fa ffc8 	bl	8002db0 <HAL_GetTick>
 8007e20:	4602      	mov	r2, r0
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	1ad3      	subs	r3, r2, r3
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d906      	bls.n	8007e38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e1ca      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
 8007e2e:	bf00      	nop
 8007e30:	40021000 	.word	0x40021000
 8007e34:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e38:	4b8c      	ldr	r3, [pc, #560]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1ea      	bne.n	8007e1c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f000 80a6 	beq.w	8007fa0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e54:	2300      	movs	r3, #0
 8007e56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e58:	4b84      	ldr	r3, [pc, #528]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d101      	bne.n	8007e68 <HAL_RCC_OscConfig+0x2b4>
 8007e64:	2301      	movs	r3, #1
 8007e66:	e000      	b.n	8007e6a <HAL_RCC_OscConfig+0x2b6>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00d      	beq.n	8007e8a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e6e:	4b7f      	ldr	r3, [pc, #508]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e72:	4a7e      	ldr	r2, [pc, #504]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e7a:	4b7c      	ldr	r3, [pc, #496]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007e86:	2301      	movs	r3, #1
 8007e88:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e8a:	4b79      	ldr	r3, [pc, #484]	@ (8008070 <HAL_RCC_OscConfig+0x4bc>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d118      	bne.n	8007ec8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e96:	4b76      	ldr	r3, [pc, #472]	@ (8008070 <HAL_RCC_OscConfig+0x4bc>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a75      	ldr	r2, [pc, #468]	@ (8008070 <HAL_RCC_OscConfig+0x4bc>)
 8007e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ea2:	f7fa ff85 	bl	8002db0 <HAL_GetTick>
 8007ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ea8:	e008      	b.n	8007ebc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eaa:	f7fa ff81 	bl	8002db0 <HAL_GetTick>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	1ad3      	subs	r3, r2, r3
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d901      	bls.n	8007ebc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007eb8:	2303      	movs	r3, #3
 8007eba:	e183      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ebc:	4b6c      	ldr	r3, [pc, #432]	@ (8008070 <HAL_RCC_OscConfig+0x4bc>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d0f0      	beq.n	8007eaa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d108      	bne.n	8007ee2 <HAL_RCC_OscConfig+0x32e>
 8007ed0:	4b66      	ldr	r3, [pc, #408]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ed6:	4a65      	ldr	r2, [pc, #404]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007ed8:	f043 0301 	orr.w	r3, r3, #1
 8007edc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ee0:	e024      	b.n	8007f2c <HAL_RCC_OscConfig+0x378>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	2b05      	cmp	r3, #5
 8007ee8:	d110      	bne.n	8007f0c <HAL_RCC_OscConfig+0x358>
 8007eea:	4b60      	ldr	r3, [pc, #384]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ef0:	4a5e      	ldr	r2, [pc, #376]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007ef2:	f043 0304 	orr.w	r3, r3, #4
 8007ef6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007efa:	4b5c      	ldr	r3, [pc, #368]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f00:	4a5a      	ldr	r2, [pc, #360]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f02:	f043 0301 	orr.w	r3, r3, #1
 8007f06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f0a:	e00f      	b.n	8007f2c <HAL_RCC_OscConfig+0x378>
 8007f0c:	4b57      	ldr	r3, [pc, #348]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f12:	4a56      	ldr	r2, [pc, #344]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f14:	f023 0301 	bic.w	r3, r3, #1
 8007f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f1c:	4b53      	ldr	r3, [pc, #332]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f22:	4a52      	ldr	r2, [pc, #328]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f24:	f023 0304 	bic.w	r3, r3, #4
 8007f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d016      	beq.n	8007f62 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f34:	f7fa ff3c 	bl	8002db0 <HAL_GetTick>
 8007f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f3a:	e00a      	b.n	8007f52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f3c:	f7fa ff38 	bl	8002db0 <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e138      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f52:	4b46      	ldr	r3, [pc, #280]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f58:	f003 0302 	and.w	r3, r3, #2
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d0ed      	beq.n	8007f3c <HAL_RCC_OscConfig+0x388>
 8007f60:	e015      	b.n	8007f8e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f62:	f7fa ff25 	bl	8002db0 <HAL_GetTick>
 8007f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f68:	e00a      	b.n	8007f80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f6a:	f7fa ff21 	bl	8002db0 <HAL_GetTick>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d901      	bls.n	8007f80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	e121      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f80:	4b3a      	ldr	r3, [pc, #232]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1ed      	bne.n	8007f6a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f8e:	7ffb      	ldrb	r3, [r7, #31]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d105      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f94:	4b35      	ldr	r3, [pc, #212]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f98:	4a34      	ldr	r2, [pc, #208]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f9e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 0320 	and.w	r3, r3, #32
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d03c      	beq.n	8008026 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	699b      	ldr	r3, [r3, #24]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01c      	beq.n	8007fee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007fb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fba:	4a2c      	ldr	r2, [pc, #176]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007fbc:	f043 0301 	orr.w	r3, r3, #1
 8007fc0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fc4:	f7fa fef4 	bl	8002db0 <HAL_GetTick>
 8007fc8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007fca:	e008      	b.n	8007fde <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007fcc:	f7fa fef0 	bl	8002db0 <HAL_GetTick>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	1ad3      	subs	r3, r2, r3
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d901      	bls.n	8007fde <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	e0f2      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007fde:	4b23      	ldr	r3, [pc, #140]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fe4:	f003 0302 	and.w	r3, r3, #2
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0ef      	beq.n	8007fcc <HAL_RCC_OscConfig+0x418>
 8007fec:	e01b      	b.n	8008026 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007fee:	4b1f      	ldr	r3, [pc, #124]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007ff0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8007ff6:	f023 0301 	bic.w	r3, r3, #1
 8007ffa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ffe:	f7fa fed7 	bl	8002db0 <HAL_GetTick>
 8008002:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008004:	e008      	b.n	8008018 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008006:	f7fa fed3 	bl	8002db0 <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	2b02      	cmp	r3, #2
 8008012:	d901      	bls.n	8008018 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e0d5      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008018:	4b14      	ldr	r3, [pc, #80]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 800801a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1ef      	bne.n	8008006 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 80c9 	beq.w	80081c2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008030:	4b0e      	ldr	r3, [pc, #56]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f003 030c 	and.w	r3, r3, #12
 8008038:	2b0c      	cmp	r3, #12
 800803a:	f000 8083 	beq.w	8008144 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	69db      	ldr	r3, [r3, #28]
 8008042:	2b02      	cmp	r3, #2
 8008044:	d15e      	bne.n	8008104 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008046:	4b09      	ldr	r3, [pc, #36]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a08      	ldr	r2, [pc, #32]	@ (800806c <HAL_RCC_OscConfig+0x4b8>)
 800804c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008052:	f7fa fead 	bl	8002db0 <HAL_GetTick>
 8008056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008058:	e00c      	b.n	8008074 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800805a:	f7fa fea9 	bl	8002db0 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	2b02      	cmp	r3, #2
 8008066:	d905      	bls.n	8008074 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e0ab      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
 800806c:	40021000 	.word	0x40021000
 8008070:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008074:	4b55      	ldr	r3, [pc, #340]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1ec      	bne.n	800805a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008080:	4b52      	ldr	r3, [pc, #328]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 8008082:	68da      	ldr	r2, [r3, #12]
 8008084:	4b52      	ldr	r3, [pc, #328]	@ (80081d0 <HAL_RCC_OscConfig+0x61c>)
 8008086:	4013      	ands	r3, r2
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	6a11      	ldr	r1, [r2, #32]
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008090:	3a01      	subs	r2, #1
 8008092:	0112      	lsls	r2, r2, #4
 8008094:	4311      	orrs	r1, r2
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800809a:	0212      	lsls	r2, r2, #8
 800809c:	4311      	orrs	r1, r2
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80080a2:	0852      	lsrs	r2, r2, #1
 80080a4:	3a01      	subs	r2, #1
 80080a6:	0552      	lsls	r2, r2, #21
 80080a8:	4311      	orrs	r1, r2
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80080ae:	0852      	lsrs	r2, r2, #1
 80080b0:	3a01      	subs	r2, #1
 80080b2:	0652      	lsls	r2, r2, #25
 80080b4:	4311      	orrs	r1, r2
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80080ba:	06d2      	lsls	r2, r2, #27
 80080bc:	430a      	orrs	r2, r1
 80080be:	4943      	ldr	r1, [pc, #268]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080c4:	4b41      	ldr	r3, [pc, #260]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a40      	ldr	r2, [pc, #256]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80080d0:	4b3e      	ldr	r3, [pc, #248]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	4a3d      	ldr	r2, [pc, #244]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080dc:	f7fa fe68 	bl	8002db0 <HAL_GetTick>
 80080e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080e2:	e008      	b.n	80080f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080e4:	f7fa fe64 	bl	8002db0 <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d901      	bls.n	80080f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e066      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080f6:	4b35      	ldr	r3, [pc, #212]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d0f0      	beq.n	80080e4 <HAL_RCC_OscConfig+0x530>
 8008102:	e05e      	b.n	80081c2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008104:	4b31      	ldr	r3, [pc, #196]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a30      	ldr	r2, [pc, #192]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 800810a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800810e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008110:	f7fa fe4e 	bl	8002db0 <HAL_GetTick>
 8008114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008116:	e008      	b.n	800812a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008118:	f7fa fe4a 	bl	8002db0 <HAL_GetTick>
 800811c:	4602      	mov	r2, r0
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	1ad3      	subs	r3, r2, r3
 8008122:	2b02      	cmp	r3, #2
 8008124:	d901      	bls.n	800812a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e04c      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800812a:	4b28      	ldr	r3, [pc, #160]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1f0      	bne.n	8008118 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008136:	4b25      	ldr	r3, [pc, #148]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	4924      	ldr	r1, [pc, #144]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 800813c:	4b25      	ldr	r3, [pc, #148]	@ (80081d4 <HAL_RCC_OscConfig+0x620>)
 800813e:	4013      	ands	r3, r2
 8008140:	60cb      	str	r3, [r1, #12]
 8008142:	e03e      	b.n	80081c2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	69db      	ldr	r3, [r3, #28]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e039      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008150:	4b1e      	ldr	r3, [pc, #120]	@ (80081cc <HAL_RCC_OscConfig+0x618>)
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f003 0203 	and.w	r2, r3, #3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a1b      	ldr	r3, [r3, #32]
 8008160:	429a      	cmp	r2, r3
 8008162:	d12c      	bne.n	80081be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816e:	3b01      	subs	r3, #1
 8008170:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008172:	429a      	cmp	r2, r3
 8008174:	d123      	bne.n	80081be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008180:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008182:	429a      	cmp	r2, r3
 8008184:	d11b      	bne.n	80081be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008190:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008192:	429a      	cmp	r2, r3
 8008194:	d113      	bne.n	80081be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a0:	085b      	lsrs	r3, r3, #1
 80081a2:	3b01      	subs	r3, #1
 80081a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d109      	bne.n	80081be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081b4:	085b      	lsrs	r3, r3, #1
 80081b6:	3b01      	subs	r3, #1
 80081b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d001      	beq.n	80081c2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e000      	b.n	80081c4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3720      	adds	r7, #32
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	40021000 	.word	0x40021000
 80081d0:	019f800c 	.word	0x019f800c
 80081d4:	feeefffc 	.word	0xfeeefffc

080081d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b086      	sub	sp, #24
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80081e2:	2300      	movs	r3, #0
 80081e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d101      	bne.n	80081f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e11e      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80081f0:	4b91      	ldr	r3, [pc, #580]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 030f 	and.w	r3, r3, #15
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d910      	bls.n	8008220 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081fe:	4b8e      	ldr	r3, [pc, #568]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f023 020f 	bic.w	r2, r3, #15
 8008206:	498c      	ldr	r1, [pc, #560]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	4313      	orrs	r3, r2
 800820c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800820e:	4b8a      	ldr	r3, [pc, #552]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 030f 	and.w	r3, r3, #15
 8008216:	683a      	ldr	r2, [r7, #0]
 8008218:	429a      	cmp	r2, r3
 800821a:	d001      	beq.n	8008220 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800821c:	2301      	movs	r3, #1
 800821e:	e106      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	2b00      	cmp	r3, #0
 800822a:	d073      	beq.n	8008314 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	2b03      	cmp	r3, #3
 8008232:	d129      	bne.n	8008288 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008234:	4b81      	ldr	r3, [pc, #516]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e0f4      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008244:	f000 f99e 	bl	8008584 <RCC_GetSysClockFreqFromPLLSource>
 8008248:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	4a7c      	ldr	r2, [pc, #496]	@ (8008440 <HAL_RCC_ClockConfig+0x268>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d93f      	bls.n	80082d2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008252:	4b7a      	ldr	r3, [pc, #488]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d009      	beq.n	8008272 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008266:	2b00      	cmp	r3, #0
 8008268:	d033      	beq.n	80082d2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800826e:	2b00      	cmp	r3, #0
 8008270:	d12f      	bne.n	80082d2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008272:	4b72      	ldr	r3, [pc, #456]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800827a:	4a70      	ldr	r2, [pc, #448]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 800827c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008280:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008282:	2380      	movs	r3, #128	@ 0x80
 8008284:	617b      	str	r3, [r7, #20]
 8008286:	e024      	b.n	80082d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	2b02      	cmp	r3, #2
 800828e:	d107      	bne.n	80082a0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008290:	4b6a      	ldr	r3, [pc, #424]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d109      	bne.n	80082b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e0c6      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082a0:	4b66      	ldr	r3, [pc, #408]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d101      	bne.n	80082b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	e0be      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80082b0:	f000 f8ce 	bl	8008450 <HAL_RCC_GetSysClockFreq>
 80082b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	4a61      	ldr	r2, [pc, #388]	@ (8008440 <HAL_RCC_ClockConfig+0x268>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d909      	bls.n	80082d2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80082be:	4b5f      	ldr	r3, [pc, #380]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082c6:	4a5d      	ldr	r2, [pc, #372]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80082c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80082ce:	2380      	movs	r3, #128	@ 0x80
 80082d0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80082d2:	4b5a      	ldr	r3, [pc, #360]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	f023 0203 	bic.w	r2, r3, #3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	4957      	ldr	r1, [pc, #348]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082e4:	f7fa fd64 	bl	8002db0 <HAL_GetTick>
 80082e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ea:	e00a      	b.n	8008302 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082ec:	f7fa fd60 	bl	8002db0 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d901      	bls.n	8008302 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e095      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008302:	4b4e      	ldr	r3, [pc, #312]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f003 020c 	and.w	r2, r3, #12
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	429a      	cmp	r2, r3
 8008312:	d1eb      	bne.n	80082ec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0302 	and.w	r3, r3, #2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d023      	beq.n	8008368 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d005      	beq.n	8008338 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800832c:	4b43      	ldr	r3, [pc, #268]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	4a42      	ldr	r2, [pc, #264]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008332:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008336:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0308 	and.w	r3, r3, #8
 8008340:	2b00      	cmp	r3, #0
 8008342:	d007      	beq.n	8008354 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008344:	4b3d      	ldr	r3, [pc, #244]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800834c:	4a3b      	ldr	r2, [pc, #236]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 800834e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008352:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008354:	4b39      	ldr	r3, [pc, #228]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	4936      	ldr	r1, [pc, #216]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008362:	4313      	orrs	r3, r2
 8008364:	608b      	str	r3, [r1, #8]
 8008366:	e008      	b.n	800837a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	2b80      	cmp	r3, #128	@ 0x80
 800836c:	d105      	bne.n	800837a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800836e:	4b33      	ldr	r3, [pc, #204]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	4a32      	ldr	r2, [pc, #200]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 8008374:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008378:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800837a:	4b2f      	ldr	r3, [pc, #188]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 030f 	and.w	r3, r3, #15
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	429a      	cmp	r2, r3
 8008386:	d21d      	bcs.n	80083c4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008388:	4b2b      	ldr	r3, [pc, #172]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f023 020f 	bic.w	r2, r3, #15
 8008390:	4929      	ldr	r1, [pc, #164]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	4313      	orrs	r3, r2
 8008396:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008398:	f7fa fd0a 	bl	8002db0 <HAL_GetTick>
 800839c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800839e:	e00a      	b.n	80083b6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083a0:	f7fa fd06 	bl	8002db0 <HAL_GetTick>
 80083a4:	4602      	mov	r2, r0
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e03b      	b.n	800842e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083b6:	4b20      	ldr	r3, [pc, #128]	@ (8008438 <HAL_RCC_ClockConfig+0x260>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 030f 	and.w	r3, r3, #15
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d1ed      	bne.n	80083a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f003 0304 	and.w	r3, r3, #4
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d008      	beq.n	80083e2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083d0:	4b1a      	ldr	r3, [pc, #104]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	4917      	ldr	r1, [pc, #92]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0308 	and.w	r3, r3, #8
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d009      	beq.n	8008402 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083ee:	4b13      	ldr	r3, [pc, #76]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	691b      	ldr	r3, [r3, #16]
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	490f      	ldr	r1, [pc, #60]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 80083fe:	4313      	orrs	r3, r2
 8008400:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008402:	f000 f825 	bl	8008450 <HAL_RCC_GetSysClockFreq>
 8008406:	4602      	mov	r2, r0
 8008408:	4b0c      	ldr	r3, [pc, #48]	@ (800843c <HAL_RCC_ClockConfig+0x264>)
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	091b      	lsrs	r3, r3, #4
 800840e:	f003 030f 	and.w	r3, r3, #15
 8008412:	490c      	ldr	r1, [pc, #48]	@ (8008444 <HAL_RCC_ClockConfig+0x26c>)
 8008414:	5ccb      	ldrb	r3, [r1, r3]
 8008416:	f003 031f 	and.w	r3, r3, #31
 800841a:	fa22 f303 	lsr.w	r3, r2, r3
 800841e:	4a0a      	ldr	r2, [pc, #40]	@ (8008448 <HAL_RCC_ClockConfig+0x270>)
 8008420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008422:	4b0a      	ldr	r3, [pc, #40]	@ (800844c <HAL_RCC_ClockConfig+0x274>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4618      	mov	r0, r3
 8008428:	f7fa fc76 	bl	8002d18 <HAL_InitTick>
 800842c:	4603      	mov	r3, r0
}
 800842e:	4618      	mov	r0, r3
 8008430:	3718      	adds	r7, #24
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop
 8008438:	40022000 	.word	0x40022000
 800843c:	40021000 	.word	0x40021000
 8008440:	04c4b400 	.word	0x04c4b400
 8008444:	08010c68 	.word	0x08010c68
 8008448:	20000000 	.word	0x20000000
 800844c:	20000004 	.word	0x20000004

08008450 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008456:	4b2c      	ldr	r3, [pc, #176]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f003 030c 	and.w	r3, r3, #12
 800845e:	2b04      	cmp	r3, #4
 8008460:	d102      	bne.n	8008468 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008462:	4b2a      	ldr	r3, [pc, #168]	@ (800850c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008464:	613b      	str	r3, [r7, #16]
 8008466:	e047      	b.n	80084f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008468:	4b27      	ldr	r3, [pc, #156]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f003 030c 	and.w	r3, r3, #12
 8008470:	2b08      	cmp	r3, #8
 8008472:	d102      	bne.n	800847a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008474:	4b26      	ldr	r3, [pc, #152]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008476:	613b      	str	r3, [r7, #16]
 8008478:	e03e      	b.n	80084f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800847a:	4b23      	ldr	r3, [pc, #140]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 030c 	and.w	r3, r3, #12
 8008482:	2b0c      	cmp	r3, #12
 8008484:	d136      	bne.n	80084f4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008486:	4b20      	ldr	r3, [pc, #128]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	f003 0303 	and.w	r3, r3, #3
 800848e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008490:	4b1d      	ldr	r3, [pc, #116]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	091b      	lsrs	r3, r3, #4
 8008496:	f003 030f 	and.w	r3, r3, #15
 800849a:	3301      	adds	r3, #1
 800849c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2b03      	cmp	r3, #3
 80084a2:	d10c      	bne.n	80084be <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80084a4:	4a1a      	ldr	r2, [pc, #104]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xc0>)
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ac:	4a16      	ldr	r2, [pc, #88]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084ae:	68d2      	ldr	r2, [r2, #12]
 80084b0:	0a12      	lsrs	r2, r2, #8
 80084b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80084b6:	fb02 f303 	mul.w	r3, r2, r3
 80084ba:	617b      	str	r3, [r7, #20]
      break;
 80084bc:	e00c      	b.n	80084d8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80084be:	4a13      	ldr	r2, [pc, #76]	@ (800850c <HAL_RCC_GetSysClockFreq+0xbc>)
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c6:	4a10      	ldr	r2, [pc, #64]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084c8:	68d2      	ldr	r2, [r2, #12]
 80084ca:	0a12      	lsrs	r2, r2, #8
 80084cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80084d0:	fb02 f303 	mul.w	r3, r2, r3
 80084d4:	617b      	str	r3, [r7, #20]
      break;
 80084d6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80084d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008508 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	0e5b      	lsrs	r3, r3, #25
 80084de:	f003 0303 	and.w	r3, r3, #3
 80084e2:	3301      	adds	r3, #1
 80084e4:	005b      	lsls	r3, r3, #1
 80084e6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f0:	613b      	str	r3, [r7, #16]
 80084f2:	e001      	b.n	80084f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80084f4:	2300      	movs	r3, #0
 80084f6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80084f8:	693b      	ldr	r3, [r7, #16]
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	371c      	adds	r7, #28
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	40021000 	.word	0x40021000
 800850c:	00f42400 	.word	0x00f42400
 8008510:	007a1200 	.word	0x007a1200

08008514 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008514:	b480      	push	{r7}
 8008516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008518:	4b03      	ldr	r3, [pc, #12]	@ (8008528 <HAL_RCC_GetHCLKFreq+0x14>)
 800851a:	681b      	ldr	r3, [r3, #0]
}
 800851c:	4618      	mov	r0, r3
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop
 8008528:	20000000 	.word	0x20000000

0800852c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008530:	f7ff fff0 	bl	8008514 <HAL_RCC_GetHCLKFreq>
 8008534:	4602      	mov	r2, r0
 8008536:	4b06      	ldr	r3, [pc, #24]	@ (8008550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	0a1b      	lsrs	r3, r3, #8
 800853c:	f003 0307 	and.w	r3, r3, #7
 8008540:	4904      	ldr	r1, [pc, #16]	@ (8008554 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008542:	5ccb      	ldrb	r3, [r1, r3]
 8008544:	f003 031f 	and.w	r3, r3, #31
 8008548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800854c:	4618      	mov	r0, r3
 800854e:	bd80      	pop	{r7, pc}
 8008550:	40021000 	.word	0x40021000
 8008554:	08010c78 	.word	0x08010c78

08008558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800855c:	f7ff ffda 	bl	8008514 <HAL_RCC_GetHCLKFreq>
 8008560:	4602      	mov	r2, r0
 8008562:	4b06      	ldr	r3, [pc, #24]	@ (800857c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	0adb      	lsrs	r3, r3, #11
 8008568:	f003 0307 	and.w	r3, r3, #7
 800856c:	4904      	ldr	r1, [pc, #16]	@ (8008580 <HAL_RCC_GetPCLK2Freq+0x28>)
 800856e:	5ccb      	ldrb	r3, [r1, r3]
 8008570:	f003 031f 	and.w	r3, r3, #31
 8008574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008578:	4618      	mov	r0, r3
 800857a:	bd80      	pop	{r7, pc}
 800857c:	40021000 	.word	0x40021000
 8008580:	08010c78 	.word	0x08010c78

08008584 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800858a:	4b1e      	ldr	r3, [pc, #120]	@ (8008604 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	f003 0303 	and.w	r3, r3, #3
 8008592:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008594:	4b1b      	ldr	r3, [pc, #108]	@ (8008604 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	091b      	lsrs	r3, r3, #4
 800859a:	f003 030f 	and.w	r3, r3, #15
 800859e:	3301      	adds	r3, #1
 80085a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	2b03      	cmp	r3, #3
 80085a6:	d10c      	bne.n	80085c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085a8:	4a17      	ldr	r2, [pc, #92]	@ (8008608 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80085b0:	4a14      	ldr	r2, [pc, #80]	@ (8008604 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085b2:	68d2      	ldr	r2, [r2, #12]
 80085b4:	0a12      	lsrs	r2, r2, #8
 80085b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80085ba:	fb02 f303 	mul.w	r3, r2, r3
 80085be:	617b      	str	r3, [r7, #20]
    break;
 80085c0:	e00c      	b.n	80085dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085c2:	4a12      	ldr	r2, [pc, #72]	@ (800860c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ca:	4a0e      	ldr	r2, [pc, #56]	@ (8008604 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085cc:	68d2      	ldr	r2, [r2, #12]
 80085ce:	0a12      	lsrs	r2, r2, #8
 80085d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80085d4:	fb02 f303 	mul.w	r3, r2, r3
 80085d8:	617b      	str	r3, [r7, #20]
    break;
 80085da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80085dc:	4b09      	ldr	r3, [pc, #36]	@ (8008604 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	0e5b      	lsrs	r3, r3, #25
 80085e2:	f003 0303 	and.w	r3, r3, #3
 80085e6:	3301      	adds	r3, #1
 80085e8:	005b      	lsls	r3, r3, #1
 80085ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80085f6:	687b      	ldr	r3, [r7, #4]
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	371c      	adds	r7, #28
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	40021000 	.word	0x40021000
 8008608:	007a1200 	.word	0x007a1200
 800860c:	00f42400 	.word	0x00f42400

08008610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b086      	sub	sp, #24
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008618:	2300      	movs	r3, #0
 800861a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800861c:	2300      	movs	r3, #0
 800861e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008628:	2b00      	cmp	r3, #0
 800862a:	f000 8098 	beq.w	800875e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800862e:	2300      	movs	r3, #0
 8008630:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008632:	4b43      	ldr	r3, [pc, #268]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10d      	bne.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800863e:	4b40      	ldr	r3, [pc, #256]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008642:	4a3f      	ldr	r2, [pc, #252]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008648:	6593      	str	r3, [r2, #88]	@ 0x58
 800864a:	4b3d      	ldr	r3, [pc, #244]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800864c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800864e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008652:	60bb      	str	r3, [r7, #8]
 8008654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008656:	2301      	movs	r3, #1
 8008658:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800865a:	4b3a      	ldr	r3, [pc, #232]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a39      	ldr	r2, [pc, #228]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008664:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008666:	f7fa fba3 	bl	8002db0 <HAL_GetTick>
 800866a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800866c:	e009      	b.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800866e:	f7fa fb9f 	bl	8002db0 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d902      	bls.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	74fb      	strb	r3, [r7, #19]
        break;
 8008680:	e005      	b.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008682:	4b30      	ldr	r3, [pc, #192]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800868a:	2b00      	cmp	r3, #0
 800868c:	d0ef      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800868e:	7cfb      	ldrb	r3, [r7, #19]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d159      	bne.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008694:	4b2a      	ldr	r3, [pc, #168]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800869a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800869e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d01e      	beq.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086aa:	697a      	ldr	r2, [r7, #20]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d019      	beq.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086b0:	4b23      	ldr	r3, [pc, #140]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086bc:	4b20      	ldr	r3, [pc, #128]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086cc:	4b1c      	ldr	r3, [pc, #112]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086d2:	4a1b      	ldr	r2, [pc, #108]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80086dc:	4a18      	ldr	r2, [pc, #96]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d016      	beq.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ee:	f7fa fb5f 	bl	8002db0 <HAL_GetTick>
 80086f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086f4:	e00b      	b.n	800870e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086f6:	f7fa fb5b 	bl	8002db0 <HAL_GetTick>
 80086fa:	4602      	mov	r2, r0
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	1ad3      	subs	r3, r2, r3
 8008700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008704:	4293      	cmp	r3, r2
 8008706:	d902      	bls.n	800870e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008708:	2303      	movs	r3, #3
 800870a:	74fb      	strb	r3, [r7, #19]
            break;
 800870c:	e006      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800870e:	4b0c      	ldr	r3, [pc, #48]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b00      	cmp	r3, #0
 800871a:	d0ec      	beq.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800871c:	7cfb      	ldrb	r3, [r7, #19]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10b      	bne.n	800873a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008722:	4b07      	ldr	r3, [pc, #28]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008730:	4903      	ldr	r1, [pc, #12]	@ (8008740 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008732:	4313      	orrs	r3, r2
 8008734:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008738:	e008      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800873a:	7cfb      	ldrb	r3, [r7, #19]
 800873c:	74bb      	strb	r3, [r7, #18]
 800873e:	e005      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008740:	40021000 	.word	0x40021000
 8008744:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008748:	7cfb      	ldrb	r3, [r7, #19]
 800874a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800874c:	7c7b      	ldrb	r3, [r7, #17]
 800874e:	2b01      	cmp	r3, #1
 8008750:	d105      	bne.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008752:	4ba6      	ldr	r3, [pc, #664]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008756:	4aa5      	ldr	r2, [pc, #660]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008758:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800875c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00a      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800876a:	4ba0      	ldr	r3, [pc, #640]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800876c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008770:	f023 0203 	bic.w	r2, r3, #3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	499c      	ldr	r1, [pc, #624]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800877a:	4313      	orrs	r3, r2
 800877c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 0302 	and.w	r3, r3, #2
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00a      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800878c:	4b97      	ldr	r3, [pc, #604]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800878e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008792:	f023 020c 	bic.w	r2, r3, #12
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	4994      	ldr	r1, [pc, #592]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800879c:	4313      	orrs	r3, r2
 800879e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0304 	and.w	r3, r3, #4
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00a      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80087ae:	4b8f      	ldr	r3, [pc, #572]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	498b      	ldr	r1, [pc, #556]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087be:	4313      	orrs	r3, r2
 80087c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00a      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80087d0:	4b86      	ldr	r3, [pc, #536]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	691b      	ldr	r3, [r3, #16]
 80087de:	4983      	ldr	r1, [pc, #524]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0320 	and.w	r3, r3, #32
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80087f2:	4b7e      	ldr	r3, [pc, #504]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	497a      	ldr	r1, [pc, #488]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008802:	4313      	orrs	r3, r2
 8008804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008814:	4b75      	ldr	r3, [pc, #468]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800881a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	699b      	ldr	r3, [r3, #24]
 8008822:	4972      	ldr	r1, [pc, #456]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008824:	4313      	orrs	r3, r2
 8008826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008836:	4b6d      	ldr	r3, [pc, #436]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800883c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	69db      	ldr	r3, [r3, #28]
 8008844:	4969      	ldr	r1, [pc, #420]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008846:	4313      	orrs	r3, r2
 8008848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00a      	beq.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008858:	4b64      	ldr	r3, [pc, #400]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800885a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800885e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	4961      	ldr	r1, [pc, #388]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008868:	4313      	orrs	r3, r2
 800886a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800887a:	4b5c      	ldr	r3, [pc, #368]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800887c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008880:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008888:	4958      	ldr	r1, [pc, #352]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008898:	2b00      	cmp	r3, #0
 800889a:	d015      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800889c:	4b53      	ldr	r3, [pc, #332]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800889e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088aa:	4950      	ldr	r1, [pc, #320]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088ba:	d105      	bne.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80088bc:	4b4b      	ldr	r3, [pc, #300]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	4a4a      	ldr	r2, [pc, #296]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088c6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d015      	beq.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80088d4:	4b45      	ldr	r3, [pc, #276]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e2:	4942      	ldr	r1, [pc, #264]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088e4:	4313      	orrs	r3, r2
 80088e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088f2:	d105      	bne.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80088f4:	4b3d      	ldr	r3, [pc, #244]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	4a3c      	ldr	r2, [pc, #240]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088fe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d015      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800890c:	4b37      	ldr	r3, [pc, #220]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800890e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008912:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891a:	4934      	ldr	r1, [pc, #208]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800891c:	4313      	orrs	r3, r2
 800891e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008926:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800892a:	d105      	bne.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800892c:	4b2f      	ldr	r3, [pc, #188]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	4a2e      	ldr	r2, [pc, #184]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008936:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008940:	2b00      	cmp	r3, #0
 8008942:	d015      	beq.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008944:	4b29      	ldr	r3, [pc, #164]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800894a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008952:	4926      	ldr	r1, [pc, #152]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008954:	4313      	orrs	r3, r2
 8008956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800895e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008962:	d105      	bne.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008964:	4b21      	ldr	r3, [pc, #132]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	4a20      	ldr	r2, [pc, #128]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800896a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800896e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d015      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800897c:	4b1b      	ldr	r3, [pc, #108]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800897e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008982:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800898a:	4918      	ldr	r1, [pc, #96]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800898c:	4313      	orrs	r3, r2
 800898e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008996:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800899a:	d105      	bne.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800899c:	4b13      	ldr	r3, [pc, #76]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	4a12      	ldr	r2, [pc, #72]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d015      	beq.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80089b4:	4b0d      	ldr	r3, [pc, #52]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089c2:	490a      	ldr	r1, [pc, #40]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089c4:	4313      	orrs	r3, r2
 80089c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089d2:	d105      	bne.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80089d4:	4b05      	ldr	r3, [pc, #20]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	4a04      	ldr	r2, [pc, #16]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80089e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3718      	adds	r7, #24
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	40021000 	.word	0x40021000

080089f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d101      	bne.n	8008a02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e09d      	b.n	8008b3e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d108      	bne.n	8008a1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a12:	d009      	beq.n	8008a28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	61da      	str	r2, [r3, #28]
 8008a1a:	e005      	b.n	8008a28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d106      	bne.n	8008a48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7f8 fe92 	bl	800176c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a68:	d902      	bls.n	8008a70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	e002      	b.n	8008a76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008a74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008a7e:	d007      	beq.n	8008a90 <HAL_SPI_Init+0xa0>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	68db      	ldr	r3, [r3, #12]
 8008a84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a88:	d002      	beq.n	8008a90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008aa0:	431a      	orrs	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	f003 0302 	and.w	r3, r3, #2
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	695b      	ldr	r3, [r3, #20]
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	431a      	orrs	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	69db      	ldr	r3, [r3, #28]
 8008ac4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ac8:	431a      	orrs	r2, r3
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ad2:	ea42 0103 	orr.w	r1, r2, r3
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ada:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	430a      	orrs	r2, r1
 8008ae4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	0c1b      	lsrs	r3, r3, #16
 8008aec:	f003 0204 	and.w	r2, r3, #4
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af4:	f003 0310 	and.w	r3, r3, #16
 8008af8:	431a      	orrs	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008afe:	f003 0308 	and.w	r3, r3, #8
 8008b02:	431a      	orrs	r2, r3
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008b0c:	ea42 0103 	orr.w	r1, r2, r3
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	430a      	orrs	r2, r1
 8008b1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	69da      	ldr	r2, [r3, #28]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b082      	sub	sp, #8
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	e042      	b.n	8008bde <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d106      	bne.n	8008b70 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7f8 fe5e 	bl	800182c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2224      	movs	r2, #36	@ 0x24
 8008b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0201 	bic.w	r2, r2, #1
 8008b86:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fee9 	bl	8009968 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 fc1a 	bl	80093d0 <UART_SetConfig>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e01b      	b.n	8008bde <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008bb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689a      	ldr	r2, [r3, #8]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008bc4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0201 	orr.w	r2, r2, #1
 8008bd4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 ff68 	bl	8009aac <UART_CheckIdleState>
 8008bdc:	4603      	mov	r3, r0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3708      	adds	r7, #8
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
	...

08008be8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08a      	sub	sp, #40	@ 0x28
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bfc:	2b20      	cmp	r3, #32
 8008bfe:	d167      	bne.n	8008cd0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <HAL_UART_Transmit_DMA+0x24>
 8008c06:	88fb      	ldrh	r3, [r7, #6]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e060      	b.n	8008cd2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	88fa      	ldrh	r2, [r7, #6]
 8008c1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	88fa      	ldrh	r2, [r7, #6]
 8008c22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2221      	movs	r2, #33	@ 0x21
 8008c32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d028      	beq.n	8008c90 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c42:	4a26      	ldr	r2, [pc, #152]	@ (8008cdc <HAL_UART_Transmit_DMA+0xf4>)
 8008c44:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c4a:	4a25      	ldr	r2, [pc, #148]	@ (8008ce0 <HAL_UART_Transmit_DMA+0xf8>)
 8008c4c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c52:	4a24      	ldr	r2, [pc, #144]	@ (8008ce4 <HAL_UART_Transmit_DMA+0xfc>)
 8008c54:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c66:	4619      	mov	r1, r3
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3328      	adds	r3, #40	@ 0x28
 8008c6e:	461a      	mov	r2, r3
 8008c70:	88fb      	ldrh	r3, [r7, #6]
 8008c72:	f7fb ff8b 	bl	8004b8c <HAL_DMA_Start_IT>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d009      	beq.n	8008c90 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2210      	movs	r2, #16
 8008c80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e020      	b.n	8008cd2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2240      	movs	r2, #64	@ 0x40
 8008c96:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	3308      	adds	r3, #8
 8008c9e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	3308      	adds	r3, #8
 8008cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb8:	623a      	str	r2, [r7, #32]
 8008cba:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbc:	69f9      	ldr	r1, [r7, #28]
 8008cbe:	6a3a      	ldr	r2, [r7, #32]
 8008cc0:	e841 2300 	strex	r3, r2, [r1]
 8008cc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cc6:	69bb      	ldr	r3, [r7, #24]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1e5      	bne.n	8008c98 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	e000      	b.n	8008cd2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008cd0:	2302      	movs	r3, #2
  }
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3728      	adds	r7, #40	@ 0x28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	08009f77 	.word	0x08009f77
 8008ce0:	0800a011 	.word	0x0800a011
 8008ce4:	0800a197 	.word	0x0800a197

08008ce8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b0ba      	sub	sp, #232	@ 0xe8
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	69db      	ldr	r3, [r3, #28]
 8008cf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008d0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008d12:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008d16:	4013      	ands	r3, r2
 8008d18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008d1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d11b      	bne.n	8008d5c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d28:	f003 0320 	and.w	r3, r3, #32
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d015      	beq.n	8008d5c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d34:	f003 0320 	and.w	r3, r3, #32
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d105      	bne.n	8008d48 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d009      	beq.n	8008d5c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f000 8300 	beq.w	8009352 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	4798      	blx	r3
      }
      return;
 8008d5a:	e2fa      	b.n	8009352 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008d5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	f000 8123 	beq.w	8008fac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008d66:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d6a:	4b8d      	ldr	r3, [pc, #564]	@ (8008fa0 <HAL_UART_IRQHandler+0x2b8>)
 8008d6c:	4013      	ands	r3, r2
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d106      	bne.n	8008d80 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008d72:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008d76:	4b8b      	ldr	r3, [pc, #556]	@ (8008fa4 <HAL_UART_IRQHandler+0x2bc>)
 8008d78:	4013      	ands	r3, r2
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f000 8116 	beq.w	8008fac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d011      	beq.n	8008db0 <HAL_UART_IRQHandler+0xc8>
 8008d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00b      	beq.n	8008db0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008da6:	f043 0201 	orr.w	r2, r3, #1
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008db4:	f003 0302 	and.w	r3, r3, #2
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d011      	beq.n	8008de0 <HAL_UART_IRQHandler+0xf8>
 8008dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dc0:	f003 0301 	and.w	r3, r3, #1
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00b      	beq.n	8008de0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2202      	movs	r2, #2
 8008dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dd6:	f043 0204 	orr.w	r2, r3, #4
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008de4:	f003 0304 	and.w	r3, r3, #4
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d011      	beq.n	8008e10 <HAL_UART_IRQHandler+0x128>
 8008dec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d00b      	beq.n	8008e10 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2204      	movs	r2, #4
 8008dfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e06:	f043 0202 	orr.w	r2, r3, #2
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e14:	f003 0308 	and.w	r3, r3, #8
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d017      	beq.n	8008e4c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e20:	f003 0320 	and.w	r3, r3, #32
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d105      	bne.n	8008e34 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008e28:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8008fa0 <HAL_UART_IRQHandler+0x2b8>)
 8008e2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d00b      	beq.n	8008e4c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2208      	movs	r2, #8
 8008e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e42:	f043 0208 	orr.w	r2, r3, #8
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d012      	beq.n	8008e7e <HAL_UART_IRQHandler+0x196>
 8008e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00c      	beq.n	8008e7e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e74:	f043 0220 	orr.w	r2, r3, #32
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8266 	beq.w	8009356 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e8e:	f003 0320 	and.w	r3, r3, #32
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d013      	beq.n	8008ebe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e9a:	f003 0320 	and.w	r3, r3, #32
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d105      	bne.n	8008eae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d007      	beq.n	8008ebe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d003      	beq.n	8008ebe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ec4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ed2:	2b40      	cmp	r3, #64	@ 0x40
 8008ed4:	d005      	beq.n	8008ee2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008eda:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d054      	beq.n	8008f8c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 ffe1 	bl	8009eaa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ef2:	2b40      	cmp	r3, #64	@ 0x40
 8008ef4:	d146      	bne.n	8008f84 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3308      	adds	r3, #8
 8008efc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008f04:	e853 3f00 	ldrex	r3, [r3]
 8008f08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008f0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	3308      	adds	r3, #8
 8008f1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008f22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008f26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008f2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1d9      	bne.n	8008ef6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d017      	beq.n	8008f7c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f52:	4a15      	ldr	r2, [pc, #84]	@ (8008fa8 <HAL_UART_IRQHandler+0x2c0>)
 8008f54:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7fb fee9 	bl	8004d34 <HAL_DMA_Abort_IT>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d019      	beq.n	8008f9c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008f76:	4610      	mov	r0, r2
 8008f78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f7a:	e00f      	b.n	8008f9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 fa1d 	bl	80093bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f82:	e00b      	b.n	8008f9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f000 fa19 	bl	80093bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f8a:	e007      	b.n	8008f9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fa15 	bl	80093bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008f9a:	e1dc      	b.n	8009356 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f9c:	bf00      	nop
    return;
 8008f9e:	e1da      	b.n	8009356 <HAL_UART_IRQHandler+0x66e>
 8008fa0:	10000001 	.word	0x10000001
 8008fa4:	04000120 	.word	0x04000120
 8008fa8:	0800a217 	.word	0x0800a217

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	f040 8170 	bne.w	8009296 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fba:	f003 0310 	and.w	r3, r3, #16
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f000 8169 	beq.w	8009296 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fc8:	f003 0310 	and.w	r3, r3, #16
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 8162 	beq.w	8009296 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2210      	movs	r2, #16
 8008fd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fe4:	2b40      	cmp	r3, #64	@ 0x40
 8008fe6:	f040 80d8 	bne.w	800919a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ff8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 80af 	beq.w	8009160 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009008:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800900c:	429a      	cmp	r2, r3
 800900e:	f080 80a7 	bcs.w	8009160 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009018:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f003 0320 	and.w	r3, r3, #32
 800902a:	2b00      	cmp	r3, #0
 800902c:	f040 8087 	bne.w	800913e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009038:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800903c:	e853 3f00 	ldrex	r3, [r3]
 8009040:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009044:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800904c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	461a      	mov	r2, r3
 8009056:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800905a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800905e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009066:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800906a:	e841 2300 	strex	r3, r2, [r1]
 800906e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009072:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009076:	2b00      	cmp	r3, #0
 8009078:	d1da      	bne.n	8009030 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	3308      	adds	r3, #8
 8009080:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009084:	e853 3f00 	ldrex	r3, [r3]
 8009088:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800908a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800908c:	f023 0301 	bic.w	r3, r3, #1
 8009090:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	3308      	adds	r3, #8
 800909a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800909e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80090a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80090a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80090aa:	e841 2300 	strex	r3, r2, [r1]
 80090ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80090b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1e1      	bne.n	800907a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	3308      	adds	r3, #8
 80090bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090c0:	e853 3f00 	ldrex	r3, [r3]
 80090c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80090c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	3308      	adds	r3, #8
 80090d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80090da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80090dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80090e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80090e2:	e841 2300 	strex	r3, r2, [r1]
 80090e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80090e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1e3      	bne.n	80090b6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2220      	movs	r2, #32
 80090f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800910a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800910c:	f023 0310 	bic.w	r3, r3, #16
 8009110:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	461a      	mov	r2, r3
 800911a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800911e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009120:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009122:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009124:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009126:	e841 2300 	strex	r3, r2, [r1]
 800912a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800912c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800912e:	2b00      	cmp	r3, #0
 8009130:	d1e4      	bne.n	80090fc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009138:	4618      	mov	r0, r3
 800913a:	f7fb fda2 	bl	8004c82 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2202      	movs	r2, #2
 8009142:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009150:	b29b      	uxth	r3, r3
 8009152:	1ad3      	subs	r3, r2, r3
 8009154:	b29b      	uxth	r3, r3
 8009156:	4619      	mov	r1, r3
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f7f9 fc35 	bl	80029c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800915e:	e0fc      	b.n	800935a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800916a:	429a      	cmp	r2, r3
 800916c:	f040 80f5 	bne.w	800935a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b20      	cmp	r3, #32
 8009180:	f040 80eb 	bne.w	800935a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009190:	4619      	mov	r1, r3
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f7f9 fc18 	bl	80029c8 <HAL_UARTEx_RxEventCallback>
      return;
 8009198:	e0df      	b.n	800935a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f000 80d1 	beq.w	800935e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80091bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f000 80cc 	beq.w	800935e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80091e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80091ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091f0:	e841 2300 	strex	r3, r2, [r1]
 80091f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1e4      	bne.n	80091c6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3308      	adds	r3, #8
 8009202:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009206:	e853 3f00 	ldrex	r3, [r3]
 800920a:	623b      	str	r3, [r7, #32]
   return(result);
 800920c:	6a3b      	ldr	r3, [r7, #32]
 800920e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009212:	f023 0301 	bic.w	r3, r3, #1
 8009216:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	3308      	adds	r3, #8
 8009220:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009224:	633a      	str	r2, [r7, #48]	@ 0x30
 8009226:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009228:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800922a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800922c:	e841 2300 	strex	r3, r2, [r1]
 8009230:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	2b00      	cmp	r3, #0
 8009236:	d1e1      	bne.n	80091fc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2220      	movs	r2, #32
 800923c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	60fb      	str	r3, [r7, #12]
   return(result);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f023 0310 	bic.w	r3, r3, #16
 8009260:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	461a      	mov	r2, r3
 800926a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800926e:	61fb      	str	r3, [r7, #28]
 8009270:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009272:	69b9      	ldr	r1, [r7, #24]
 8009274:	69fa      	ldr	r2, [r7, #28]
 8009276:	e841 2300 	strex	r3, r2, [r1]
 800927a:	617b      	str	r3, [r7, #20]
   return(result);
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1e4      	bne.n	800924c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2202      	movs	r2, #2
 8009286:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009288:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800928c:	4619      	mov	r1, r3
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7f9 fb9a 	bl	80029c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009294:	e063      	b.n	800935e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800929a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00e      	beq.n	80092c0 <HAL_UART_IRQHandler+0x5d8>
 80092a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d008      	beq.n	80092c0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80092b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 ffe9 	bl	800a290 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092be:	e051      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80092c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d014      	beq.n	80092f6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80092cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d105      	bne.n	80092e4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80092d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d008      	beq.n	80092f6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d03a      	beq.n	8009362 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	4798      	blx	r3
    }
    return;
 80092f4:	e035      	b.n	8009362 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80092f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d009      	beq.n	8009316 <HAL_UART_IRQHandler+0x62e>
 8009302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800930a:	2b00      	cmp	r3, #0
 800930c:	d003      	beq.n	8009316 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 ff93 	bl	800a23a <UART_EndTransmit_IT>
    return;
 8009314:	e026      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800931a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d009      	beq.n	8009336 <HAL_UART_IRQHandler+0x64e>
 8009322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009326:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 ffc2 	bl	800a2b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009334:	e016      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800933a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800933e:	2b00      	cmp	r3, #0
 8009340:	d010      	beq.n	8009364 <HAL_UART_IRQHandler+0x67c>
 8009342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009346:	2b00      	cmp	r3, #0
 8009348:	da0c      	bge.n	8009364 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 ffaa 	bl	800a2a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009350:	e008      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
      return;
 8009352:	bf00      	nop
 8009354:	e006      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
    return;
 8009356:	bf00      	nop
 8009358:	e004      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
      return;
 800935a:	bf00      	nop
 800935c:	e002      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
      return;
 800935e:	bf00      	nop
 8009360:	e000      	b.n	8009364 <HAL_UART_IRQHandler+0x67c>
    return;
 8009362:	bf00      	nop
  }
}
 8009364:	37e8      	adds	r7, #232	@ 0xe8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop

0800936c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009374:	bf00      	nop
 8009376:	370c      	adds	r7, #12
 8009378:	46bd      	mov	sp, r7
 800937a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937e:	4770      	bx	lr

08009380 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009380:	b480      	push	{r7}
 8009382:	b083      	sub	sp, #12
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800939c:	bf00      	nop
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80093b0:	bf00      	nop
 80093b2:	370c      	adds	r7, #12
 80093b4:	46bd      	mov	sp, r7
 80093b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ba:	4770      	bx	lr

080093bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80093c4:	bf00      	nop
 80093c6:	370c      	adds	r7, #12
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093d4:	b08c      	sub	sp, #48	@ 0x30
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	689a      	ldr	r2, [r3, #8]
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	431a      	orrs	r2, r3
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	431a      	orrs	r2, r3
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	69db      	ldr	r3, [r3, #28]
 80093f4:	4313      	orrs	r3, r2
 80093f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	4bab      	ldr	r3, [pc, #684]	@ (80096ac <UART_SetConfig+0x2dc>)
 8009400:	4013      	ands	r3, r2
 8009402:	697a      	ldr	r2, [r7, #20]
 8009404:	6812      	ldr	r2, [r2, #0]
 8009406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009408:	430b      	orrs	r3, r1
 800940a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	68da      	ldr	r2, [r3, #12]
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	430a      	orrs	r2, r1
 8009420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	699b      	ldr	r3, [r3, #24]
 8009426:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4aa0      	ldr	r2, [pc, #640]	@ (80096b0 <UART_SetConfig+0x2e0>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d004      	beq.n	800943c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009438:	4313      	orrs	r3, r2
 800943a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009446:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	6812      	ldr	r2, [r2, #0]
 800944e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009450:	430b      	orrs	r3, r1
 8009452:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945a:	f023 010f 	bic.w	r1, r3, #15
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	430a      	orrs	r2, r1
 8009468:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a91      	ldr	r2, [pc, #580]	@ (80096b4 <UART_SetConfig+0x2e4>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d125      	bne.n	80094c0 <UART_SetConfig+0xf0>
 8009474:	4b90      	ldr	r3, [pc, #576]	@ (80096b8 <UART_SetConfig+0x2e8>)
 8009476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800947a:	f003 0303 	and.w	r3, r3, #3
 800947e:	2b03      	cmp	r3, #3
 8009480:	d81a      	bhi.n	80094b8 <UART_SetConfig+0xe8>
 8009482:	a201      	add	r2, pc, #4	@ (adr r2, 8009488 <UART_SetConfig+0xb8>)
 8009484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009488:	08009499 	.word	0x08009499
 800948c:	080094a9 	.word	0x080094a9
 8009490:	080094a1 	.word	0x080094a1
 8009494:	080094b1 	.word	0x080094b1
 8009498:	2301      	movs	r3, #1
 800949a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800949e:	e0d6      	b.n	800964e <UART_SetConfig+0x27e>
 80094a0:	2302      	movs	r3, #2
 80094a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a6:	e0d2      	b.n	800964e <UART_SetConfig+0x27e>
 80094a8:	2304      	movs	r3, #4
 80094aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ae:	e0ce      	b.n	800964e <UART_SetConfig+0x27e>
 80094b0:	2308      	movs	r3, #8
 80094b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b6:	e0ca      	b.n	800964e <UART_SetConfig+0x27e>
 80094b8:	2310      	movs	r3, #16
 80094ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094be:	e0c6      	b.n	800964e <UART_SetConfig+0x27e>
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a7d      	ldr	r2, [pc, #500]	@ (80096bc <UART_SetConfig+0x2ec>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d138      	bne.n	800953c <UART_SetConfig+0x16c>
 80094ca:	4b7b      	ldr	r3, [pc, #492]	@ (80096b8 <UART_SetConfig+0x2e8>)
 80094cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094d0:	f003 030c 	and.w	r3, r3, #12
 80094d4:	2b0c      	cmp	r3, #12
 80094d6:	d82d      	bhi.n	8009534 <UART_SetConfig+0x164>
 80094d8:	a201      	add	r2, pc, #4	@ (adr r2, 80094e0 <UART_SetConfig+0x110>)
 80094da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094de:	bf00      	nop
 80094e0:	08009515 	.word	0x08009515
 80094e4:	08009535 	.word	0x08009535
 80094e8:	08009535 	.word	0x08009535
 80094ec:	08009535 	.word	0x08009535
 80094f0:	08009525 	.word	0x08009525
 80094f4:	08009535 	.word	0x08009535
 80094f8:	08009535 	.word	0x08009535
 80094fc:	08009535 	.word	0x08009535
 8009500:	0800951d 	.word	0x0800951d
 8009504:	08009535 	.word	0x08009535
 8009508:	08009535 	.word	0x08009535
 800950c:	08009535 	.word	0x08009535
 8009510:	0800952d 	.word	0x0800952d
 8009514:	2300      	movs	r3, #0
 8009516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800951a:	e098      	b.n	800964e <UART_SetConfig+0x27e>
 800951c:	2302      	movs	r3, #2
 800951e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009522:	e094      	b.n	800964e <UART_SetConfig+0x27e>
 8009524:	2304      	movs	r3, #4
 8009526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800952a:	e090      	b.n	800964e <UART_SetConfig+0x27e>
 800952c:	2308      	movs	r3, #8
 800952e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009532:	e08c      	b.n	800964e <UART_SetConfig+0x27e>
 8009534:	2310      	movs	r3, #16
 8009536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800953a:	e088      	b.n	800964e <UART_SetConfig+0x27e>
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a5f      	ldr	r2, [pc, #380]	@ (80096c0 <UART_SetConfig+0x2f0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d125      	bne.n	8009592 <UART_SetConfig+0x1c2>
 8009546:	4b5c      	ldr	r3, [pc, #368]	@ (80096b8 <UART_SetConfig+0x2e8>)
 8009548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800954c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009550:	2b30      	cmp	r3, #48	@ 0x30
 8009552:	d016      	beq.n	8009582 <UART_SetConfig+0x1b2>
 8009554:	2b30      	cmp	r3, #48	@ 0x30
 8009556:	d818      	bhi.n	800958a <UART_SetConfig+0x1ba>
 8009558:	2b20      	cmp	r3, #32
 800955a:	d00a      	beq.n	8009572 <UART_SetConfig+0x1a2>
 800955c:	2b20      	cmp	r3, #32
 800955e:	d814      	bhi.n	800958a <UART_SetConfig+0x1ba>
 8009560:	2b00      	cmp	r3, #0
 8009562:	d002      	beq.n	800956a <UART_SetConfig+0x19a>
 8009564:	2b10      	cmp	r3, #16
 8009566:	d008      	beq.n	800957a <UART_SetConfig+0x1aa>
 8009568:	e00f      	b.n	800958a <UART_SetConfig+0x1ba>
 800956a:	2300      	movs	r3, #0
 800956c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009570:	e06d      	b.n	800964e <UART_SetConfig+0x27e>
 8009572:	2302      	movs	r3, #2
 8009574:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009578:	e069      	b.n	800964e <UART_SetConfig+0x27e>
 800957a:	2304      	movs	r3, #4
 800957c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009580:	e065      	b.n	800964e <UART_SetConfig+0x27e>
 8009582:	2308      	movs	r3, #8
 8009584:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009588:	e061      	b.n	800964e <UART_SetConfig+0x27e>
 800958a:	2310      	movs	r3, #16
 800958c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009590:	e05d      	b.n	800964e <UART_SetConfig+0x27e>
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a4b      	ldr	r2, [pc, #300]	@ (80096c4 <UART_SetConfig+0x2f4>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d125      	bne.n	80095e8 <UART_SetConfig+0x218>
 800959c:	4b46      	ldr	r3, [pc, #280]	@ (80096b8 <UART_SetConfig+0x2e8>)
 800959e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80095a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80095a8:	d016      	beq.n	80095d8 <UART_SetConfig+0x208>
 80095aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80095ac:	d818      	bhi.n	80095e0 <UART_SetConfig+0x210>
 80095ae:	2b80      	cmp	r3, #128	@ 0x80
 80095b0:	d00a      	beq.n	80095c8 <UART_SetConfig+0x1f8>
 80095b2:	2b80      	cmp	r3, #128	@ 0x80
 80095b4:	d814      	bhi.n	80095e0 <UART_SetConfig+0x210>
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d002      	beq.n	80095c0 <UART_SetConfig+0x1f0>
 80095ba:	2b40      	cmp	r3, #64	@ 0x40
 80095bc:	d008      	beq.n	80095d0 <UART_SetConfig+0x200>
 80095be:	e00f      	b.n	80095e0 <UART_SetConfig+0x210>
 80095c0:	2300      	movs	r3, #0
 80095c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095c6:	e042      	b.n	800964e <UART_SetConfig+0x27e>
 80095c8:	2302      	movs	r3, #2
 80095ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ce:	e03e      	b.n	800964e <UART_SetConfig+0x27e>
 80095d0:	2304      	movs	r3, #4
 80095d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095d6:	e03a      	b.n	800964e <UART_SetConfig+0x27e>
 80095d8:	2308      	movs	r3, #8
 80095da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095de:	e036      	b.n	800964e <UART_SetConfig+0x27e>
 80095e0:	2310      	movs	r3, #16
 80095e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095e6:	e032      	b.n	800964e <UART_SetConfig+0x27e>
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a30      	ldr	r2, [pc, #192]	@ (80096b0 <UART_SetConfig+0x2e0>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d12a      	bne.n	8009648 <UART_SetConfig+0x278>
 80095f2:	4b31      	ldr	r3, [pc, #196]	@ (80096b8 <UART_SetConfig+0x2e8>)
 80095f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80095fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009600:	d01a      	beq.n	8009638 <UART_SetConfig+0x268>
 8009602:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009606:	d81b      	bhi.n	8009640 <UART_SetConfig+0x270>
 8009608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800960c:	d00c      	beq.n	8009628 <UART_SetConfig+0x258>
 800960e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009612:	d815      	bhi.n	8009640 <UART_SetConfig+0x270>
 8009614:	2b00      	cmp	r3, #0
 8009616:	d003      	beq.n	8009620 <UART_SetConfig+0x250>
 8009618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800961c:	d008      	beq.n	8009630 <UART_SetConfig+0x260>
 800961e:	e00f      	b.n	8009640 <UART_SetConfig+0x270>
 8009620:	2300      	movs	r3, #0
 8009622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009626:	e012      	b.n	800964e <UART_SetConfig+0x27e>
 8009628:	2302      	movs	r3, #2
 800962a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800962e:	e00e      	b.n	800964e <UART_SetConfig+0x27e>
 8009630:	2304      	movs	r3, #4
 8009632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009636:	e00a      	b.n	800964e <UART_SetConfig+0x27e>
 8009638:	2308      	movs	r3, #8
 800963a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800963e:	e006      	b.n	800964e <UART_SetConfig+0x27e>
 8009640:	2310      	movs	r3, #16
 8009642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009646:	e002      	b.n	800964e <UART_SetConfig+0x27e>
 8009648:	2310      	movs	r3, #16
 800964a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	4a17      	ldr	r2, [pc, #92]	@ (80096b0 <UART_SetConfig+0x2e0>)
 8009654:	4293      	cmp	r3, r2
 8009656:	f040 80a8 	bne.w	80097aa <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800965a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800965e:	2b08      	cmp	r3, #8
 8009660:	d834      	bhi.n	80096cc <UART_SetConfig+0x2fc>
 8009662:	a201      	add	r2, pc, #4	@ (adr r2, 8009668 <UART_SetConfig+0x298>)
 8009664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009668:	0800968d 	.word	0x0800968d
 800966c:	080096cd 	.word	0x080096cd
 8009670:	08009695 	.word	0x08009695
 8009674:	080096cd 	.word	0x080096cd
 8009678:	0800969b 	.word	0x0800969b
 800967c:	080096cd 	.word	0x080096cd
 8009680:	080096cd 	.word	0x080096cd
 8009684:	080096cd 	.word	0x080096cd
 8009688:	080096a3 	.word	0x080096a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800968c:	f7fe ff4e 	bl	800852c <HAL_RCC_GetPCLK1Freq>
 8009690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009692:	e021      	b.n	80096d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009694:	4b0c      	ldr	r3, [pc, #48]	@ (80096c8 <UART_SetConfig+0x2f8>)
 8009696:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009698:	e01e      	b.n	80096d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800969a:	f7fe fed9 	bl	8008450 <HAL_RCC_GetSysClockFreq>
 800969e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096a0:	e01a      	b.n	80096d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096a8:	e016      	b.n	80096d8 <UART_SetConfig+0x308>
 80096aa:	bf00      	nop
 80096ac:	cfff69f3 	.word	0xcfff69f3
 80096b0:	40008000 	.word	0x40008000
 80096b4:	40013800 	.word	0x40013800
 80096b8:	40021000 	.word	0x40021000
 80096bc:	40004400 	.word	0x40004400
 80096c0:	40004800 	.word	0x40004800
 80096c4:	40004c00 	.word	0x40004c00
 80096c8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096d6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80096d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096da:	2b00      	cmp	r3, #0
 80096dc:	f000 812a 	beq.w	8009934 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e4:	4a9e      	ldr	r2, [pc, #632]	@ (8009960 <UART_SetConfig+0x590>)
 80096e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096ea:	461a      	mov	r2, r3
 80096ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80096f2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	4613      	mov	r3, r2
 80096fa:	005b      	lsls	r3, r3, #1
 80096fc:	4413      	add	r3, r2
 80096fe:	69ba      	ldr	r2, [r7, #24]
 8009700:	429a      	cmp	r2, r3
 8009702:	d305      	bcc.n	8009710 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800970a:	69ba      	ldr	r2, [r7, #24]
 800970c:	429a      	cmp	r2, r3
 800970e:	d903      	bls.n	8009718 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009716:	e10d      	b.n	8009934 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971a:	2200      	movs	r2, #0
 800971c:	60bb      	str	r3, [r7, #8]
 800971e:	60fa      	str	r2, [r7, #12]
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009724:	4a8e      	ldr	r2, [pc, #568]	@ (8009960 <UART_SetConfig+0x590>)
 8009726:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800972a:	b29b      	uxth	r3, r3
 800972c:	2200      	movs	r2, #0
 800972e:	603b      	str	r3, [r7, #0]
 8009730:	607a      	str	r2, [r7, #4]
 8009732:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009736:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800973a:	f7f6 fdc9 	bl	80002d0 <__aeabi_uldivmod>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	4610      	mov	r0, r2
 8009744:	4619      	mov	r1, r3
 8009746:	f04f 0200 	mov.w	r2, #0
 800974a:	f04f 0300 	mov.w	r3, #0
 800974e:	020b      	lsls	r3, r1, #8
 8009750:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009754:	0202      	lsls	r2, r0, #8
 8009756:	6979      	ldr	r1, [r7, #20]
 8009758:	6849      	ldr	r1, [r1, #4]
 800975a:	0849      	lsrs	r1, r1, #1
 800975c:	2000      	movs	r0, #0
 800975e:	460c      	mov	r4, r1
 8009760:	4605      	mov	r5, r0
 8009762:	eb12 0804 	adds.w	r8, r2, r4
 8009766:	eb43 0905 	adc.w	r9, r3, r5
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	469a      	mov	sl, r3
 8009772:	4693      	mov	fp, r2
 8009774:	4652      	mov	r2, sl
 8009776:	465b      	mov	r3, fp
 8009778:	4640      	mov	r0, r8
 800977a:	4649      	mov	r1, r9
 800977c:	f7f6 fda8 	bl	80002d0 <__aeabi_uldivmod>
 8009780:	4602      	mov	r2, r0
 8009782:	460b      	mov	r3, r1
 8009784:	4613      	mov	r3, r2
 8009786:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009788:	6a3b      	ldr	r3, [r7, #32]
 800978a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800978e:	d308      	bcc.n	80097a2 <UART_SetConfig+0x3d2>
 8009790:	6a3b      	ldr	r3, [r7, #32]
 8009792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009796:	d204      	bcs.n	80097a2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	6a3a      	ldr	r2, [r7, #32]
 800979e:	60da      	str	r2, [r3, #12]
 80097a0:	e0c8      	b.n	8009934 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80097a8:	e0c4      	b.n	8009934 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	69db      	ldr	r3, [r3, #28]
 80097ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097b2:	d167      	bne.n	8009884 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80097b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80097b8:	2b08      	cmp	r3, #8
 80097ba:	d828      	bhi.n	800980e <UART_SetConfig+0x43e>
 80097bc:	a201      	add	r2, pc, #4	@ (adr r2, 80097c4 <UART_SetConfig+0x3f4>)
 80097be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c2:	bf00      	nop
 80097c4:	080097e9 	.word	0x080097e9
 80097c8:	080097f1 	.word	0x080097f1
 80097cc:	080097f9 	.word	0x080097f9
 80097d0:	0800980f 	.word	0x0800980f
 80097d4:	080097ff 	.word	0x080097ff
 80097d8:	0800980f 	.word	0x0800980f
 80097dc:	0800980f 	.word	0x0800980f
 80097e0:	0800980f 	.word	0x0800980f
 80097e4:	08009807 	.word	0x08009807
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097e8:	f7fe fea0 	bl	800852c <HAL_RCC_GetPCLK1Freq>
 80097ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097ee:	e014      	b.n	800981a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097f0:	f7fe feb2 	bl	8008558 <HAL_RCC_GetPCLK2Freq>
 80097f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097f6:	e010      	b.n	800981a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097f8:	4b5a      	ldr	r3, [pc, #360]	@ (8009964 <UART_SetConfig+0x594>)
 80097fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097fc:	e00d      	b.n	800981a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097fe:	f7fe fe27 	bl	8008450 <HAL_RCC_GetSysClockFreq>
 8009802:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009804:	e009      	b.n	800981a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009806:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800980a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800980c:	e005      	b.n	800981a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800980e:	2300      	movs	r3, #0
 8009810:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009818:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	2b00      	cmp	r3, #0
 800981e:	f000 8089 	beq.w	8009934 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009826:	4a4e      	ldr	r2, [pc, #312]	@ (8009960 <UART_SetConfig+0x590>)
 8009828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800982c:	461a      	mov	r2, r3
 800982e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009830:	fbb3 f3f2 	udiv	r3, r3, r2
 8009834:	005a      	lsls	r2, r3, #1
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	085b      	lsrs	r3, r3, #1
 800983c:	441a      	add	r2, r3
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	fbb2 f3f3 	udiv	r3, r2, r3
 8009846:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009848:	6a3b      	ldr	r3, [r7, #32]
 800984a:	2b0f      	cmp	r3, #15
 800984c:	d916      	bls.n	800987c <UART_SetConfig+0x4ac>
 800984e:	6a3b      	ldr	r3, [r7, #32]
 8009850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009854:	d212      	bcs.n	800987c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009856:	6a3b      	ldr	r3, [r7, #32]
 8009858:	b29b      	uxth	r3, r3
 800985a:	f023 030f 	bic.w	r3, r3, #15
 800985e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009860:	6a3b      	ldr	r3, [r7, #32]
 8009862:	085b      	lsrs	r3, r3, #1
 8009864:	b29b      	uxth	r3, r3
 8009866:	f003 0307 	and.w	r3, r3, #7
 800986a:	b29a      	uxth	r2, r3
 800986c:	8bfb      	ldrh	r3, [r7, #30]
 800986e:	4313      	orrs	r3, r2
 8009870:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	8bfa      	ldrh	r2, [r7, #30]
 8009878:	60da      	str	r2, [r3, #12]
 800987a:	e05b      	b.n	8009934 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009882:	e057      	b.n	8009934 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009884:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009888:	2b08      	cmp	r3, #8
 800988a:	d828      	bhi.n	80098de <UART_SetConfig+0x50e>
 800988c:	a201      	add	r2, pc, #4	@ (adr r2, 8009894 <UART_SetConfig+0x4c4>)
 800988e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009892:	bf00      	nop
 8009894:	080098b9 	.word	0x080098b9
 8009898:	080098c1 	.word	0x080098c1
 800989c:	080098c9 	.word	0x080098c9
 80098a0:	080098df 	.word	0x080098df
 80098a4:	080098cf 	.word	0x080098cf
 80098a8:	080098df 	.word	0x080098df
 80098ac:	080098df 	.word	0x080098df
 80098b0:	080098df 	.word	0x080098df
 80098b4:	080098d7 	.word	0x080098d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098b8:	f7fe fe38 	bl	800852c <HAL_RCC_GetPCLK1Freq>
 80098bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098be:	e014      	b.n	80098ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098c0:	f7fe fe4a 	bl	8008558 <HAL_RCC_GetPCLK2Freq>
 80098c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098c6:	e010      	b.n	80098ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80098c8:	4b26      	ldr	r3, [pc, #152]	@ (8009964 <UART_SetConfig+0x594>)
 80098ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80098cc:	e00d      	b.n	80098ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80098ce:	f7fe fdbf 	bl	8008450 <HAL_RCC_GetSysClockFreq>
 80098d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098d4:	e009      	b.n	80098ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80098dc:	e005      	b.n	80098ea <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80098de:	2300      	movs	r3, #0
 80098e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80098e8:	bf00      	nop
    }

    if (pclk != 0U)
 80098ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d021      	beq.n	8009934 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f4:	4a1a      	ldr	r2, [pc, #104]	@ (8009960 <UART_SetConfig+0x590>)
 80098f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098fa:	461a      	mov	r2, r3
 80098fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	085b      	lsrs	r3, r3, #1
 8009908:	441a      	add	r2, r3
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009912:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009914:	6a3b      	ldr	r3, [r7, #32]
 8009916:	2b0f      	cmp	r3, #15
 8009918:	d909      	bls.n	800992e <UART_SetConfig+0x55e>
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009920:	d205      	bcs.n	800992e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009922:	6a3b      	ldr	r3, [r7, #32]
 8009924:	b29a      	uxth	r2, r3
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	60da      	str	r2, [r3, #12]
 800992c:	e002      	b.n	8009934 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	2201      	movs	r2, #1
 8009938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	2201      	movs	r2, #1
 8009940:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	2200      	movs	r2, #0
 8009948:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	2200      	movs	r2, #0
 800994e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009950:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009954:	4618      	mov	r0, r3
 8009956:	3730      	adds	r7, #48	@ 0x30
 8009958:	46bd      	mov	sp, r7
 800995a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800995e:	bf00      	nop
 8009960:	08010c80 	.word	0x08010c80
 8009964:	00f42400 	.word	0x00f42400

08009968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009974:	f003 0308 	and.w	r3, r3, #8
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00a      	beq.n	8009992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	430a      	orrs	r2, r1
 8009990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009996:	f003 0301 	and.w	r3, r3, #1
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00a      	beq.n	80099b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	430a      	orrs	r2, r1
 80099b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b8:	f003 0302 	and.w	r3, r3, #2
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00a      	beq.n	80099d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	430a      	orrs	r2, r1
 80099d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099da:	f003 0304 	and.w	r3, r3, #4
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00a      	beq.n	80099f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	430a      	orrs	r2, r1
 80099f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099fc:	f003 0310 	and.w	r3, r3, #16
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00a      	beq.n	8009a1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	430a      	orrs	r2, r1
 8009a18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1e:	f003 0320 	and.w	r3, r3, #32
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	430a      	orrs	r2, r1
 8009a3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d01a      	beq.n	8009a7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a66:	d10a      	bne.n	8009a7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	430a      	orrs	r2, r1
 8009a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d00a      	beq.n	8009aa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	430a      	orrs	r2, r1
 8009a9e:	605a      	str	r2, [r3, #4]
  }
}
 8009aa0:	bf00      	nop
 8009aa2:	370c      	adds	r7, #12
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b098      	sub	sp, #96	@ 0x60
 8009ab0:	af02      	add	r7, sp, #8
 8009ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009abc:	f7f9 f978 	bl	8002db0 <HAL_GetTick>
 8009ac0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0308 	and.w	r3, r3, #8
 8009acc:	2b08      	cmp	r3, #8
 8009ace:	d12f      	bne.n	8009b30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ad0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ad4:	9300      	str	r3, [sp, #0]
 8009ad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ad8:	2200      	movs	r2, #0
 8009ada:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 f88e 	bl	8009c00 <UART_WaitOnFlagUntilTimeout>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d022      	beq.n	8009b30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009afe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	461a      	mov	r2, r3
 8009b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b10:	e841 2300 	strex	r3, r2, [r1]
 8009b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1e6      	bne.n	8009aea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e063      	b.n	8009bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f003 0304 	and.w	r3, r3, #4
 8009b3a:	2b04      	cmp	r3, #4
 8009b3c:	d149      	bne.n	8009bd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b46:	2200      	movs	r2, #0
 8009b48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 f857 	bl	8009c00 <UART_WaitOnFlagUntilTimeout>
 8009b52:	4603      	mov	r3, r0
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d03c      	beq.n	8009bd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b60:	e853 3f00 	ldrex	r3, [r3]
 8009b64:	623b      	str	r3, [r7, #32]
   return(result);
 8009b66:	6a3b      	ldr	r3, [r7, #32]
 8009b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	461a      	mov	r2, r3
 8009b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b76:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b7e:	e841 2300 	strex	r3, r2, [r1]
 8009b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1e6      	bne.n	8009b58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	3308      	adds	r3, #8
 8009b90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	e853 3f00 	ldrex	r3, [r3]
 8009b98:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f023 0301 	bic.w	r3, r3, #1
 8009ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	3308      	adds	r3, #8
 8009ba8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009baa:	61fa      	str	r2, [r7, #28]
 8009bac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bae:	69b9      	ldr	r1, [r7, #24]
 8009bb0:	69fa      	ldr	r2, [r7, #28]
 8009bb2:	e841 2300 	strex	r3, r2, [r1]
 8009bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1e5      	bne.n	8009b8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2220      	movs	r2, #32
 8009bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bce:	2303      	movs	r3, #3
 8009bd0:	e012      	b.n	8009bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2220      	movs	r2, #32
 8009bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2220      	movs	r2, #32
 8009bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2200      	movs	r2, #0
 8009bec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3758      	adds	r7, #88	@ 0x58
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	60f8      	str	r0, [r7, #12]
 8009c08:	60b9      	str	r1, [r7, #8]
 8009c0a:	603b      	str	r3, [r7, #0]
 8009c0c:	4613      	mov	r3, r2
 8009c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c10:	e04f      	b.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c18:	d04b      	beq.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c1a:	f7f9 f8c9 	bl	8002db0 <HAL_GetTick>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	69ba      	ldr	r2, [r7, #24]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d302      	bcc.n	8009c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d101      	bne.n	8009c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c30:	2303      	movs	r3, #3
 8009c32:	e04e      	b.n	8009cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f003 0304 	and.w	r3, r3, #4
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d037      	beq.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	2b80      	cmp	r3, #128	@ 0x80
 8009c46:	d034      	beq.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	2b40      	cmp	r3, #64	@ 0x40
 8009c4c:	d031      	beq.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	69db      	ldr	r3, [r3, #28]
 8009c54:	f003 0308 	and.w	r3, r3, #8
 8009c58:	2b08      	cmp	r3, #8
 8009c5a:	d110      	bne.n	8009c7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2208      	movs	r2, #8
 8009c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c64:	68f8      	ldr	r0, [r7, #12]
 8009c66:	f000 f920 	bl	8009eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2208      	movs	r2, #8
 8009c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e029      	b.n	8009cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c8c:	d111      	bne.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c98:	68f8      	ldr	r0, [r7, #12]
 8009c9a:	f000 f906 	bl	8009eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2220      	movs	r2, #32
 8009ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009cae:	2303      	movs	r3, #3
 8009cb0:	e00f      	b.n	8009cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	69da      	ldr	r2, [r3, #28]
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	4013      	ands	r3, r2
 8009cbc:	68ba      	ldr	r2, [r7, #8]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	bf0c      	ite	eq
 8009cc2:	2301      	moveq	r3, #1
 8009cc4:	2300      	movne	r3, #0
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	461a      	mov	r2, r3
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d0a0      	beq.n	8009c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3710      	adds	r7, #16
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
	...

08009cdc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b096      	sub	sp, #88	@ 0x58
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	88fa      	ldrh	r2, [r7, #6]
 8009cf4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2222      	movs	r2, #34	@ 0x22
 8009d04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d02d      	beq.n	8009d6e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d18:	4a40      	ldr	r2, [pc, #256]	@ (8009e1c <UART_Start_Receive_DMA+0x140>)
 8009d1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d22:	4a3f      	ldr	r2, [pc, #252]	@ (8009e20 <UART_Start_Receive_DMA+0x144>)
 8009d24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d2c:	4a3d      	ldr	r2, [pc, #244]	@ (8009e24 <UART_Start_Receive_DMA+0x148>)
 8009d2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d36:	2200      	movs	r2, #0
 8009d38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	3324      	adds	r3, #36	@ 0x24
 8009d46:	4619      	mov	r1, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	88fb      	ldrh	r3, [r7, #6]
 8009d50:	f7fa ff1c 	bl	8004b8c <HAL_DMA_Start_IT>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d009      	beq.n	8009d6e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2210      	movs	r2, #16
 8009d5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2220      	movs	r2, #32
 8009d66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e051      	b.n	8009e12 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	691b      	ldr	r3, [r3, #16]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d018      	beq.n	8009da8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d7e:	e853 3f00 	ldrex	r3, [r3]
 8009d82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	461a      	mov	r2, r3
 8009d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d96:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e6      	bne.n	8009d76 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3308      	adds	r3, #8
 8009dae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db2:	e853 3f00 	ldrex	r3, [r3]
 8009db6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dba:	f043 0301 	orr.w	r3, r3, #1
 8009dbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	3308      	adds	r3, #8
 8009dc6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009dc8:	637a      	str	r2, [r7, #52]	@ 0x34
 8009dca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dcc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009dce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009dd0:	e841 2300 	strex	r3, r2, [r1]
 8009dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1e5      	bne.n	8009da8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3308      	adds	r3, #8
 8009de2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	e853 3f00 	ldrex	r3, [r3]
 8009dea:	613b      	str	r3, [r7, #16]
   return(result);
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	3308      	adds	r3, #8
 8009dfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009dfc:	623a      	str	r2, [r7, #32]
 8009dfe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e00:	69f9      	ldr	r1, [r7, #28]
 8009e02:	6a3a      	ldr	r2, [r7, #32]
 8009e04:	e841 2300 	strex	r3, r2, [r1]
 8009e08:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1e5      	bne.n	8009ddc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3758      	adds	r7, #88	@ 0x58
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	0800a02d 	.word	0x0800a02d
 8009e20:	0800a159 	.word	0x0800a159
 8009e24:	0800a197 	.word	0x0800a197

08009e28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b08f      	sub	sp, #60	@ 0x3c
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	e853 3f00 	ldrex	r3, [r3]
 8009e3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009e44:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e50:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e56:	e841 2300 	strex	r3, r2, [r1]
 8009e5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d1e6      	bne.n	8009e30 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	3308      	adds	r3, #8
 8009e68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	e853 3f00 	ldrex	r3, [r3]
 8009e70:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009e78:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	3308      	adds	r3, #8
 8009e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e82:	61ba      	str	r2, [r7, #24]
 8009e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	6979      	ldr	r1, [r7, #20]
 8009e88:	69ba      	ldr	r2, [r7, #24]
 8009e8a:	e841 2300 	strex	r3, r2, [r1]
 8009e8e:	613b      	str	r3, [r7, #16]
   return(result);
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1e5      	bne.n	8009e62 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2220      	movs	r2, #32
 8009e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009e9e:	bf00      	nop
 8009ea0:	373c      	adds	r7, #60	@ 0x3c
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr

08009eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009eaa:	b480      	push	{r7}
 8009eac:	b095      	sub	sp, #84	@ 0x54
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eba:	e853 3f00 	ldrex	r3, [r3]
 8009ebe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	461a      	mov	r2, r3
 8009ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ed0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ed2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ed6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ed8:	e841 2300 	strex	r3, r2, [r1]
 8009edc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1e6      	bne.n	8009eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	3308      	adds	r3, #8
 8009eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	e853 3f00 	ldrex	r3, [r3]
 8009ef2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009efa:	f023 0301 	bic.w	r3, r3, #1
 8009efe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	3308      	adds	r3, #8
 8009f06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f10:	e841 2300 	strex	r3, r2, [r1]
 8009f14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d1e3      	bne.n	8009ee4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d118      	bne.n	8009f56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	e853 3f00 	ldrex	r3, [r3]
 8009f30:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	f023 0310 	bic.w	r3, r3, #16
 8009f38:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	461a      	mov	r2, r3
 8009f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f42:	61bb      	str	r3, [r7, #24]
 8009f44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	6979      	ldr	r1, [r7, #20]
 8009f48:	69ba      	ldr	r2, [r7, #24]
 8009f4a:	e841 2300 	strex	r3, r2, [r1]
 8009f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e6      	bne.n	8009f24 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2220      	movs	r2, #32
 8009f5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009f6a:	bf00      	nop
 8009f6c:	3754      	adds	r7, #84	@ 0x54
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b090      	sub	sp, #64	@ 0x40
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f82:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 0320 	and.w	r3, r3, #32
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d137      	bne.n	800a002 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f94:	2200      	movs	r2, #0
 8009f96:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	3308      	adds	r3, #8
 8009fa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa4:	e853 3f00 	ldrex	r3, [r3]
 8009fa8:	623b      	str	r3, [r7, #32]
   return(result);
 8009faa:	6a3b      	ldr	r3, [r7, #32]
 8009fac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009fba:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fc2:	e841 2300 	strex	r3, r2, [r1]
 8009fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d1e5      	bne.n	8009f9a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	e853 3f00 	ldrex	r3, [r3]
 8009fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fe2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	461a      	mov	r2, r3
 8009fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fec:	61fb      	str	r3, [r7, #28]
 8009fee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff0:	69b9      	ldr	r1, [r7, #24]
 8009ff2:	69fa      	ldr	r2, [r7, #28]
 8009ff4:	e841 2300 	strex	r3, r2, [r1]
 8009ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d1e6      	bne.n	8009fce <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a000:	e002      	b.n	800a008 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a002:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a004:	f7ff f9b2 	bl	800936c <HAL_UART_TxCpltCallback>
}
 800a008:	bf00      	nop
 800a00a:	3740      	adds	r7, #64	@ 0x40
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a01c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a01e:	68f8      	ldr	r0, [r7, #12]
 800a020:	f7ff f9ae 	bl	8009380 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a024:	bf00      	nop
 800a026:	3710      	adds	r7, #16
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b09c      	sub	sp, #112	@ 0x70
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a038:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f003 0320 	and.w	r3, r3, #32
 800a044:	2b00      	cmp	r3, #0
 800a046:	d171      	bne.n	800a12c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a048:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a04a:	2200      	movs	r2, #0
 800a04c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a050:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a058:	e853 3f00 	ldrex	r3, [r3]
 800a05c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a05e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a064:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a066:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	461a      	mov	r2, r3
 800a06c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a06e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a070:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a072:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a074:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a076:	e841 2300 	strex	r3, r2, [r1]
 800a07a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a07c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1e6      	bne.n	800a050 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	3308      	adds	r3, #8
 800a088:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a08c:	e853 3f00 	ldrex	r3, [r3]
 800a090:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a094:	f023 0301 	bic.w	r3, r3, #1
 800a098:	667b      	str	r3, [r7, #100]	@ 0x64
 800a09a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	3308      	adds	r3, #8
 800a0a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a0a2:	647a      	str	r2, [r7, #68]	@ 0x44
 800a0a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0aa:	e841 2300 	strex	r3, r2, [r1]
 800a0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a0b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1e5      	bne.n	800a082 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	3308      	adds	r3, #8
 800a0bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c0:	e853 3f00 	ldrex	r3, [r3]
 800a0c4:	623b      	str	r3, [r7, #32]
   return(result);
 800a0c6:	6a3b      	ldr	r3, [r7, #32]
 800a0c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0cc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a0ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	3308      	adds	r3, #8
 800a0d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a0d6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0de:	e841 2300 	strex	r3, r2, [r1]
 800a0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d1e5      	bne.n	800a0b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a0ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d118      	bne.n	800a12c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	e853 3f00 	ldrex	r3, [r3]
 800a106:	60fb      	str	r3, [r7, #12]
   return(result);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f023 0310 	bic.w	r3, r3, #16
 800a10e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	461a      	mov	r2, r3
 800a116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a118:	61fb      	str	r3, [r7, #28]
 800a11a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11c:	69b9      	ldr	r1, [r7, #24]
 800a11e:	69fa      	ldr	r2, [r7, #28]
 800a120:	e841 2300 	strex	r3, r2, [r1]
 800a124:	617b      	str	r3, [r7, #20]
   return(result);
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1e6      	bne.n	800a0fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a12c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a12e:	2200      	movs	r2, #0
 800a130:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a136:	2b01      	cmp	r3, #1
 800a138:	d107      	bne.n	800a14a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a13a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a13c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a140:	4619      	mov	r1, r3
 800a142:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a144:	f7f8 fc40 	bl	80029c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a148:	e002      	b.n	800a150 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a14a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a14c:	f7ff f922 	bl	8009394 <HAL_UART_RxCpltCallback>
}
 800a150:	bf00      	nop
 800a152:	3770      	adds	r7, #112	@ 0x70
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a164:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2201      	movs	r2, #1
 800a16a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a170:	2b01      	cmp	r3, #1
 800a172:	d109      	bne.n	800a188 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a17a:	085b      	lsrs	r3, r3, #1
 800a17c:	b29b      	uxth	r3, r3
 800a17e:	4619      	mov	r1, r3
 800a180:	68f8      	ldr	r0, [r7, #12]
 800a182:	f7f8 fc21 	bl	80029c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a186:	e002      	b.n	800a18e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f7ff f90d 	bl	80093a8 <HAL_UART_RxHalfCpltCallback>
}
 800a18e:	bf00      	nop
 800a190:	3710      	adds	r7, #16
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}

0800a196 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b086      	sub	sp, #24
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a1b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1be:	2b80      	cmp	r3, #128	@ 0x80
 800a1c0:	d109      	bne.n	800a1d6 <UART_DMAError+0x40>
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	2b21      	cmp	r3, #33	@ 0x21
 800a1c6:	d106      	bne.n	800a1d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a1d0:	6978      	ldr	r0, [r7, #20]
 800a1d2:	f7ff fe29 	bl	8009e28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1e0:	2b40      	cmp	r3, #64	@ 0x40
 800a1e2:	d109      	bne.n	800a1f8 <UART_DMAError+0x62>
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2b22      	cmp	r3, #34	@ 0x22
 800a1e8:	d106      	bne.n	800a1f8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a1f2:	6978      	ldr	r0, [r7, #20]
 800a1f4:	f7ff fe59 	bl	8009eaa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1fe:	f043 0210 	orr.w	r2, r3, #16
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a208:	6978      	ldr	r0, [r7, #20]
 800a20a:	f7ff f8d7 	bl	80093bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a20e:	bf00      	nop
 800a210:	3718      	adds	r7, #24
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}

0800a216 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a216:	b580      	push	{r7, lr}
 800a218:	b084      	sub	sp, #16
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a222:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2200      	movs	r2, #0
 800a228:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f7ff f8c5 	bl	80093bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a232:	bf00      	nop
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b088      	sub	sp, #32
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	e853 3f00 	ldrex	r3, [r3]
 800a24e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a256:	61fb      	str	r3, [r7, #28]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	461a      	mov	r2, r3
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	61bb      	str	r3, [r7, #24]
 800a262:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a264:	6979      	ldr	r1, [r7, #20]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	e841 2300 	strex	r3, r2, [r1]
 800a26c:	613b      	str	r3, [r7, #16]
   return(result);
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d1e6      	bne.n	800a242 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2220      	movs	r2, #32
 800a278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f7ff f872 	bl	800936c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a288:	bf00      	nop
 800a28a:	3720      	adds	r7, #32
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b083      	sub	sp, #12
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a2ac:	bf00      	nop
 800a2ae:	370c      	adds	r7, #12
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr

0800a2b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b083      	sub	sp, #12
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a2c0:	bf00      	nop
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b085      	sub	sp, #20
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d101      	bne.n	800a2e2 <HAL_UARTEx_DisableFifoMode+0x16>
 800a2de:	2302      	movs	r3, #2
 800a2e0:	e027      	b.n	800a332 <HAL_UARTEx_DisableFifoMode+0x66>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2224      	movs	r2, #36	@ 0x24
 800a2ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f022 0201 	bic.w	r2, r2, #1
 800a308:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a310:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2220      	movs	r2, #32
 800a324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3714      	adds	r7, #20
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr

0800a33e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b084      	sub	sp, #16
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
 800a346:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d101      	bne.n	800a356 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a352:	2302      	movs	r3, #2
 800a354:	e02d      	b.n	800a3b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2201      	movs	r2, #1
 800a35a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2224      	movs	r2, #36	@ 0x24
 800a362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f022 0201 	bic.w	r2, r2, #1
 800a37c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	683a      	ldr	r2, [r7, #0]
 800a38e:	430a      	orrs	r2, r1
 800a390:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f8a4 	bl	800a4e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2220      	movs	r2, #32
 800a3a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b084      	sub	sp, #16
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
 800a3c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d101      	bne.n	800a3d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	e02d      	b.n	800a42e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2224      	movs	r2, #36	@ 0x24
 800a3de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f022 0201 	bic.w	r2, r2, #1
 800a3f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	683a      	ldr	r2, [r7, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 f866 	bl	800a4e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	68fa      	ldr	r2, [r7, #12]
 800a41a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2220      	movs	r2, #32
 800a420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b08c      	sub	sp, #48	@ 0x30
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	60f8      	str	r0, [r7, #12]
 800a43e:	60b9      	str	r1, [r7, #8]
 800a440:	4613      	mov	r3, r2
 800a442:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a44a:	2b20      	cmp	r3, #32
 800a44c:	d142      	bne.n	800a4d4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d002      	beq.n	800a45a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a454:	88fb      	ldrh	r3, [r7, #6]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d101      	bne.n	800a45e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a45a:	2301      	movs	r3, #1
 800a45c:	e03b      	b.n	800a4d6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2201      	movs	r2, #1
 800a462:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2200      	movs	r2, #0
 800a468:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a46a:	88fb      	ldrh	r3, [r7, #6]
 800a46c:	461a      	mov	r2, r3
 800a46e:	68b9      	ldr	r1, [r7, #8]
 800a470:	68f8      	ldr	r0, [r7, #12]
 800a472:	f7ff fc33 	bl	8009cdc <UART_Start_Receive_DMA>
 800a476:	4603      	mov	r3, r0
 800a478:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a47c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a480:	2b00      	cmp	r3, #0
 800a482:	d124      	bne.n	800a4ce <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d11d      	bne.n	800a4c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	2210      	movs	r2, #16
 800a492:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49a:	69bb      	ldr	r3, [r7, #24]
 800a49c:	e853 3f00 	ldrex	r3, [r3]
 800a4a0:	617b      	str	r3, [r7, #20]
   return(result);
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	f043 0310 	orr.w	r3, r3, #16
 800a4a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4b4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b6:	6a39      	ldr	r1, [r7, #32]
 800a4b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4ba:	e841 2300 	strex	r3, r2, [r1]
 800a4be:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d1e6      	bne.n	800a494 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a4c6:	e002      	b.n	800a4ce <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a4ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a4d2:	e000      	b.n	800a4d6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a4d4:	2302      	movs	r3, #2
  }
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3730      	adds	r7, #48	@ 0x30
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
	...

0800a4e0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d108      	bne.n	800a502 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a500:	e031      	b.n	800a566 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a502:	2308      	movs	r3, #8
 800a504:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a506:	2308      	movs	r3, #8
 800a508:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	0e5b      	lsrs	r3, r3, #25
 800a512:	b2db      	uxtb	r3, r3
 800a514:	f003 0307 	and.w	r3, r3, #7
 800a518:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	0f5b      	lsrs	r3, r3, #29
 800a522:	b2db      	uxtb	r3, r3
 800a524:	f003 0307 	and.w	r3, r3, #7
 800a528:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a52a:	7bbb      	ldrb	r3, [r7, #14]
 800a52c:	7b3a      	ldrb	r2, [r7, #12]
 800a52e:	4911      	ldr	r1, [pc, #68]	@ (800a574 <UARTEx_SetNbDataToProcess+0x94>)
 800a530:	5c8a      	ldrb	r2, [r1, r2]
 800a532:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a536:	7b3a      	ldrb	r2, [r7, #12]
 800a538:	490f      	ldr	r1, [pc, #60]	@ (800a578 <UARTEx_SetNbDataToProcess+0x98>)
 800a53a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a53c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a540:	b29a      	uxth	r2, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a548:	7bfb      	ldrb	r3, [r7, #15]
 800a54a:	7b7a      	ldrb	r2, [r7, #13]
 800a54c:	4909      	ldr	r1, [pc, #36]	@ (800a574 <UARTEx_SetNbDataToProcess+0x94>)
 800a54e:	5c8a      	ldrb	r2, [r1, r2]
 800a550:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a554:	7b7a      	ldrb	r2, [r7, #13]
 800a556:	4908      	ldr	r1, [pc, #32]	@ (800a578 <UARTEx_SetNbDataToProcess+0x98>)
 800a558:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a55a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a55e:	b29a      	uxth	r2, r3
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a566:	bf00      	nop
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	08010c98 	.word	0x08010c98
 800a578:	08010ca0 	.word	0x08010ca0

0800a57c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b085      	sub	sp, #20
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a58c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a590:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	b29a      	uxth	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3714      	adds	r7, #20
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a5aa:	b480      	push	{r7}
 800a5ac:	b085      	sub	sp, #20
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a5b2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a5b6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	43db      	mvns	r3, r3
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	b29a      	uxth	r2, r3
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a5d2:	2300      	movs	r3, #0
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3714      	adds	r7, #20
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr

0800a5e0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	1d3b      	adds	r3, r7, #4
 800a5ea:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2200      	movs	r2, #0
 800a602:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2200      	movs	r2, #0
 800a60a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a60e:	2300      	movs	r3, #0
}
 800a610:	4618      	mov	r0, r3
 800a612:	3714      	adds	r7, #20
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b0a7      	sub	sp, #156	@ 0x9c
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a626:	2300      	movs	r3, #0
 800a628:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a62c:	687a      	ldr	r2, [r7, #4]
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	4413      	add	r3, r2
 800a636:	881b      	ldrh	r3, [r3, #0]
 800a638:	b29b      	uxth	r3, r3
 800a63a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a63e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a642:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	78db      	ldrb	r3, [r3, #3]
 800a64a:	2b03      	cmp	r3, #3
 800a64c:	d81f      	bhi.n	800a68e <USB_ActivateEndpoint+0x72>
 800a64e:	a201      	add	r2, pc, #4	@ (adr r2, 800a654 <USB_ActivateEndpoint+0x38>)
 800a650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a654:	0800a665 	.word	0x0800a665
 800a658:	0800a681 	.word	0x0800a681
 800a65c:	0800a697 	.word	0x0800a697
 800a660:	0800a673 	.word	0x0800a673
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a664:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a668:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a66c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a670:	e012      	b.n	800a698 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a672:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a676:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a67a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a67e:	e00b      	b.n	800a698 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a680:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a684:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a688:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a68c:	e004      	b.n	800a698 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a694:	e000      	b.n	800a698 <USB_ActivateEndpoint+0x7c>
      break;
 800a696:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	441a      	add	r2, r3
 800a6a2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a6a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a6ba:	687a      	ldr	r2, [r7, #4]
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	781b      	ldrb	r3, [r3, #0]
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4413      	add	r3, r2
 800a6c4:	881b      	ldrh	r3, [r3, #0]
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	b21b      	sxth	r3, r3
 800a6ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6d2:	b21a      	sxth	r2, r3
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	b21b      	sxth	r3, r3
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	b21b      	sxth	r3, r3
 800a6de:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	441a      	add	r2, r3
 800a6ec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a6f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a700:	b29b      	uxth	r3, r3
 800a702:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	7b1b      	ldrb	r3, [r3, #12]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f040 8180 	bne.w	800aa0e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	785b      	ldrb	r3, [r3, #1]
 800a712:	2b00      	cmp	r3, #0
 800a714:	f000 8084 	beq.w	800a820 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	61bb      	str	r3, [r7, #24]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a722:	b29b      	uxth	r3, r3
 800a724:	461a      	mov	r2, r3
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	4413      	add	r3, r2
 800a72a:	61bb      	str	r3, [r7, #24]
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	781b      	ldrb	r3, [r3, #0]
 800a730:	00da      	lsls	r2, r3, #3
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	4413      	add	r3, r2
 800a736:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a73a:	617b      	str	r3, [r7, #20]
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	88db      	ldrh	r3, [r3, #6]
 800a740:	085b      	lsrs	r3, r3, #1
 800a742:	b29b      	uxth	r3, r3
 800a744:	005b      	lsls	r3, r3, #1
 800a746:	b29a      	uxth	r2, r3
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	4413      	add	r3, r2
 800a756:	881b      	ldrh	r3, [r3, #0]
 800a758:	827b      	strh	r3, [r7, #18]
 800a75a:	8a7b      	ldrh	r3, [r7, #18]
 800a75c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a760:	2b00      	cmp	r3, #0
 800a762:	d01b      	beq.n	800a79c <USB_ActivateEndpoint+0x180>
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	009b      	lsls	r3, r3, #2
 800a76c:	4413      	add	r3, r2
 800a76e:	881b      	ldrh	r3, [r3, #0]
 800a770:	b29b      	uxth	r3, r3
 800a772:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a77a:	823b      	strh	r3, [r7, #16]
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	441a      	add	r2, r3
 800a786:	8a3b      	ldrh	r3, [r7, #16]
 800a788:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a78c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a790:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a794:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a798:	b29b      	uxth	r3, r3
 800a79a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	78db      	ldrb	r3, [r3, #3]
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d020      	beq.n	800a7e6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4413      	add	r3, r2
 800a7ae:	881b      	ldrh	r3, [r3, #0]
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7ba:	81bb      	strh	r3, [r7, #12]
 800a7bc:	89bb      	ldrh	r3, [r7, #12]
 800a7be:	f083 0320 	eor.w	r3, r3, #32
 800a7c2:	81bb      	strh	r3, [r7, #12]
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	781b      	ldrb	r3, [r3, #0]
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	441a      	add	r2, r3
 800a7ce:	89bb      	ldrh	r3, [r7, #12]
 800a7d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	8013      	strh	r3, [r2, #0]
 800a7e4:	e3f9      	b.n	800afda <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	4413      	add	r3, r2
 800a7f0:	881b      	ldrh	r3, [r3, #0]
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7fc:	81fb      	strh	r3, [r7, #14]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	441a      	add	r2, r3
 800a808:	89fb      	ldrh	r3, [r7, #14]
 800a80a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a80e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a812:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	8013      	strh	r3, [r2, #0]
 800a81e:	e3dc      	b.n	800afda <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	633b      	str	r3, [r7, #48]	@ 0x30
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	461a      	mov	r2, r3
 800a82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a830:	4413      	add	r3, r2
 800a832:	633b      	str	r3, [r7, #48]	@ 0x30
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	00da      	lsls	r2, r3, #3
 800a83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a83c:	4413      	add	r3, r2
 800a83e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a842:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	88db      	ldrh	r3, [r3, #6]
 800a848:	085b      	lsrs	r3, r3, #1
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	005b      	lsls	r3, r3, #1
 800a84e:	b29a      	uxth	r2, r3
 800a850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a852:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a85e:	b29b      	uxth	r3, r3
 800a860:	461a      	mov	r2, r3
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a864:	4413      	add	r3, r2
 800a866:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	00da      	lsls	r2, r3, #3
 800a86e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a870:	4413      	add	r3, r2
 800a872:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a876:	627b      	str	r3, [r7, #36]	@ 0x24
 800a878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87a:	881b      	ldrh	r3, [r3, #0]
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a882:	b29a      	uxth	r2, r3
 800a884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a886:	801a      	strh	r2, [r3, #0]
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	691b      	ldr	r3, [r3, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d10a      	bne.n	800a8a6 <USB_ActivateEndpoint+0x28a>
 800a890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a892:	881b      	ldrh	r3, [r3, #0]
 800a894:	b29b      	uxth	r3, r3
 800a896:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a89a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a89e:	b29a      	uxth	r2, r3
 800a8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a2:	801a      	strh	r2, [r3, #0]
 800a8a4:	e041      	b.n	800a92a <USB_ActivateEndpoint+0x30e>
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	691b      	ldr	r3, [r3, #16]
 800a8aa:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8ac:	d81c      	bhi.n	800a8e8 <USB_ActivateEndpoint+0x2cc>
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	691b      	ldr	r3, [r3, #16]
 800a8b2:	085b      	lsrs	r3, r3, #1
 800a8b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	f003 0301 	and.w	r3, r3, #1
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d004      	beq.n	800a8ce <USB_ActivateEndpoint+0x2b2>
 800a8c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d0:	881b      	ldrh	r3, [r3, #0]
 800a8d2:	b29a      	uxth	r2, r3
 800a8d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	029b      	lsls	r3, r3, #10
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	b29a      	uxth	r2, r3
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e4:	801a      	strh	r2, [r3, #0]
 800a8e6:	e020      	b.n	800a92a <USB_ActivateEndpoint+0x30e>
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	095b      	lsrs	r3, r3, #5
 800a8ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	f003 031f 	and.w	r3, r3, #31
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d104      	bne.n	800a908 <USB_ActivateEndpoint+0x2ec>
 800a8fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a902:	3b01      	subs	r3, #1
 800a904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90a:	881b      	ldrh	r3, [r3, #0]
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a912:	b29b      	uxth	r3, r3
 800a914:	029b      	lsls	r3, r3, #10
 800a916:	b29b      	uxth	r3, r3
 800a918:	4313      	orrs	r3, r2
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a924:	b29a      	uxth	r2, r3
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	4413      	add	r3, r2
 800a934:	881b      	ldrh	r3, [r3, #0]
 800a936:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a938:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a93a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d01b      	beq.n	800a97a <USB_ActivateEndpoint+0x35e>
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	881b      	ldrh	r3, [r3, #0]
 800a94e:	b29b      	uxth	r3, r3
 800a950:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a958:	843b      	strh	r3, [r7, #32]
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	441a      	add	r2, r3
 800a964:	8c3b      	ldrh	r3, [r7, #32]
 800a966:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a96a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a96e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a976:	b29b      	uxth	r3, r3
 800a978:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d124      	bne.n	800a9cc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4413      	add	r3, r2
 800a98c:	881b      	ldrh	r3, [r3, #0]
 800a98e:	b29b      	uxth	r3, r3
 800a990:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a998:	83bb      	strh	r3, [r7, #28]
 800a99a:	8bbb      	ldrh	r3, [r7, #28]
 800a99c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a9a0:	83bb      	strh	r3, [r7, #28]
 800a9a2:	8bbb      	ldrh	r3, [r7, #28]
 800a9a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9a8:	83bb      	strh	r3, [r7, #28]
 800a9aa:	687a      	ldr	r2, [r7, #4]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	441a      	add	r2, r3
 800a9b4:	8bbb      	ldrh	r3, [r7, #28]
 800a9b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	8013      	strh	r3, [r2, #0]
 800a9ca:	e306      	b.n	800afda <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	4413      	add	r3, r2
 800a9d6:	881b      	ldrh	r3, [r3, #0]
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9e2:	83fb      	strh	r3, [r7, #30]
 800a9e4:	8bfb      	ldrh	r3, [r7, #30]
 800a9e6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9ea:	83fb      	strh	r3, [r7, #30]
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	009b      	lsls	r3, r3, #2
 800a9f4:	441a      	add	r2, r3
 800a9f6:	8bfb      	ldrh	r3, [r7, #30]
 800a9f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	8013      	strh	r3, [r2, #0]
 800aa0c:	e2e5      	b.n	800afda <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	78db      	ldrb	r3, [r3, #3]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d11e      	bne.n	800aa54 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	4413      	add	r3, r2
 800aa20:	881b      	ldrh	r3, [r3, #0]
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa2c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	441a      	add	r2, r3
 800aa3a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800aa3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa46:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800aa4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	8013      	strh	r3, [r2, #0]
 800aa52:	e01d      	b.n	800aa90 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	4413      	add	r3, r2
 800aa5e:	881b      	ldrh	r3, [r3, #0]
 800aa60:	b29b      	uxth	r3, r3
 800aa62:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800aa66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa6a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	441a      	add	r2, r3
 800aa78:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800aa7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aaa0:	4413      	add	r3, r2
 800aaa2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	00da      	lsls	r2, r3, #3
 800aaaa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aaac:	4413      	add	r3, r2
 800aaae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aab2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	891b      	ldrh	r3, [r3, #8]
 800aab8:	085b      	lsrs	r3, r3, #1
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	005b      	lsls	r3, r3, #1
 800aabe:	b29a      	uxth	r2, r3
 800aac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aac2:	801a      	strh	r2, [r3, #0]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	677b      	str	r3, [r7, #116]	@ 0x74
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aace:	b29b      	uxth	r3, r3
 800aad0:	461a      	mov	r2, r3
 800aad2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aad4:	4413      	add	r3, r2
 800aad6:	677b      	str	r3, [r7, #116]	@ 0x74
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	00da      	lsls	r2, r3, #3
 800aade:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aae0:	4413      	add	r3, r2
 800aae2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800aae6:	673b      	str	r3, [r7, #112]	@ 0x70
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	895b      	ldrh	r3, [r3, #10]
 800aaec:	085b      	lsrs	r3, r3, #1
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	005b      	lsls	r3, r3, #1
 800aaf2:	b29a      	uxth	r2, r3
 800aaf4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aaf6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	785b      	ldrb	r3, [r3, #1]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	f040 81af 	bne.w	800ae60 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ab02:	687a      	ldr	r2, [r7, #4]
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	4413      	add	r3, r2
 800ab0c:	881b      	ldrh	r3, [r3, #0]
 800ab0e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ab12:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ab16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d01d      	beq.n	800ab5a <USB_ActivateEndpoint+0x53e>
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	4413      	add	r3, r2
 800ab28:	881b      	ldrh	r3, [r3, #0]
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab34:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	441a      	add	r2, r3
 800ab42:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ab46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ab52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	4413      	add	r3, r2
 800ab64:	881b      	ldrh	r3, [r3, #0]
 800ab66:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ab6a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ab6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d01d      	beq.n	800abb2 <USB_ActivateEndpoint+0x596>
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	881b      	ldrh	r3, [r3, #0]
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab8c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	441a      	add	r2, r3
 800ab9a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ab9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aba6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abaa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800abae:	b29b      	uxth	r3, r3
 800abb0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	785b      	ldrb	r3, [r3, #1]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d16b      	bne.n	800ac92 <USB_ActivateEndpoint+0x676>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	461a      	mov	r2, r3
 800abc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abca:	4413      	add	r3, r2
 800abcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	00da      	lsls	r2, r3, #3
 800abd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abd6:	4413      	add	r3, r2
 800abd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abe0:	881b      	ldrh	r3, [r3, #0]
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abe8:	b29a      	uxth	r2, r3
 800abea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abec:	801a      	strh	r2, [r3, #0]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	691b      	ldr	r3, [r3, #16]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10a      	bne.n	800ac0c <USB_ActivateEndpoint+0x5f0>
 800abf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abf8:	881b      	ldrh	r3, [r3, #0]
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac04:	b29a      	uxth	r2, r3
 800ac06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac08:	801a      	strh	r2, [r3, #0]
 800ac0a:	e05d      	b.n	800acc8 <USB_ActivateEndpoint+0x6ac>
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac12:	d81c      	bhi.n	800ac4e <USB_ActivateEndpoint+0x632>
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	691b      	ldr	r3, [r3, #16]
 800ac18:	085b      	lsrs	r3, r3, #1
 800ac1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	691b      	ldr	r3, [r3, #16]
 800ac22:	f003 0301 	and.w	r3, r3, #1
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d004      	beq.n	800ac34 <USB_ActivateEndpoint+0x618>
 800ac2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac2e:	3301      	adds	r3, #1
 800ac30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ac34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac36:	881b      	ldrh	r3, [r3, #0]
 800ac38:	b29a      	uxth	r2, r3
 800ac3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	029b      	lsls	r3, r3, #10
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	4313      	orrs	r3, r2
 800ac46:	b29a      	uxth	r2, r3
 800ac48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac4a:	801a      	strh	r2, [r3, #0]
 800ac4c:	e03c      	b.n	800acc8 <USB_ActivateEndpoint+0x6ac>
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	095b      	lsrs	r3, r3, #5
 800ac54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	691b      	ldr	r3, [r3, #16]
 800ac5c:	f003 031f 	and.w	r3, r3, #31
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d104      	bne.n	800ac6e <USB_ActivateEndpoint+0x652>
 800ac64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac68:	3b01      	subs	r3, #1
 800ac6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ac6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac70:	881b      	ldrh	r3, [r3, #0]
 800ac72:	b29a      	uxth	r2, r3
 800ac74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	029b      	lsls	r3, r3, #10
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac8a:	b29a      	uxth	r2, r3
 800ac8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac8e:	801a      	strh	r2, [r3, #0]
 800ac90:	e01a      	b.n	800acc8 <USB_ActivateEndpoint+0x6ac>
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	785b      	ldrb	r3, [r3, #1]
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d116      	bne.n	800acc8 <USB_ActivateEndpoint+0x6ac>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	461a      	mov	r2, r3
 800aca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acaa:	4413      	add	r3, r2
 800acac:	657b      	str	r3, [r7, #84]	@ 0x54
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	00da      	lsls	r2, r3, #3
 800acb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acb6:	4413      	add	r3, r2
 800acb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800acbc:	653b      	str	r3, [r7, #80]	@ 0x50
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	691b      	ldr	r3, [r3, #16]
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acc6:	801a      	strh	r2, [r3, #0]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	647b      	str	r3, [r7, #68]	@ 0x44
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	785b      	ldrb	r3, [r3, #1]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d16b      	bne.n	800adac <USB_ActivateEndpoint+0x790>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acde:	b29b      	uxth	r3, r3
 800ace0:	461a      	mov	r2, r3
 800ace2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace4:	4413      	add	r3, r2
 800ace6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	00da      	lsls	r2, r3, #3
 800acee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf0:	4413      	add	r3, r2
 800acf2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800acf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acfa:	881b      	ldrh	r3, [r3, #0]
 800acfc:	b29b      	uxth	r3, r3
 800acfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad02:	b29a      	uxth	r2, r3
 800ad04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad06:	801a      	strh	r2, [r3, #0]
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	691b      	ldr	r3, [r3, #16]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d10a      	bne.n	800ad26 <USB_ActivateEndpoint+0x70a>
 800ad10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad12:	881b      	ldrh	r3, [r3, #0]
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad22:	801a      	strh	r2, [r3, #0]
 800ad24:	e05b      	b.n	800adde <USB_ActivateEndpoint+0x7c2>
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	691b      	ldr	r3, [r3, #16]
 800ad2a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad2c:	d81c      	bhi.n	800ad68 <USB_ActivateEndpoint+0x74c>
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	085b      	lsrs	r3, r3, #1
 800ad34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	691b      	ldr	r3, [r3, #16]
 800ad3c:	f003 0301 	and.w	r3, r3, #1
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d004      	beq.n	800ad4e <USB_ActivateEndpoint+0x732>
 800ad44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad48:	3301      	adds	r3, #1
 800ad4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad50:	881b      	ldrh	r3, [r3, #0]
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	029b      	lsls	r3, r3, #10
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	b29a      	uxth	r2, r3
 800ad62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad64:	801a      	strh	r2, [r3, #0]
 800ad66:	e03a      	b.n	800adde <USB_ActivateEndpoint+0x7c2>
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	691b      	ldr	r3, [r3, #16]
 800ad6c:	095b      	lsrs	r3, r3, #5
 800ad6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	691b      	ldr	r3, [r3, #16]
 800ad76:	f003 031f 	and.w	r3, r3, #31
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d104      	bne.n	800ad88 <USB_ActivateEndpoint+0x76c>
 800ad7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad82:	3b01      	subs	r3, #1
 800ad84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8a:	881b      	ldrh	r3, [r3, #0]
 800ad8c:	b29a      	uxth	r2, r3
 800ad8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	029b      	lsls	r3, r3, #10
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ada0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ada4:	b29a      	uxth	r2, r3
 800ada6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada8:	801a      	strh	r2, [r3, #0]
 800adaa:	e018      	b.n	800adde <USB_ActivateEndpoint+0x7c2>
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	785b      	ldrb	r3, [r3, #1]
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d114      	bne.n	800adde <USB_ActivateEndpoint+0x7c2>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adba:	b29b      	uxth	r3, r3
 800adbc:	461a      	mov	r2, r3
 800adbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800adc0:	4413      	add	r3, r2
 800adc2:	647b      	str	r3, [r7, #68]	@ 0x44
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	00da      	lsls	r2, r3, #3
 800adca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800adcc:	4413      	add	r3, r2
 800adce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800add2:	643b      	str	r3, [r7, #64]	@ 0x40
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	691b      	ldr	r3, [r3, #16]
 800add8:	b29a      	uxth	r2, r3
 800adda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800addc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	4413      	add	r3, r2
 800ade8:	881b      	ldrh	r3, [r3, #0]
 800adea:	b29b      	uxth	r3, r3
 800adec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800adf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adf4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800adf6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800adf8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800adfc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800adfe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ae00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ae04:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	441a      	add	r2, r3
 800ae10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ae12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae22:	b29b      	uxth	r3, r3
 800ae24:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	009b      	lsls	r3, r3, #2
 800ae2e:	4413      	add	r3, r2
 800ae30:	881b      	ldrh	r3, [r3, #0]
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae3c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	441a      	add	r2, r3
 800ae48:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ae4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	8013      	strh	r3, [r2, #0]
 800ae5e:	e0bc      	b.n	800afda <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	4413      	add	r3, r2
 800ae6a:	881b      	ldrh	r3, [r3, #0]
 800ae6c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800ae70:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ae74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d01d      	beq.n	800aeb8 <USB_ActivateEndpoint+0x89c>
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	4413      	add	r3, r2
 800ae86:	881b      	ldrh	r3, [r3, #0]
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae92:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	781b      	ldrb	r3, [r3, #0]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	441a      	add	r2, r3
 800aea0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800aea4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aea8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aeac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aeb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeb4:	b29b      	uxth	r3, r3
 800aeb6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aeb8:	687a      	ldr	r2, [r7, #4]
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	4413      	add	r3, r2
 800aec2:	881b      	ldrh	r3, [r3, #0]
 800aec4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800aec8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800aecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d01d      	beq.n	800af10 <USB_ActivateEndpoint+0x8f4>
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	4413      	add	r3, r2
 800aede:	881b      	ldrh	r3, [r3, #0]
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeea:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	441a      	add	r2, r3
 800aef8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800aefc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af08:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	78db      	ldrb	r3, [r3, #3]
 800af14:	2b01      	cmp	r3, #1
 800af16:	d024      	beq.n	800af62 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	781b      	ldrb	r3, [r3, #0]
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	4413      	add	r3, r2
 800af22:	881b      	ldrh	r3, [r3, #0]
 800af24:	b29b      	uxth	r3, r3
 800af26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af2e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800af32:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800af36:	f083 0320 	eor.w	r3, r3, #32
 800af3a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	009b      	lsls	r3, r3, #2
 800af46:	441a      	add	r2, r3
 800af48:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800af4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	8013      	strh	r3, [r2, #0]
 800af60:	e01d      	b.n	800af9e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800af62:	687a      	ldr	r2, [r7, #4]
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	4413      	add	r3, r2
 800af6c:	881b      	ldrh	r3, [r3, #0]
 800af6e:	b29b      	uxth	r3, r3
 800af70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af78:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	441a      	add	r2, r3
 800af86:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800af8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	009b      	lsls	r3, r3, #2
 800afa6:	4413      	add	r3, r2
 800afa8:	881b      	ldrh	r3, [r3, #0]
 800afaa:	b29b      	uxth	r3, r3
 800afac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800afb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afb4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	009b      	lsls	r3, r3, #2
 800afc0:	441a      	add	r2, r3
 800afc2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800afc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800afda:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800afde:	4618      	mov	r0, r3
 800afe0:	379c      	adds	r7, #156	@ 0x9c
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop

0800afec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800afec:	b480      	push	{r7}
 800afee:	b08d      	sub	sp, #52	@ 0x34
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	7b1b      	ldrb	r3, [r3, #12]
 800affa:	2b00      	cmp	r3, #0
 800affc:	f040 808e 	bne.w	800b11c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	785b      	ldrb	r3, [r3, #1]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d044      	beq.n	800b092 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	009b      	lsls	r3, r3, #2
 800b010:	4413      	add	r3, r2
 800b012:	881b      	ldrh	r3, [r3, #0]
 800b014:	81bb      	strh	r3, [r7, #12]
 800b016:	89bb      	ldrh	r3, [r7, #12]
 800b018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d01b      	beq.n	800b058 <USB_DeactivateEndpoint+0x6c>
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	781b      	ldrb	r3, [r3, #0]
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	4413      	add	r3, r2
 800b02a:	881b      	ldrh	r3, [r3, #0]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b036:	817b      	strh	r3, [r7, #10]
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	781b      	ldrb	r3, [r3, #0]
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	441a      	add	r2, r3
 800b042:	897b      	ldrh	r3, [r7, #10]
 800b044:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b048:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b04c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b050:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b054:	b29b      	uxth	r3, r3
 800b056:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	4413      	add	r3, r2
 800b062:	881b      	ldrh	r3, [r3, #0]
 800b064:	b29b      	uxth	r3, r3
 800b066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b06a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b06e:	813b      	strh	r3, [r7, #8]
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	441a      	add	r2, r3
 800b07a:	893b      	ldrh	r3, [r7, #8]
 800b07c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b080:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	8013      	strh	r3, [r2, #0]
 800b090:	e192      	b.n	800b3b8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	4413      	add	r3, r2
 800b09c:	881b      	ldrh	r3, [r3, #0]
 800b09e:	827b      	strh	r3, [r7, #18]
 800b0a0:	8a7b      	ldrh	r3, [r7, #18]
 800b0a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d01b      	beq.n	800b0e2 <USB_DeactivateEndpoint+0xf6>
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	4413      	add	r3, r2
 800b0b4:	881b      	ldrh	r3, [r3, #0]
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0c0:	823b      	strh	r3, [r7, #16]
 800b0c2:	687a      	ldr	r2, [r7, #4]
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	441a      	add	r2, r3
 800b0cc:	8a3b      	ldrh	r3, [r7, #16]
 800b0ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b0da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	881b      	ldrh	r3, [r3, #0]
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0f8:	81fb      	strh	r3, [r7, #14]
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	441a      	add	r2, r3
 800b104:	89fb      	ldrh	r3, [r7, #14]
 800b106:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b10a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b10e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b116:	b29b      	uxth	r3, r3
 800b118:	8013      	strh	r3, [r2, #0]
 800b11a:	e14d      	b.n	800b3b8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	785b      	ldrb	r3, [r3, #1]
 800b120:	2b00      	cmp	r3, #0
 800b122:	f040 80a5 	bne.w	800b270 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	4413      	add	r3, r2
 800b130:	881b      	ldrh	r3, [r3, #0]
 800b132:	843b      	strh	r3, [r7, #32]
 800b134:	8c3b      	ldrh	r3, [r7, #32]
 800b136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d01b      	beq.n	800b176 <USB_DeactivateEndpoint+0x18a>
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	881b      	ldrh	r3, [r3, #0]
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b154:	83fb      	strh	r3, [r7, #30]
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	441a      	add	r2, r3
 800b160:	8bfb      	ldrh	r3, [r7, #30]
 800b162:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b166:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b16a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b16e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b172:	b29b      	uxth	r3, r3
 800b174:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	4413      	add	r3, r2
 800b180:	881b      	ldrh	r3, [r3, #0]
 800b182:	83bb      	strh	r3, [r7, #28]
 800b184:	8bbb      	ldrh	r3, [r7, #28]
 800b186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d01b      	beq.n	800b1c6 <USB_DeactivateEndpoint+0x1da>
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	4413      	add	r3, r2
 800b198:	881b      	ldrh	r3, [r3, #0]
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1a4:	837b      	strh	r3, [r7, #26]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	009b      	lsls	r3, r3, #2
 800b1ae:	441a      	add	r2, r3
 800b1b0:	8b7b      	ldrh	r3, [r7, #26]
 800b1b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b1c2:	b29b      	uxth	r3, r3
 800b1c4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	881b      	ldrh	r3, [r3, #0]
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1dc:	833b      	strh	r3, [r7, #24]
 800b1de:	687a      	ldr	r2, [r7, #4]
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	441a      	add	r2, r3
 800b1e8:	8b3b      	ldrh	r3, [r7, #24]
 800b1ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	881b      	ldrh	r3, [r3, #0]
 800b20a:	b29b      	uxth	r3, r3
 800b20c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b214:	82fb      	strh	r3, [r7, #22]
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	441a      	add	r2, r3
 800b220:	8afb      	ldrh	r3, [r7, #22]
 800b222:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b226:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b22a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b22e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b232:	b29b      	uxth	r3, r3
 800b234:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	4413      	add	r3, r2
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	b29b      	uxth	r3, r3
 800b244:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b24c:	82bb      	strh	r3, [r7, #20]
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	441a      	add	r2, r3
 800b258:	8abb      	ldrh	r3, [r7, #20]
 800b25a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b25e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	8013      	strh	r3, [r2, #0]
 800b26e:	e0a3      	b.n	800b3b8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	4413      	add	r3, r2
 800b27a:	881b      	ldrh	r3, [r3, #0]
 800b27c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b27e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b280:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b284:	2b00      	cmp	r3, #0
 800b286:	d01b      	beq.n	800b2c0 <USB_DeactivateEndpoint+0x2d4>
 800b288:	687a      	ldr	r2, [r7, #4]
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	4413      	add	r3, r2
 800b292:	881b      	ldrh	r3, [r3, #0]
 800b294:	b29b      	uxth	r3, r3
 800b296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b29a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b29e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b2a0:	687a      	ldr	r2, [r7, #4]
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	441a      	add	r2, r3
 800b2aa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b2ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b2b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	009b      	lsls	r3, r3, #2
 800b2c8:	4413      	add	r3, r2
 800b2ca:	881b      	ldrh	r3, [r3, #0]
 800b2cc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b2ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b2d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d01b      	beq.n	800b310 <USB_DeactivateEndpoint+0x324>
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	4413      	add	r3, r2
 800b2e2:	881b      	ldrh	r3, [r3, #0]
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b2f0:	687a      	ldr	r2, [r7, #4]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	441a      	add	r2, r3
 800b2fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b2fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b300:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b304:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b308:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	4413      	add	r3, r2
 800b31a:	881b      	ldrh	r3, [r3, #0]
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b326:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	441a      	add	r2, r3
 800b332:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b334:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b338:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b33c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b344:	b29b      	uxth	r3, r3
 800b346:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	4413      	add	r3, r2
 800b352:	881b      	ldrh	r3, [r3, #0]
 800b354:	b29b      	uxth	r3, r3
 800b356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b35a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b35e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	441a      	add	r2, r3
 800b36a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b36c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b370:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b374:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	4413      	add	r3, r2
 800b38a:	881b      	ldrh	r3, [r3, #0]
 800b38c:	b29b      	uxth	r3, r3
 800b38e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b396:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	441a      	add	r2, r3
 800b3a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b3a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3734      	adds	r7, #52	@ 0x34
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr

0800b3c6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b0ac      	sub	sp, #176	@ 0xb0
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
 800b3ce:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	785b      	ldrb	r3, [r3, #1]
 800b3d4:	2b01      	cmp	r3, #1
 800b3d6:	f040 84ca 	bne.w	800bd6e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	699a      	ldr	r2, [r3, #24]
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	691b      	ldr	r3, [r3, #16]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d904      	bls.n	800b3f0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	691b      	ldr	r3, [r3, #16]
 800b3ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3ee:	e003      	b.n	800b3f8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	7b1b      	ldrb	r3, [r3, #12]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d122      	bne.n	800b446 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	6959      	ldr	r1, [r3, #20]
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	88da      	ldrh	r2, [r3, #6]
 800b408:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f000 febd 	bl	800c18e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	613b      	str	r3, [r7, #16]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b41e:	b29b      	uxth	r3, r3
 800b420:	461a      	mov	r2, r3
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	4413      	add	r3, r2
 800b426:	613b      	str	r3, [r7, #16]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	00da      	lsls	r2, r3, #3
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	4413      	add	r3, r2
 800b432:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b436:	60fb      	str	r3, [r7, #12]
 800b438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b43c:	b29a      	uxth	r2, r3
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	801a      	strh	r2, [r3, #0]
 800b442:	f000 bc6f 	b.w	800bd24 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	78db      	ldrb	r3, [r3, #3]
 800b44a:	2b02      	cmp	r3, #2
 800b44c:	f040 831e 	bne.w	800ba8c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	6a1a      	ldr	r2, [r3, #32]
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	691b      	ldr	r3, [r3, #16]
 800b458:	429a      	cmp	r2, r3
 800b45a:	f240 82cf 	bls.w	800b9fc <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b45e:	687a      	ldr	r2, [r7, #4]
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	009b      	lsls	r3, r3, #2
 800b466:	4413      	add	r3, r2
 800b468:	881b      	ldrh	r3, [r3, #0]
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b470:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b474:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	441a      	add	r2, r3
 800b482:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b486:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b48a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b48e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b496:	b29b      	uxth	r3, r3
 800b498:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	6a1a      	ldr	r2, [r3, #32]
 800b49e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4a2:	1ad2      	subs	r2, r2, r3
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b4a8:	687a      	ldr	r2, [r7, #4]
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	781b      	ldrb	r3, [r3, #0]
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	4413      	add	r3, r2
 800b4b2:	881b      	ldrh	r3, [r3, #0]
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f000 814f 	beq.w	800b75e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	785b      	ldrb	r3, [r3, #1]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d16b      	bne.n	800b5a4 <USB_EPStartXfer+0x1de>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	461a      	mov	r2, r3
 800b4da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4dc:	4413      	add	r3, r2
 800b4de:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	00da      	lsls	r2, r3, #3
 800b4e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e8:	4413      	add	r3, r2
 800b4ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f2:	881b      	ldrh	r3, [r3, #0]
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4fa:	b29a      	uxth	r2, r3
 800b4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fe:	801a      	strh	r2, [r3, #0]
 800b500:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b504:	2b00      	cmp	r3, #0
 800b506:	d10a      	bne.n	800b51e <USB_EPStartXfer+0x158>
 800b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50a:	881b      	ldrh	r3, [r3, #0]
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b512:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b516:	b29a      	uxth	r2, r3
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	801a      	strh	r2, [r3, #0]
 800b51c:	e05b      	b.n	800b5d6 <USB_EPStartXfer+0x210>
 800b51e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b522:	2b3e      	cmp	r3, #62	@ 0x3e
 800b524:	d81c      	bhi.n	800b560 <USB_EPStartXfer+0x19a>
 800b526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b52a:	085b      	lsrs	r3, r3, #1
 800b52c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b534:	f003 0301 	and.w	r3, r3, #1
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d004      	beq.n	800b546 <USB_EPStartXfer+0x180>
 800b53c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b540:	3301      	adds	r3, #1
 800b542:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	881b      	ldrh	r3, [r3, #0]
 800b54a:	b29a      	uxth	r2, r3
 800b54c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b550:	b29b      	uxth	r3, r3
 800b552:	029b      	lsls	r3, r3, #10
 800b554:	b29b      	uxth	r3, r3
 800b556:	4313      	orrs	r3, r2
 800b558:	b29a      	uxth	r2, r3
 800b55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55c:	801a      	strh	r2, [r3, #0]
 800b55e:	e03a      	b.n	800b5d6 <USB_EPStartXfer+0x210>
 800b560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b564:	095b      	lsrs	r3, r3, #5
 800b566:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b56a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b56e:	f003 031f 	and.w	r3, r3, #31
 800b572:	2b00      	cmp	r3, #0
 800b574:	d104      	bne.n	800b580 <USB_EPStartXfer+0x1ba>
 800b576:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b57a:	3b01      	subs	r3, #1
 800b57c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b582:	881b      	ldrh	r3, [r3, #0]
 800b584:	b29a      	uxth	r2, r3
 800b586:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	029b      	lsls	r3, r3, #10
 800b58e:	b29b      	uxth	r3, r3
 800b590:	4313      	orrs	r3, r2
 800b592:	b29b      	uxth	r3, r3
 800b594:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b598:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b59c:	b29a      	uxth	r2, r3
 800b59e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5a0:	801a      	strh	r2, [r3, #0]
 800b5a2:	e018      	b.n	800b5d6 <USB_EPStartXfer+0x210>
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	785b      	ldrb	r3, [r3, #1]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d114      	bne.n	800b5d6 <USB_EPStartXfer+0x210>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b8:	4413      	add	r3, r2
 800b5ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	00da      	lsls	r2, r3, #3
 800b5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c4:	4413      	add	r3, r2
 800b5c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d0:	b29a      	uxth	r2, r3
 800b5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	895b      	ldrh	r3, [r3, #10]
 800b5da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	6959      	ldr	r1, [r3, #20]
 800b5e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f000 fdce 	bl	800c18e <USB_WritePMA>
            ep->xfer_buff += len;
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	695a      	ldr	r2, [r3, #20]
 800b5f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5fa:	441a      	add	r2, r3
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	6a1a      	ldr	r2, [r3, #32]
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	429a      	cmp	r2, r3
 800b60a:	d907      	bls.n	800b61c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	6a1a      	ldr	r2, [r3, #32]
 800b610:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b614:	1ad2      	subs	r2, r2, r3
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	621a      	str	r2, [r3, #32]
 800b61a:	e006      	b.n	800b62a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	6a1b      	ldr	r3, [r3, #32]
 800b620:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	2200      	movs	r2, #0
 800b628:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	785b      	ldrb	r3, [r3, #1]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d16b      	bne.n	800b70a <USB_EPStartXfer+0x344>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	61bb      	str	r3, [r7, #24]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	461a      	mov	r2, r3
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	4413      	add	r3, r2
 800b644:	61bb      	str	r3, [r7, #24]
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	781b      	ldrb	r3, [r3, #0]
 800b64a:	00da      	lsls	r2, r3, #3
 800b64c:	69bb      	ldr	r3, [r7, #24]
 800b64e:	4413      	add	r3, r2
 800b650:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b654:	617b      	str	r3, [r7, #20]
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	881b      	ldrh	r3, [r3, #0]
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b660:	b29a      	uxth	r2, r3
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	801a      	strh	r2, [r3, #0]
 800b666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d10a      	bne.n	800b684 <USB_EPStartXfer+0x2be>
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	881b      	ldrh	r3, [r3, #0]
 800b672:	b29b      	uxth	r3, r3
 800b674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b67c:	b29a      	uxth	r2, r3
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	801a      	strh	r2, [r3, #0]
 800b682:	e05d      	b.n	800b740 <USB_EPStartXfer+0x37a>
 800b684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b688:	2b3e      	cmp	r3, #62	@ 0x3e
 800b68a:	d81c      	bhi.n	800b6c6 <USB_EPStartXfer+0x300>
 800b68c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b690:	085b      	lsrs	r3, r3, #1
 800b692:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d004      	beq.n	800b6ac <USB_EPStartXfer+0x2e6>
 800b6a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	881b      	ldrh	r3, [r3, #0]
 800b6b0:	b29a      	uxth	r2, r3
 800b6b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	029b      	lsls	r3, r3, #10
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	801a      	strh	r2, [r3, #0]
 800b6c4:	e03c      	b.n	800b740 <USB_EPStartXfer+0x37a>
 800b6c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ca:	095b      	lsrs	r3, r3, #5
 800b6cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6d4:	f003 031f 	and.w	r3, r3, #31
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d104      	bne.n	800b6e6 <USB_EPStartXfer+0x320>
 800b6dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6e0:	3b01      	subs	r3, #1
 800b6e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	881b      	ldrh	r3, [r3, #0]
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6f0:	b29b      	uxth	r3, r3
 800b6f2:	029b      	lsls	r3, r3, #10
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b702:	b29a      	uxth	r2, r3
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	801a      	strh	r2, [r3, #0]
 800b708:	e01a      	b.n	800b740 <USB_EPStartXfer+0x37a>
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	785b      	ldrb	r3, [r3, #1]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d116      	bne.n	800b740 <USB_EPStartXfer+0x37a>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	623b      	str	r3, [r7, #32]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	461a      	mov	r2, r3
 800b720:	6a3b      	ldr	r3, [r7, #32]
 800b722:	4413      	add	r3, r2
 800b724:	623b      	str	r3, [r7, #32]
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	00da      	lsls	r2, r3, #3
 800b72c:	6a3b      	ldr	r3, [r7, #32]
 800b72e:	4413      	add	r3, r2
 800b730:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b734:	61fb      	str	r3, [r7, #28]
 800b736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b73a:	b29a      	uxth	r2, r3
 800b73c:	69fb      	ldr	r3, [r7, #28]
 800b73e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	891b      	ldrh	r3, [r3, #8]
 800b744:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	6959      	ldr	r1, [r3, #20]
 800b74c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b750:	b29b      	uxth	r3, r3
 800b752:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 fd19 	bl	800c18e <USB_WritePMA>
 800b75c:	e2e2      	b.n	800bd24 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	785b      	ldrb	r3, [r3, #1]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d16b      	bne.n	800b83e <USB_EPStartXfer+0x478>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b770:	b29b      	uxth	r3, r3
 800b772:	461a      	mov	r2, r3
 800b774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b776:	4413      	add	r3, r2
 800b778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	00da      	lsls	r2, r3, #3
 800b780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b782:	4413      	add	r3, r2
 800b784:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b788:	647b      	str	r3, [r7, #68]	@ 0x44
 800b78a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b78c:	881b      	ldrh	r3, [r3, #0]
 800b78e:	b29b      	uxth	r3, r3
 800b790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b794:	b29a      	uxth	r2, r3
 800b796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b798:	801a      	strh	r2, [r3, #0]
 800b79a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10a      	bne.n	800b7b8 <USB_EPStartXfer+0x3f2>
 800b7a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7a4:	881b      	ldrh	r3, [r3, #0]
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7b4:	801a      	strh	r2, [r3, #0]
 800b7b6:	e05d      	b.n	800b874 <USB_EPStartXfer+0x4ae>
 800b7b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7be:	d81c      	bhi.n	800b7fa <USB_EPStartXfer+0x434>
 800b7c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7c4:	085b      	lsrs	r3, r3, #1
 800b7c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ce:	f003 0301 	and.w	r3, r3, #1
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d004      	beq.n	800b7e0 <USB_EPStartXfer+0x41a>
 800b7d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7da:	3301      	adds	r3, #1
 800b7dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7e2:	881b      	ldrh	r3, [r3, #0]
 800b7e4:	b29a      	uxth	r2, r3
 800b7e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7ea:	b29b      	uxth	r3, r3
 800b7ec:	029b      	lsls	r3, r3, #10
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	4313      	orrs	r3, r2
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7f6:	801a      	strh	r2, [r3, #0]
 800b7f8:	e03c      	b.n	800b874 <USB_EPStartXfer+0x4ae>
 800b7fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7fe:	095b      	lsrs	r3, r3, #5
 800b800:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b808:	f003 031f 	and.w	r3, r3, #31
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d104      	bne.n	800b81a <USB_EPStartXfer+0x454>
 800b810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b814:	3b01      	subs	r3, #1
 800b816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b81a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b81c:	881b      	ldrh	r3, [r3, #0]
 800b81e:	b29a      	uxth	r2, r3
 800b820:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b824:	b29b      	uxth	r3, r3
 800b826:	029b      	lsls	r3, r3, #10
 800b828:	b29b      	uxth	r3, r3
 800b82a:	4313      	orrs	r3, r2
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b836:	b29a      	uxth	r2, r3
 800b838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b83a:	801a      	strh	r2, [r3, #0]
 800b83c:	e01a      	b.n	800b874 <USB_EPStartXfer+0x4ae>
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	785b      	ldrb	r3, [r3, #1]
 800b842:	2b01      	cmp	r3, #1
 800b844:	d116      	bne.n	800b874 <USB_EPStartXfer+0x4ae>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	653b      	str	r3, [r7, #80]	@ 0x50
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b850:	b29b      	uxth	r3, r3
 800b852:	461a      	mov	r2, r3
 800b854:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b856:	4413      	add	r3, r2
 800b858:	653b      	str	r3, [r7, #80]	@ 0x50
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	00da      	lsls	r2, r3, #3
 800b860:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b862:	4413      	add	r3, r2
 800b864:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b868:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b86a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b86e:	b29a      	uxth	r2, r3
 800b870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b872:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	891b      	ldrh	r3, [r3, #8]
 800b878:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	6959      	ldr	r1, [r3, #20]
 800b880:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b884:	b29b      	uxth	r3, r3
 800b886:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fc7f 	bl	800c18e <USB_WritePMA>
            ep->xfer_buff += len;
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	695a      	ldr	r2, [r3, #20]
 800b894:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b898:	441a      	add	r2, r3
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	6a1a      	ldr	r2, [r3, #32]
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	691b      	ldr	r3, [r3, #16]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d907      	bls.n	800b8ba <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	6a1a      	ldr	r2, [r3, #32]
 800b8ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8b2:	1ad2      	subs	r2, r2, r3
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	621a      	str	r2, [r3, #32]
 800b8b8:	e006      	b.n	800b8c8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	6a1b      	ldr	r3, [r3, #32]
 800b8be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	785b      	ldrb	r3, [r3, #1]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d16b      	bne.n	800b9ac <USB_EPStartXfer+0x5e6>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8de:	b29b      	uxth	r3, r3
 800b8e0:	461a      	mov	r2, r3
 800b8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8e4:	4413      	add	r3, r2
 800b8e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	781b      	ldrb	r3, [r3, #0]
 800b8ec:	00da      	lsls	r2, r3, #3
 800b8ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8f0:	4413      	add	r3, r2
 800b8f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b8f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8fa:	881b      	ldrh	r3, [r3, #0]
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b902:	b29a      	uxth	r2, r3
 800b904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b906:	801a      	strh	r2, [r3, #0]
 800b908:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d10a      	bne.n	800b926 <USB_EPStartXfer+0x560>
 800b910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b912:	881b      	ldrh	r3, [r3, #0]
 800b914:	b29b      	uxth	r3, r3
 800b916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b91a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b91e:	b29a      	uxth	r2, r3
 800b920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b922:	801a      	strh	r2, [r3, #0]
 800b924:	e05b      	b.n	800b9de <USB_EPStartXfer+0x618>
 800b926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b92a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b92c:	d81c      	bhi.n	800b968 <USB_EPStartXfer+0x5a2>
 800b92e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b932:	085b      	lsrs	r3, r3, #1
 800b934:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b938:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b93c:	f003 0301 	and.w	r3, r3, #1
 800b940:	2b00      	cmp	r3, #0
 800b942:	d004      	beq.n	800b94e <USB_EPStartXfer+0x588>
 800b944:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b948:	3301      	adds	r3, #1
 800b94a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b950:	881b      	ldrh	r3, [r3, #0]
 800b952:	b29a      	uxth	r2, r3
 800b954:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b958:	b29b      	uxth	r3, r3
 800b95a:	029b      	lsls	r3, r3, #10
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	4313      	orrs	r3, r2
 800b960:	b29a      	uxth	r2, r3
 800b962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b964:	801a      	strh	r2, [r3, #0]
 800b966:	e03a      	b.n	800b9de <USB_EPStartXfer+0x618>
 800b968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b96c:	095b      	lsrs	r3, r3, #5
 800b96e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b976:	f003 031f 	and.w	r3, r3, #31
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d104      	bne.n	800b988 <USB_EPStartXfer+0x5c2>
 800b97e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b982:	3b01      	subs	r3, #1
 800b984:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b98a:	881b      	ldrh	r3, [r3, #0]
 800b98c:	b29a      	uxth	r2, r3
 800b98e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b992:	b29b      	uxth	r3, r3
 800b994:	029b      	lsls	r3, r3, #10
 800b996:	b29b      	uxth	r3, r3
 800b998:	4313      	orrs	r3, r2
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9a4:	b29a      	uxth	r2, r3
 800b9a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9a8:	801a      	strh	r2, [r3, #0]
 800b9aa:	e018      	b.n	800b9de <USB_EPStartXfer+0x618>
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	785b      	ldrb	r3, [r3, #1]
 800b9b0:	2b01      	cmp	r3, #1
 800b9b2:	d114      	bne.n	800b9de <USB_EPStartXfer+0x618>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	461a      	mov	r2, r3
 800b9be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9c0:	4413      	add	r3, r2
 800b9c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	00da      	lsls	r2, r3, #3
 800b9ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9cc:	4413      	add	r3, r2
 800b9ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	895b      	ldrh	r3, [r3, #10]
 800b9e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	6959      	ldr	r1, [r3, #20]
 800b9ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 fbca 	bl	800c18e <USB_WritePMA>
 800b9fa:	e193      	b.n	800bd24 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	6a1b      	ldr	r3, [r3, #32]
 800ba00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ba04:	687a      	ldr	r2, [r7, #4]
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	4413      	add	r3, r2
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ba16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba1a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	781b      	ldrb	r3, [r3, #0]
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	441a      	add	r2, r3
 800ba28:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ba2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba50:	4413      	add	r3, r2
 800ba52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	00da      	lsls	r2, r3, #3
 800ba5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba5c:	4413      	add	r3, r2
 800ba5e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ba62:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba6c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	891b      	ldrh	r3, [r3, #8]
 800ba72:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	6959      	ldr	r1, [r3, #20]
 800ba7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fb82 	bl	800c18e <USB_WritePMA>
 800ba8a:	e14b      	b.n	800bd24 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	6a1a      	ldr	r2, [r3, #32]
 800ba90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba94:	1ad2      	subs	r2, r2, r3
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	009b      	lsls	r3, r3, #2
 800baa2:	4413      	add	r3, r2
 800baa4:	881b      	ldrh	r3, [r3, #0]
 800baa6:	b29b      	uxth	r3, r3
 800baa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baac:	2b00      	cmp	r3, #0
 800baae:	f000 809a 	beq.w	800bbe6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	673b      	str	r3, [r7, #112]	@ 0x70
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	785b      	ldrb	r3, [r3, #1]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d16b      	bne.n	800bb96 <USB_EPStartXfer+0x7d0>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bac8:	b29b      	uxth	r3, r3
 800baca:	461a      	mov	r2, r3
 800bacc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bace:	4413      	add	r3, r2
 800bad0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	00da      	lsls	r2, r3, #3
 800bad8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bada:	4413      	add	r3, r2
 800badc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bae0:	667b      	str	r3, [r7, #100]	@ 0x64
 800bae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bae4:	881b      	ldrh	r3, [r3, #0]
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800baec:	b29a      	uxth	r2, r3
 800baee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800baf0:	801a      	strh	r2, [r3, #0]
 800baf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d10a      	bne.n	800bb10 <USB_EPStartXfer+0x74a>
 800bafa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bafc:	881b      	ldrh	r3, [r3, #0]
 800bafe:	b29b      	uxth	r3, r3
 800bb00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb08:	b29a      	uxth	r2, r3
 800bb0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb0c:	801a      	strh	r2, [r3, #0]
 800bb0e:	e05b      	b.n	800bbc8 <USB_EPStartXfer+0x802>
 800bb10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb14:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb16:	d81c      	bhi.n	800bb52 <USB_EPStartXfer+0x78c>
 800bb18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb1c:	085b      	lsrs	r3, r3, #1
 800bb1e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb26:	f003 0301 	and.w	r3, r3, #1
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d004      	beq.n	800bb38 <USB_EPStartXfer+0x772>
 800bb2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb32:	3301      	adds	r3, #1
 800bb34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb3a:	881b      	ldrh	r3, [r3, #0]
 800bb3c:	b29a      	uxth	r2, r3
 800bb3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	029b      	lsls	r3, r3, #10
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	b29a      	uxth	r2, r3
 800bb4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb4e:	801a      	strh	r2, [r3, #0]
 800bb50:	e03a      	b.n	800bbc8 <USB_EPStartXfer+0x802>
 800bb52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb56:	095b      	lsrs	r3, r3, #5
 800bb58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb60:	f003 031f 	and.w	r3, r3, #31
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d104      	bne.n	800bb72 <USB_EPStartXfer+0x7ac>
 800bb68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb74:	881b      	ldrh	r3, [r3, #0]
 800bb76:	b29a      	uxth	r2, r3
 800bb78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	029b      	lsls	r3, r3, #10
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	4313      	orrs	r3, r2
 800bb84:	b29b      	uxth	r3, r3
 800bb86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb8e:	b29a      	uxth	r2, r3
 800bb90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb92:	801a      	strh	r2, [r3, #0]
 800bb94:	e018      	b.n	800bbc8 <USB_EPStartXfer+0x802>
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	785b      	ldrb	r3, [r3, #1]
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d114      	bne.n	800bbc8 <USB_EPStartXfer+0x802>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bba4:	b29b      	uxth	r3, r3
 800bba6:	461a      	mov	r2, r3
 800bba8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbaa:	4413      	add	r3, r2
 800bbac:	673b      	str	r3, [r7, #112]	@ 0x70
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	781b      	ldrb	r3, [r3, #0]
 800bbb2:	00da      	lsls	r2, r3, #3
 800bbb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbb6:	4413      	add	r3, r2
 800bbb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bbbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bbbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc2:	b29a      	uxth	r2, r3
 800bbc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbc6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	895b      	ldrh	r3, [r3, #10]
 800bbcc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	6959      	ldr	r1, [r3, #20]
 800bbd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbd8:	b29b      	uxth	r3, r3
 800bbda:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f000 fad5 	bl	800c18e <USB_WritePMA>
 800bbe4:	e09e      	b.n	800bd24 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	785b      	ldrb	r3, [r3, #1]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d16b      	bne.n	800bcc6 <USB_EPStartXfer+0x900>
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bbfe:	4413      	add	r3, r2
 800bc00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	781b      	ldrb	r3, [r3, #0]
 800bc06:	00da      	lsls	r2, r3, #3
 800bc08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bc0a:	4413      	add	r3, r2
 800bc0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc10:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bc12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc14:	881b      	ldrh	r3, [r3, #0]
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc1c:	b29a      	uxth	r2, r3
 800bc1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc20:	801a      	strh	r2, [r3, #0]
 800bc22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d10a      	bne.n	800bc40 <USB_EPStartXfer+0x87a>
 800bc2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc2c:	881b      	ldrh	r3, [r3, #0]
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc38:	b29a      	uxth	r2, r3
 800bc3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc3c:	801a      	strh	r2, [r3, #0]
 800bc3e:	e063      	b.n	800bd08 <USB_EPStartXfer+0x942>
 800bc40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc44:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc46:	d81c      	bhi.n	800bc82 <USB_EPStartXfer+0x8bc>
 800bc48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc4c:	085b      	lsrs	r3, r3, #1
 800bc4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc56:	f003 0301 	and.w	r3, r3, #1
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d004      	beq.n	800bc68 <USB_EPStartXfer+0x8a2>
 800bc5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc62:	3301      	adds	r3, #1
 800bc64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc6a:	881b      	ldrh	r3, [r3, #0]
 800bc6c:	b29a      	uxth	r2, r3
 800bc6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc72:	b29b      	uxth	r3, r3
 800bc74:	029b      	lsls	r3, r3, #10
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	b29a      	uxth	r2, r3
 800bc7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc7e:	801a      	strh	r2, [r3, #0]
 800bc80:	e042      	b.n	800bd08 <USB_EPStartXfer+0x942>
 800bc82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc86:	095b      	lsrs	r3, r3, #5
 800bc88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc90:	f003 031f 	and.w	r3, r3, #31
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d104      	bne.n	800bca2 <USB_EPStartXfer+0x8dc>
 800bc98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc9c:	3b01      	subs	r3, #1
 800bc9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bca2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bca4:	881b      	ldrh	r3, [r3, #0]
 800bca6:	b29a      	uxth	r2, r3
 800bca8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	029b      	lsls	r3, r3, #10
 800bcb0:	b29b      	uxth	r3, r3
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcbe:	b29a      	uxth	r2, r3
 800bcc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcc2:	801a      	strh	r2, [r3, #0]
 800bcc4:	e020      	b.n	800bd08 <USB_EPStartXfer+0x942>
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	785b      	ldrb	r3, [r3, #1]
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d11c      	bne.n	800bd08 <USB_EPStartXfer+0x942>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	461a      	mov	r2, r3
 800bcde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bce2:	4413      	add	r3, r2
 800bce4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	781b      	ldrb	r3, [r3, #0]
 800bcec:	00da      	lsls	r2, r3, #3
 800bcee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcf2:	4413      	add	r3, r2
 800bcf4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd00:	b29a      	uxth	r2, r3
 800bd02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bd06:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	891b      	ldrh	r3, [r3, #8]
 800bd0c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	6959      	ldr	r1, [r3, #20]
 800bd14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 fa35 	bl	800c18e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bd24:	687a      	ldr	r2, [r7, #4]
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	009b      	lsls	r3, r3, #2
 800bd2c:	4413      	add	r3, r2
 800bd2e:	881b      	ldrh	r3, [r3, #0]
 800bd30:	b29b      	uxth	r3, r3
 800bd32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd3a:	817b      	strh	r3, [r7, #10]
 800bd3c:	897b      	ldrh	r3, [r7, #10]
 800bd3e:	f083 0310 	eor.w	r3, r3, #16
 800bd42:	817b      	strh	r3, [r7, #10]
 800bd44:	897b      	ldrh	r3, [r7, #10]
 800bd46:	f083 0320 	eor.w	r3, r3, #32
 800bd4a:	817b      	strh	r3, [r7, #10]
 800bd4c:	687a      	ldr	r2, [r7, #4]
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	441a      	add	r2, r3
 800bd56:	897b      	ldrh	r3, [r7, #10]
 800bd58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd68:	b29b      	uxth	r3, r3
 800bd6a:	8013      	strh	r3, [r2, #0]
 800bd6c:	e0d5      	b.n	800bf1a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	7b1b      	ldrb	r3, [r3, #12]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d156      	bne.n	800be24 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	699b      	ldr	r3, [r3, #24]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d122      	bne.n	800bdc4 <USB_EPStartXfer+0x9fe>
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	78db      	ldrb	r3, [r3, #3]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d11e      	bne.n	800bdc4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bd86:	687a      	ldr	r2, [r7, #4]
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	781b      	ldrb	r3, [r3, #0]
 800bd8c:	009b      	lsls	r3, r3, #2
 800bd8e:	4413      	add	r3, r2
 800bd90:	881b      	ldrh	r3, [r3, #0]
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd9c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	009b      	lsls	r3, r3, #2
 800bda8:	441a      	add	r2, r3
 800bdaa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bdae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdb6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bdba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	8013      	strh	r3, [r2, #0]
 800bdc2:	e01d      	b.n	800be00 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	781b      	ldrb	r3, [r3, #0]
 800bdca:	009b      	lsls	r3, r3, #2
 800bdcc:	4413      	add	r3, r2
 800bdce:	881b      	ldrh	r3, [r3, #0]
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bdd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdda:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	441a      	add	r2, r3
 800bde8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800bdec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdfc:	b29b      	uxth	r3, r3
 800bdfe:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	699a      	ldr	r2, [r3, #24]
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	691b      	ldr	r3, [r3, #16]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d907      	bls.n	800be1c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	699a      	ldr	r2, [r3, #24]
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	691b      	ldr	r3, [r3, #16]
 800be14:	1ad2      	subs	r2, r2, r3
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	619a      	str	r2, [r3, #24]
 800be1a:	e054      	b.n	800bec6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	2200      	movs	r2, #0
 800be20:	619a      	str	r2, [r3, #24]
 800be22:	e050      	b.n	800bec6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	78db      	ldrb	r3, [r3, #3]
 800be28:	2b02      	cmp	r3, #2
 800be2a:	d142      	bne.n	800beb2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	69db      	ldr	r3, [r3, #28]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d048      	beq.n	800bec6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800be34:	687a      	ldr	r2, [r7, #4]
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	009b      	lsls	r3, r3, #2
 800be3c:	4413      	add	r3, r2
 800be3e:	881b      	ldrh	r3, [r3, #0]
 800be40:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be44:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d005      	beq.n	800be5c <USB_EPStartXfer+0xa96>
 800be50:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d10b      	bne.n	800be74 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be5c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be64:	2b00      	cmp	r3, #0
 800be66:	d12e      	bne.n	800bec6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be68:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be70:	2b00      	cmp	r3, #0
 800be72:	d128      	bne.n	800bec6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	009b      	lsls	r3, r3, #2
 800be7c:	4413      	add	r3, r2
 800be7e:	881b      	ldrh	r3, [r3, #0]
 800be80:	b29b      	uxth	r3, r3
 800be82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be8a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	441a      	add	r2, r3
 800be98:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800be9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bea8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800beac:	b29b      	uxth	r3, r3
 800beae:	8013      	strh	r3, [r2, #0]
 800beb0:	e009      	b.n	800bec6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	78db      	ldrb	r3, [r3, #3]
 800beb6:	2b01      	cmp	r3, #1
 800beb8:	d103      	bne.n	800bec2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2200      	movs	r2, #0
 800bebe:	619a      	str	r2, [r3, #24]
 800bec0:	e001      	b.n	800bec6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bec2:	2301      	movs	r3, #1
 800bec4:	e02a      	b.n	800bf1c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bec6:	687a      	ldr	r2, [r7, #4]
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	009b      	lsls	r3, r3, #2
 800bece:	4413      	add	r3, r2
 800bed0:	881b      	ldrh	r3, [r3, #0]
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bedc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bee0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bee4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bee8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800beec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bef0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bef4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bef8:	687a      	ldr	r2, [r7, #4]
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	781b      	ldrb	r3, [r3, #0]
 800befe:	009b      	lsls	r3, r3, #2
 800bf00:	441a      	add	r2, r3
 800bf02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bf06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bf1a:	2300      	movs	r3, #0
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	37b0      	adds	r7, #176	@ 0xb0
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b085      	sub	sp, #20
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	785b      	ldrb	r3, [r3, #1]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d020      	beq.n	800bf78 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	4413      	add	r3, r2
 800bf40:	881b      	ldrh	r3, [r3, #0]
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf4c:	81bb      	strh	r3, [r7, #12]
 800bf4e:	89bb      	ldrh	r3, [r7, #12]
 800bf50:	f083 0310 	eor.w	r3, r3, #16
 800bf54:	81bb      	strh	r3, [r7, #12]
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	009b      	lsls	r3, r3, #2
 800bf5e:	441a      	add	r2, r3
 800bf60:	89bb      	ldrh	r3, [r7, #12]
 800bf62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf72:	b29b      	uxth	r3, r3
 800bf74:	8013      	strh	r3, [r2, #0]
 800bf76:	e01f      	b.n	800bfb8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800bf78:	687a      	ldr	r2, [r7, #4]
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	4413      	add	r3, r2
 800bf82:	881b      	ldrh	r3, [r3, #0]
 800bf84:	b29b      	uxth	r3, r3
 800bf86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bf8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf8e:	81fb      	strh	r3, [r7, #14]
 800bf90:	89fb      	ldrh	r3, [r7, #14]
 800bf92:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bf96:	81fb      	strh	r3, [r7, #14]
 800bf98:	687a      	ldr	r2, [r7, #4]
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	441a      	add	r2, r3
 800bfa2:	89fb      	ldrh	r3, [r7, #14]
 800bfa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3714      	adds	r7, #20
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc4:	4770      	bx	lr

0800bfc6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bfc6:	b480      	push	{r7}
 800bfc8:	b087      	sub	sp, #28
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	6078      	str	r0, [r7, #4]
 800bfce:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	785b      	ldrb	r3, [r3, #1]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d04c      	beq.n	800c072 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	781b      	ldrb	r3, [r3, #0]
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	4413      	add	r3, r2
 800bfe2:	881b      	ldrh	r3, [r3, #0]
 800bfe4:	823b      	strh	r3, [r7, #16]
 800bfe6:	8a3b      	ldrh	r3, [r7, #16]
 800bfe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d01b      	beq.n	800c028 <USB_EPClearStall+0x62>
 800bff0:	687a      	ldr	r2, [r7, #4]
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	009b      	lsls	r3, r3, #2
 800bff8:	4413      	add	r3, r2
 800bffa:	881b      	ldrh	r3, [r3, #0]
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c006:	81fb      	strh	r3, [r7, #14]
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	441a      	add	r2, r3
 800c012:	89fb      	ldrh	r3, [r7, #14]
 800c014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c020:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c024:	b29b      	uxth	r3, r3
 800c026:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	78db      	ldrb	r3, [r3, #3]
 800c02c:	2b01      	cmp	r3, #1
 800c02e:	d06c      	beq.n	800c10a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c030:	687a      	ldr	r2, [r7, #4]
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	4413      	add	r3, r2
 800c03a:	881b      	ldrh	r3, [r3, #0]
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c042:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c046:	81bb      	strh	r3, [r7, #12]
 800c048:	89bb      	ldrh	r3, [r7, #12]
 800c04a:	f083 0320 	eor.w	r3, r3, #32
 800c04e:	81bb      	strh	r3, [r7, #12]
 800c050:	687a      	ldr	r2, [r7, #4]
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	781b      	ldrb	r3, [r3, #0]
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	441a      	add	r2, r3
 800c05a:	89bb      	ldrh	r3, [r7, #12]
 800c05c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c060:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c064:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c068:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	8013      	strh	r3, [r2, #0]
 800c070:	e04b      	b.n	800c10a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	4413      	add	r3, r2
 800c07c:	881b      	ldrh	r3, [r3, #0]
 800c07e:	82fb      	strh	r3, [r7, #22]
 800c080:	8afb      	ldrh	r3, [r7, #22]
 800c082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c086:	2b00      	cmp	r3, #0
 800c088:	d01b      	beq.n	800c0c2 <USB_EPClearStall+0xfc>
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	4413      	add	r3, r2
 800c094:	881b      	ldrh	r3, [r3, #0]
 800c096:	b29b      	uxth	r3, r3
 800c098:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c09c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0a0:	82bb      	strh	r3, [r7, #20]
 800c0a2:	687a      	ldr	r2, [r7, #4]
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	441a      	add	r2, r3
 800c0ac:	8abb      	ldrh	r3, [r7, #20]
 800c0ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c0ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0be:	b29b      	uxth	r3, r3
 800c0c0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	881b      	ldrh	r3, [r3, #0]
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c0d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0d8:	827b      	strh	r3, [r7, #18]
 800c0da:	8a7b      	ldrh	r3, [r7, #18]
 800c0dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c0e0:	827b      	strh	r3, [r7, #18]
 800c0e2:	8a7b      	ldrh	r3, [r7, #18]
 800c0e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c0e8:	827b      	strh	r3, [r7, #18]
 800c0ea:	687a      	ldr	r2, [r7, #4]
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	441a      	add	r2, r3
 800c0f4:	8a7b      	ldrh	r3, [r7, #18]
 800c0f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c106:	b29b      	uxth	r3, r3
 800c108:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c10a:	2300      	movs	r3, #0
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	371c      	adds	r7, #28
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr

0800c118 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c118:	b480      	push	{r7}
 800c11a:	b083      	sub	sp, #12
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	460b      	mov	r3, r1
 800c122:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d103      	bne.n	800c132 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2280      	movs	r2, #128	@ 0x80
 800c12e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c132:	2300      	movs	r3, #0
}
 800c134:	4618      	mov	r0, r3
 800c136:	370c      	adds	r7, #12
 800c138:	46bd      	mov	sp, r7
 800c13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13e:	4770      	bx	lr

0800c140 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c140:	b480      	push	{r7}
 800c142:	b083      	sub	sp, #12
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c14e:	b29b      	uxth	r3, r3
 800c150:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c158:	b29a      	uxth	r2, r3
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	4618      	mov	r0, r3
 800c164:	370c      	adds	r7, #12
 800c166:	46bd      	mov	sp, r7
 800c168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16c:	4770      	bx	lr

0800c16e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c16e:	b480      	push	{r7}
 800c170:	b085      	sub	sp, #20
 800c172:	af00      	add	r7, sp, #0
 800c174:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c180:	68fb      	ldr	r3, [r7, #12]
}
 800c182:	4618      	mov	r0, r3
 800c184:	3714      	adds	r7, #20
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr

0800c18e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c18e:	b480      	push	{r7}
 800c190:	b08b      	sub	sp, #44	@ 0x2c
 800c192:	af00      	add	r7, sp, #0
 800c194:	60f8      	str	r0, [r7, #12]
 800c196:	60b9      	str	r1, [r7, #8]
 800c198:	4611      	mov	r1, r2
 800c19a:	461a      	mov	r2, r3
 800c19c:	460b      	mov	r3, r1
 800c19e:	80fb      	strh	r3, [r7, #6]
 800c1a0:	4613      	mov	r3, r2
 800c1a2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c1a4:	88bb      	ldrh	r3, [r7, #4]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	085b      	lsrs	r3, r3, #1
 800c1aa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c1b4:	88fa      	ldrh	r2, [r7, #6]
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c1be:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1c4:	e01c      	b.n	800c200 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	3301      	adds	r3, #1
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	b21b      	sxth	r3, r3
 800c1d4:	021b      	lsls	r3, r3, #8
 800c1d6:	b21a      	sxth	r2, r3
 800c1d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	b21b      	sxth	r3, r3
 800c1e0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c1e2:	6a3b      	ldr	r3, [r7, #32]
 800c1e4:	8a7a      	ldrh	r2, [r7, #18]
 800c1e6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c1e8:	6a3b      	ldr	r3, [r7, #32]
 800c1ea:	3302      	adds	r3, #2
 800c1ec:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800c200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1df      	bne.n	800c1c6 <USB_WritePMA+0x38>
  }
}
 800c206:	bf00      	nop
 800c208:	bf00      	nop
 800c20a:	372c      	adds	r7, #44	@ 0x2c
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c214:	b480      	push	{r7}
 800c216:	b08b      	sub	sp, #44	@ 0x2c
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	4611      	mov	r1, r2
 800c220:	461a      	mov	r2, r3
 800c222:	460b      	mov	r3, r1
 800c224:	80fb      	strh	r3, [r7, #6]
 800c226:	4613      	mov	r3, r2
 800c228:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c22a:	88bb      	ldrh	r3, [r7, #4]
 800c22c:	085b      	lsrs	r3, r3, #1
 800c22e:	b29b      	uxth	r3, r3
 800c230:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c23a:	88fa      	ldrh	r2, [r7, #6]
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	4413      	add	r3, r2
 800c240:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c244:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	627b      	str	r3, [r7, #36]	@ 0x24
 800c24a:	e018      	b.n	800c27e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c24c:	6a3b      	ldr	r3, [r7, #32]
 800c24e:	881b      	ldrh	r3, [r3, #0]
 800c250:	b29b      	uxth	r3, r3
 800c252:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c254:	6a3b      	ldr	r3, [r7, #32]
 800c256:	3302      	adds	r3, #2
 800c258:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	b2da      	uxtb	r2, r3
 800c25e:	69fb      	ldr	r3, [r7, #28]
 800c260:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c262:	69fb      	ldr	r3, [r7, #28]
 800c264:	3301      	adds	r3, #1
 800c266:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	0a1b      	lsrs	r3, r3, #8
 800c26c:	b2da      	uxtb	r2, r3
 800c26e:	69fb      	ldr	r3, [r7, #28]
 800c270:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c272:	69fb      	ldr	r3, [r7, #28]
 800c274:	3301      	adds	r3, #1
 800c276:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c27a:	3b01      	subs	r3, #1
 800c27c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c280:	2b00      	cmp	r3, #0
 800c282:	d1e3      	bne.n	800c24c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c284:	88bb      	ldrh	r3, [r7, #4]
 800c286:	f003 0301 	and.w	r3, r3, #1
 800c28a:	b29b      	uxth	r3, r3
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d007      	beq.n	800c2a0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	881b      	ldrh	r3, [r3, #0]
 800c294:	b29b      	uxth	r3, r3
 800c296:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	b2da      	uxtb	r2, r3
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	701a      	strb	r2, [r3, #0]
  }
}
 800c2a0:	bf00      	nop
 800c2a2:	372c      	adds	r7, #44	@ 0x2c
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800c2b0:	4907      	ldr	r1, [pc, #28]	@ (800c2d0 <MX_FATFS_Init+0x24>)
 800c2b2:	4808      	ldr	r0, [pc, #32]	@ (800c2d4 <MX_FATFS_Init+0x28>)
 800c2b4:	f001 fcfa 	bl	800dcac <FATFS_LinkDriver>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d002      	beq.n	800c2c4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800c2be:	f04f 33ff 	mov.w	r3, #4294967295
 800c2c2:	e003      	b.n	800c2cc <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800c2c4:	4b04      	ldr	r3, [pc, #16]	@ (800c2d8 <MX_FATFS_Init+0x2c>)
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800c2ca:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	20002348 	.word	0x20002348
 800c2d4:	20000010 	.word	0x20000010
 800c2d8:	2000234c 	.word	0x2000234c

0800c2dc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c2e6:	4b06      	ldr	r3, [pc, #24]	@ (800c300 <USER_initialize+0x24>)
 800c2e8:	2201      	movs	r2, #1
 800c2ea:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c2ec:	4b04      	ldr	r3, [pc, #16]	@ (800c300 <USER_initialize+0x24>)
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	370c      	adds	r7, #12
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fc:	4770      	bx	lr
 800c2fe:	bf00      	nop
 800c300:	2000000c 	.word	0x2000000c

0800c304 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c304:	b480      	push	{r7}
 800c306:	b083      	sub	sp, #12
 800c308:	af00      	add	r7, sp, #0
 800c30a:	4603      	mov	r3, r0
 800c30c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c30e:	4b06      	ldr	r3, [pc, #24]	@ (800c328 <USER_status+0x24>)
 800c310:	2201      	movs	r2, #1
 800c312:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c314:	4b04      	ldr	r3, [pc, #16]	@ (800c328 <USER_status+0x24>)
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	370c      	adds	r7, #12
 800c31e:	46bd      	mov	sp, r7
 800c320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop
 800c328:	2000000c 	.word	0x2000000c

0800c32c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	60b9      	str	r1, [r7, #8]
 800c334:	607a      	str	r2, [r7, #4]
 800c336:	603b      	str	r3, [r7, #0]
 800c338:	4603      	mov	r3, r0
 800c33a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c33c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3714      	adds	r7, #20
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr

0800c34a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b085      	sub	sp, #20
 800c34e:	af00      	add	r7, sp, #0
 800c350:	60b9      	str	r1, [r7, #8]
 800c352:	607a      	str	r2, [r7, #4]
 800c354:	603b      	str	r3, [r7, #0]
 800c356:	4603      	mov	r3, r0
 800c358:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c35a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3714      	adds	r7, #20
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	4603      	mov	r3, r0
 800c370:	603a      	str	r2, [r7, #0]
 800c372:	71fb      	strb	r3, [r7, #7]
 800c374:	460b      	mov	r3, r1
 800c376:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c378:	2301      	movs	r3, #1
 800c37a:	73fb      	strb	r3, [r7, #15]
    return res;
 800c37c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3714      	adds	r7, #20
 800c382:	46bd      	mov	sp, r7
 800c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c388:	4770      	bx	lr

0800c38a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c38a:	b580      	push	{r7, lr}
 800c38c:	b084      	sub	sp, #16
 800c38e:	af00      	add	r7, sp, #0
 800c390:	6078      	str	r0, [r7, #4]
 800c392:	460b      	mov	r3, r1
 800c394:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c396:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c39a:	f002 f957 	bl	800e64c <USBD_static_malloc>
 800c39e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d105      	bne.n	800c3b2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c3ae:	2302      	movs	r3, #2
 800c3b0:	e066      	b.n	800c480 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	7c1b      	ldrb	r3, [r3, #16]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d119      	bne.n	800c3f6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3c6:	2202      	movs	r2, #2
 800c3c8:	2181      	movs	r1, #129	@ 0x81
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f001 ffe5 	bl	800e39a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c3d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3da:	2202      	movs	r2, #2
 800c3dc:	2101      	movs	r1, #1
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f001 ffdb 	bl	800e39a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2210      	movs	r2, #16
 800c3f0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c3f4:	e016      	b.n	800c424 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3f6:	2340      	movs	r3, #64	@ 0x40
 800c3f8:	2202      	movs	r2, #2
 800c3fa:	2181      	movs	r1, #129	@ 0x81
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f001 ffcc 	bl	800e39a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	2201      	movs	r2, #1
 800c406:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c408:	2340      	movs	r3, #64	@ 0x40
 800c40a:	2202      	movs	r2, #2
 800c40c:	2101      	movs	r1, #1
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f001 ffc3 	bl	800e39a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2201      	movs	r2, #1
 800c418:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2210      	movs	r2, #16
 800c420:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c424:	2308      	movs	r3, #8
 800c426:	2203      	movs	r2, #3
 800c428:	2182      	movs	r1, #130	@ 0x82
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f001 ffb5 	bl	800e39a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2201      	movs	r2, #1
 800c434:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	2200      	movs	r2, #0
 800c446:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2200      	movs	r2, #0
 800c44e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	7c1b      	ldrb	r3, [r3, #16]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d109      	bne.n	800c46e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c460:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c464:	2101      	movs	r1, #1
 800c466:	6878      	ldr	r0, [r7, #4]
 800c468:	f002 f886 	bl	800e578 <USBD_LL_PrepareReceive>
 800c46c:	e007      	b.n	800c47e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c474:	2340      	movs	r3, #64	@ 0x40
 800c476:	2101      	movs	r1, #1
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f002 f87d 	bl	800e578 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c47e:	2300      	movs	r3, #0
}
 800c480:	4618      	mov	r0, r3
 800c482:	3710      	adds	r7, #16
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}

0800c488 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b082      	sub	sp, #8
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	460b      	mov	r3, r1
 800c492:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c494:	2181      	movs	r1, #129	@ 0x81
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f001 ffa5 	bl	800e3e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f001 ff9e 	bl	800e3e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c4b2:	2182      	movs	r1, #130	@ 0x82
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	f001 ff96 	bl	800e3e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d00e      	beq.n	800c4f2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f002 f8bf 	bl	800e668 <USBD_static_free>
    pdev->pClassData = NULL;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c4f2:	2300      	movs	r3, #0
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3708      	adds	r7, #8
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b086      	sub	sp, #24
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c50c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c50e:	2300      	movs	r3, #0
 800c510:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c512:	2300      	movs	r3, #0
 800c514:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c516:	2300      	movs	r3, #0
 800c518:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d101      	bne.n	800c524 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c520:	2303      	movs	r3, #3
 800c522:	e0af      	b.n	800c684 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	781b      	ldrb	r3, [r3, #0]
 800c528:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d03f      	beq.n	800c5b0 <USBD_CDC_Setup+0xb4>
 800c530:	2b20      	cmp	r3, #32
 800c532:	f040 809f 	bne.w	800c674 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	88db      	ldrh	r3, [r3, #6]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d02e      	beq.n	800c59c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	781b      	ldrb	r3, [r3, #0]
 800c542:	b25b      	sxtb	r3, r3
 800c544:	2b00      	cmp	r3, #0
 800c546:	da16      	bge.n	800c576 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	683a      	ldr	r2, [r7, #0]
 800c552:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c554:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c556:	683a      	ldr	r2, [r7, #0]
 800c558:	88d2      	ldrh	r2, [r2, #6]
 800c55a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	88db      	ldrh	r3, [r3, #6]
 800c560:	2b07      	cmp	r3, #7
 800c562:	bf28      	it	cs
 800c564:	2307      	movcs	r3, #7
 800c566:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	89fa      	ldrh	r2, [r7, #14]
 800c56c:	4619      	mov	r1, r3
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f001 facf 	bl	800db12 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c574:	e085      	b.n	800c682 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	785a      	ldrb	r2, [r3, #1]
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	88db      	ldrh	r3, [r3, #6]
 800c584:	b2da      	uxtb	r2, r3
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c58c:	6939      	ldr	r1, [r7, #16]
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	88db      	ldrh	r3, [r3, #6]
 800c592:	461a      	mov	r2, r3
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f001 fae8 	bl	800db6a <USBD_CtlPrepareRx>
      break;
 800c59a:	e072      	b.n	800c682 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	683a      	ldr	r2, [r7, #0]
 800c5a6:	7850      	ldrb	r0, [r2, #1]
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	6839      	ldr	r1, [r7, #0]
 800c5ac:	4798      	blx	r3
      break;
 800c5ae:	e068      	b.n	800c682 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	785b      	ldrb	r3, [r3, #1]
 800c5b4:	2b0b      	cmp	r3, #11
 800c5b6:	d852      	bhi.n	800c65e <USBD_CDC_Setup+0x162>
 800c5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800c5c0 <USBD_CDC_Setup+0xc4>)
 800c5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5be:	bf00      	nop
 800c5c0:	0800c5f1 	.word	0x0800c5f1
 800c5c4:	0800c66d 	.word	0x0800c66d
 800c5c8:	0800c65f 	.word	0x0800c65f
 800c5cc:	0800c65f 	.word	0x0800c65f
 800c5d0:	0800c65f 	.word	0x0800c65f
 800c5d4:	0800c65f 	.word	0x0800c65f
 800c5d8:	0800c65f 	.word	0x0800c65f
 800c5dc:	0800c65f 	.word	0x0800c65f
 800c5e0:	0800c65f 	.word	0x0800c65f
 800c5e4:	0800c65f 	.word	0x0800c65f
 800c5e8:	0800c61b 	.word	0x0800c61b
 800c5ec:	0800c645 	.word	0x0800c645
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5f6:	b2db      	uxtb	r3, r3
 800c5f8:	2b03      	cmp	r3, #3
 800c5fa:	d107      	bne.n	800c60c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c5fc:	f107 030a 	add.w	r3, r7, #10
 800c600:	2202      	movs	r2, #2
 800c602:	4619      	mov	r1, r3
 800c604:	6878      	ldr	r0, [r7, #4]
 800c606:	f001 fa84 	bl	800db12 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c60a:	e032      	b.n	800c672 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c60c:	6839      	ldr	r1, [r7, #0]
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f001 fa0e 	bl	800da30 <USBD_CtlError>
            ret = USBD_FAIL;
 800c614:	2303      	movs	r3, #3
 800c616:	75fb      	strb	r3, [r7, #23]
          break;
 800c618:	e02b      	b.n	800c672 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c620:	b2db      	uxtb	r3, r3
 800c622:	2b03      	cmp	r3, #3
 800c624:	d107      	bne.n	800c636 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c626:	f107 030d 	add.w	r3, r7, #13
 800c62a:	2201      	movs	r2, #1
 800c62c:	4619      	mov	r1, r3
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f001 fa6f 	bl	800db12 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c634:	e01d      	b.n	800c672 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c636:	6839      	ldr	r1, [r7, #0]
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f001 f9f9 	bl	800da30 <USBD_CtlError>
            ret = USBD_FAIL;
 800c63e:	2303      	movs	r3, #3
 800c640:	75fb      	strb	r3, [r7, #23]
          break;
 800c642:	e016      	b.n	800c672 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c64a:	b2db      	uxtb	r3, r3
 800c64c:	2b03      	cmp	r3, #3
 800c64e:	d00f      	beq.n	800c670 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c650:	6839      	ldr	r1, [r7, #0]
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f001 f9ec 	bl	800da30 <USBD_CtlError>
            ret = USBD_FAIL;
 800c658:	2303      	movs	r3, #3
 800c65a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c65c:	e008      	b.n	800c670 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c65e:	6839      	ldr	r1, [r7, #0]
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f001 f9e5 	bl	800da30 <USBD_CtlError>
          ret = USBD_FAIL;
 800c666:	2303      	movs	r3, #3
 800c668:	75fb      	strb	r3, [r7, #23]
          break;
 800c66a:	e002      	b.n	800c672 <USBD_CDC_Setup+0x176>
          break;
 800c66c:	bf00      	nop
 800c66e:	e008      	b.n	800c682 <USBD_CDC_Setup+0x186>
          break;
 800c670:	bf00      	nop
      }
      break;
 800c672:	e006      	b.n	800c682 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c674:	6839      	ldr	r1, [r7, #0]
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f001 f9da 	bl	800da30 <USBD_CtlError>
      ret = USBD_FAIL;
 800c67c:	2303      	movs	r3, #3
 800c67e:	75fb      	strb	r3, [r7, #23]
      break;
 800c680:	bf00      	nop
  }

  return (uint8_t)ret;
 800c682:	7dfb      	ldrb	r3, [r7, #23]
}
 800c684:	4618      	mov	r0, r3
 800c686:	3718      	adds	r7, #24
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	460b      	mov	r3, r1
 800c696:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c69e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d101      	bne.n	800c6ae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c6aa:	2303      	movs	r3, #3
 800c6ac:	e04f      	b.n	800c74e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c6b4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c6b6:	78fa      	ldrb	r2, [r7, #3]
 800c6b8:	6879      	ldr	r1, [r7, #4]
 800c6ba:	4613      	mov	r3, r2
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	4413      	add	r3, r2
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	440b      	add	r3, r1
 800c6c4:	3318      	adds	r3, #24
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d029      	beq.n	800c720 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c6cc:	78fa      	ldrb	r2, [r7, #3]
 800c6ce:	6879      	ldr	r1, [r7, #4]
 800c6d0:	4613      	mov	r3, r2
 800c6d2:	009b      	lsls	r3, r3, #2
 800c6d4:	4413      	add	r3, r2
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	440b      	add	r3, r1
 800c6da:	3318      	adds	r3, #24
 800c6dc:	681a      	ldr	r2, [r3, #0]
 800c6de:	78f9      	ldrb	r1, [r7, #3]
 800c6e0:	68f8      	ldr	r0, [r7, #12]
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	440b      	add	r3, r1
 800c6e8:	00db      	lsls	r3, r3, #3
 800c6ea:	4403      	add	r3, r0
 800c6ec:	3320      	adds	r3, #32
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	fbb2 f1f3 	udiv	r1, r2, r3
 800c6f4:	fb01 f303 	mul.w	r3, r1, r3
 800c6f8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d110      	bne.n	800c720 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c6fe:	78fa      	ldrb	r2, [r7, #3]
 800c700:	6879      	ldr	r1, [r7, #4]
 800c702:	4613      	mov	r3, r2
 800c704:	009b      	lsls	r3, r3, #2
 800c706:	4413      	add	r3, r2
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	440b      	add	r3, r1
 800c70c:	3318      	adds	r3, #24
 800c70e:	2200      	movs	r2, #0
 800c710:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c712:	78f9      	ldrb	r1, [r7, #3]
 800c714:	2300      	movs	r3, #0
 800c716:	2200      	movs	r2, #0
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f001 ff0c 	bl	800e536 <USBD_LL_Transmit>
 800c71e:	e015      	b.n	800c74c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	2200      	movs	r2, #0
 800c724:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c72e:	691b      	ldr	r3, [r3, #16]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d00b      	beq.n	800c74c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c73a:	691b      	ldr	r3, [r3, #16]
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c742:	68ba      	ldr	r2, [r7, #8]
 800c744:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c748:	78fa      	ldrb	r2, [r7, #3]
 800c74a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c74c:	2300      	movs	r3, #0
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}

0800c756 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c756:	b580      	push	{r7, lr}
 800c758:	b084      	sub	sp, #16
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	460b      	mov	r3, r1
 800c760:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c768:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c770:	2b00      	cmp	r3, #0
 800c772:	d101      	bne.n	800c778 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c774:	2303      	movs	r3, #3
 800c776:	e015      	b.n	800c7a4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c778:	78fb      	ldrb	r3, [r7, #3]
 800c77a:	4619      	mov	r1, r3
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f001 ff1c 	bl	800e5ba <USBD_LL_GetRxDataSize>
 800c782:	4602      	mov	r2, r0
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	68fa      	ldr	r2, [r7, #12]
 800c794:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c79e:	4611      	mov	r1, r2
 800c7a0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3710      	adds	r7, #16
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c7ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d101      	bne.n	800c7c6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c7c2:	2303      	movs	r3, #3
 800c7c4:	e01a      	b.n	800c7fc <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d014      	beq.n	800c7fa <USBD_CDC_EP0_RxReady+0x4e>
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c7d6:	2bff      	cmp	r3, #255	@ 0xff
 800c7d8:	d00f      	beq.n	800c7fa <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	68fa      	ldr	r2, [r7, #12]
 800c7e4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800c7e8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7f0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	22ff      	movs	r2, #255	@ 0xff
 800c7f6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c7fa:	2300      	movs	r3, #0
}
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	3710      	adds	r7, #16
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}

0800c804 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c804:	b480      	push	{r7}
 800c806:	b083      	sub	sp, #12
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2243      	movs	r2, #67	@ 0x43
 800c810:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c812:	4b03      	ldr	r3, [pc, #12]	@ (800c820 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c814:	4618      	mov	r0, r3
 800c816:	370c      	adds	r7, #12
 800c818:	46bd      	mov	sp, r7
 800c81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81e:	4770      	bx	lr
 800c820:	200000ac 	.word	0x200000ac

0800c824 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2243      	movs	r2, #67	@ 0x43
 800c830:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c832:	4b03      	ldr	r3, [pc, #12]	@ (800c840 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c834:	4618      	mov	r0, r3
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr
 800c840:	20000068 	.word	0x20000068

0800c844 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c844:	b480      	push	{r7}
 800c846:	b083      	sub	sp, #12
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2243      	movs	r2, #67	@ 0x43
 800c850:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c852:	4b03      	ldr	r3, [pc, #12]	@ (800c860 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c854:	4618      	mov	r0, r3
 800c856:	370c      	adds	r7, #12
 800c858:	46bd      	mov	sp, r7
 800c85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85e:	4770      	bx	lr
 800c860:	200000f0 	.word	0x200000f0

0800c864 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c864:	b480      	push	{r7}
 800c866:	b083      	sub	sp, #12
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	220a      	movs	r2, #10
 800c870:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c872:	4b03      	ldr	r3, [pc, #12]	@ (800c880 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c874:	4618      	mov	r0, r3
 800c876:	370c      	adds	r7, #12
 800c878:	46bd      	mov	sp, r7
 800c87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87e:	4770      	bx	lr
 800c880:	20000024 	.word	0x20000024

0800c884 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c884:	b480      	push	{r7}
 800c886:	b083      	sub	sp, #12
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
 800c88c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d101      	bne.n	800c898 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c894:	2303      	movs	r3, #3
 800c896:	e004      	b.n	800c8a2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	683a      	ldr	r2, [r7, #0]
 800c89c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800c8a0:	2300      	movs	r3, #0
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	370c      	adds	r7, #12
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ac:	4770      	bx	lr

0800c8ae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c8ae:	b480      	push	{r7}
 800c8b0:	b087      	sub	sp, #28
 800c8b2:	af00      	add	r7, sp, #0
 800c8b4:	60f8      	str	r0, [r7, #12]
 800c8b6:	60b9      	str	r1, [r7, #8]
 800c8b8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8c0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d101      	bne.n	800c8cc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c8c8:	2303      	movs	r3, #3
 800c8ca:	e008      	b.n	800c8de <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	68ba      	ldr	r2, [r7, #8]
 800c8d0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c8dc:	2300      	movs	r3, #0
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	371c      	adds	r7, #28
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e8:	4770      	bx	lr

0800c8ea <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c8ea:	b480      	push	{r7}
 800c8ec:	b085      	sub	sp, #20
 800c8ee:	af00      	add	r7, sp, #0
 800c8f0:	6078      	str	r0, [r7, #4]
 800c8f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d101      	bne.n	800c906 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c902:	2303      	movs	r3, #3
 800c904:	e004      	b.n	800c910 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	683a      	ldr	r2, [r7, #0]
 800c90a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c90e:	2300      	movs	r3, #0
}
 800c910:	4618      	mov	r0, r3
 800c912:	3714      	adds	r7, #20
 800c914:	46bd      	mov	sp, r7
 800c916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91a:	4770      	bx	lr

0800c91c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c92a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c92c:	2301      	movs	r3, #1
 800c92e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c936:	2b00      	cmp	r3, #0
 800c938:	d101      	bne.n	800c93e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e01a      	b.n	800c974 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c944:	2b00      	cmp	r3, #0
 800c946:	d114      	bne.n	800c972 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	2201      	movs	r2, #1
 800c94c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c950:	68bb      	ldr	r3, [r7, #8]
 800c952:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c966:	2181      	movs	r1, #129	@ 0x81
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f001 fde4 	bl	800e536 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c96e:	2300      	movs	r3, #0
 800c970:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c972:	7bfb      	ldrb	r3, [r7, #15]
}
 800c974:	4618      	mov	r0, r3
 800c976:	3710      	adds	r7, #16
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}

0800c97c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c98a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c992:	2b00      	cmp	r3, #0
 800c994:	d101      	bne.n	800c99a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c996:	2303      	movs	r3, #3
 800c998:	e016      	b.n	800c9c8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	7c1b      	ldrb	r3, [r3, #16]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d109      	bne.n	800c9b6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c9a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9ac:	2101      	movs	r1, #1
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f001 fde2 	bl	800e578 <USBD_LL_PrepareReceive>
 800c9b4:	e007      	b.n	800c9c6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c9bc:	2340      	movs	r3, #64	@ 0x40
 800c9be:	2101      	movs	r1, #1
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f001 fdd9 	bl	800e578 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c9c6:	2300      	movs	r3, #0
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3710      	adds	r7, #16
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b086      	sub	sp, #24
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d101      	bne.n	800c9e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	e01f      	b.n	800ca28 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d003      	beq.n	800ca0e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	68ba      	ldr	r2, [r7, #8]
 800ca0a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2201      	movs	r2, #1
 800ca12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	79fa      	ldrb	r2, [r7, #7]
 800ca1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ca1c:	68f8      	ldr	r0, [r7, #12]
 800ca1e:	f001 fc41 	bl	800e2a4 <USBD_LL_Init>
 800ca22:	4603      	mov	r3, r0
 800ca24:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ca26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	3718      	adds	r7, #24
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}

0800ca30 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
 800ca38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d101      	bne.n	800ca48 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ca44:	2303      	movs	r3, #3
 800ca46:	e016      	b.n	800ca76 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	683a      	ldr	r2, [r7, #0]
 800ca4c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d00b      	beq.n	800ca74 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca64:	f107 020e 	add.w	r2, r7, #14
 800ca68:	4610      	mov	r0, r2
 800ca6a:	4798      	blx	r3
 800ca6c:	4602      	mov	r2, r0
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ca74:	2300      	movs	r3, #0
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3710      	adds	r7, #16
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}

0800ca7e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ca7e:	b580      	push	{r7, lr}
 800ca80:	b082      	sub	sp, #8
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ca86:	6878      	ldr	r0, [r7, #4]
 800ca88:	f001 fc6c 	bl	800e364 <USBD_LL_Start>
 800ca8c:	4603      	mov	r3, r0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3708      	adds	r7, #8
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}

0800ca96 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ca96:	b480      	push	{r7}
 800ca98:	b083      	sub	sp, #12
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ca9e:	2300      	movs	r3, #0
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	460b      	mov	r3, r1
 800cab6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cab8:	2303      	movs	r3, #3
 800caba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d009      	beq.n	800cada <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	78fa      	ldrb	r2, [r7, #3]
 800cad0:	4611      	mov	r1, r2
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	4798      	blx	r3
 800cad6:	4603      	mov	r3, r0
 800cad8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cada:	7bfb      	ldrb	r3, [r7, #15]
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3710      	adds	r7, #16
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b082      	sub	sp, #8
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	460b      	mov	r3, r1
 800caee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d007      	beq.n	800cb0a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb00:	685b      	ldr	r3, [r3, #4]
 800cb02:	78fa      	ldrb	r2, [r7, #3]
 800cb04:	4611      	mov	r1, r2
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	4798      	blx	r3
  }

  return USBD_OK;
 800cb0a:	2300      	movs	r3, #0
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3708      	adds	r7, #8
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b084      	sub	sp, #16
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb24:	6839      	ldr	r1, [r7, #0]
 800cb26:	4618      	mov	r0, r3
 800cb28:	f000 ff48 	bl	800d9bc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb48:	f003 031f 	and.w	r3, r3, #31
 800cb4c:	2b02      	cmp	r3, #2
 800cb4e:	d01a      	beq.n	800cb86 <USBD_LL_SetupStage+0x72>
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d822      	bhi.n	800cb9a <USBD_LL_SetupStage+0x86>
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d002      	beq.n	800cb5e <USBD_LL_SetupStage+0x4a>
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	d00a      	beq.n	800cb72 <USBD_LL_SetupStage+0x5e>
 800cb5c:	e01d      	b.n	800cb9a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb64:	4619      	mov	r1, r3
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f000 f9f0 	bl	800cf4c <USBD_StdDevReq>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	73fb      	strb	r3, [r7, #15]
      break;
 800cb70:	e020      	b.n	800cbb4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb78:	4619      	mov	r1, r3
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f000 fa54 	bl	800d028 <USBD_StdItfReq>
 800cb80:	4603      	mov	r3, r0
 800cb82:	73fb      	strb	r3, [r7, #15]
      break;
 800cb84:	e016      	b.n	800cbb4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f000 fa93 	bl	800d0ba <USBD_StdEPReq>
 800cb94:	4603      	mov	r3, r0
 800cb96:	73fb      	strb	r3, [r7, #15]
      break;
 800cb98:	e00c      	b.n	800cbb4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cba0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cba4:	b2db      	uxtb	r3, r3
 800cba6:	4619      	mov	r1, r3
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f001 fc3b 	bl	800e424 <USBD_LL_StallEP>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	73fb      	strb	r3, [r7, #15]
      break;
 800cbb2:	bf00      	nop
  }

  return ret;
 800cbb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3710      	adds	r7, #16
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}

0800cbbe <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b086      	sub	sp, #24
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	60f8      	str	r0, [r7, #12]
 800cbc6:	460b      	mov	r3, r1
 800cbc8:	607a      	str	r2, [r7, #4]
 800cbca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cbcc:	7afb      	ldrb	r3, [r7, #11]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d138      	bne.n	800cc44 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cbd8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cbe0:	2b03      	cmp	r3, #3
 800cbe2:	d14a      	bne.n	800cc7a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	689a      	ldr	r2, [r3, #8]
 800cbe8:	693b      	ldr	r3, [r7, #16]
 800cbea:	68db      	ldr	r3, [r3, #12]
 800cbec:	429a      	cmp	r2, r3
 800cbee:	d913      	bls.n	800cc18 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cbf0:	693b      	ldr	r3, [r7, #16]
 800cbf2:	689a      	ldr	r2, [r3, #8]
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	1ad2      	subs	r2, r2, r3
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	68da      	ldr	r2, [r3, #12]
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	689b      	ldr	r3, [r3, #8]
 800cc06:	4293      	cmp	r3, r2
 800cc08:	bf28      	it	cs
 800cc0a:	4613      	movcs	r3, r2
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	6879      	ldr	r1, [r7, #4]
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	f000 ffc7 	bl	800dba4 <USBD_CtlContinueRx>
 800cc16:	e030      	b.n	800cc7a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc1e:	b2db      	uxtb	r3, r3
 800cc20:	2b03      	cmp	r3, #3
 800cc22:	d10b      	bne.n	800cc3c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc2a:	691b      	ldr	r3, [r3, #16]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d005      	beq.n	800cc3c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc36:	691b      	ldr	r3, [r3, #16]
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cc3c:	68f8      	ldr	r0, [r7, #12]
 800cc3e:	f000 ffc2 	bl	800dbc6 <USBD_CtlSendStatus>
 800cc42:	e01a      	b.n	800cc7a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc4a:	b2db      	uxtb	r3, r3
 800cc4c:	2b03      	cmp	r3, #3
 800cc4e:	d114      	bne.n	800cc7a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc56:	699b      	ldr	r3, [r3, #24]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d00e      	beq.n	800cc7a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc62:	699b      	ldr	r3, [r3, #24]
 800cc64:	7afa      	ldrb	r2, [r7, #11]
 800cc66:	4611      	mov	r1, r2
 800cc68:	68f8      	ldr	r0, [r7, #12]
 800cc6a:	4798      	blx	r3
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cc70:	7dfb      	ldrb	r3, [r7, #23]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d001      	beq.n	800cc7a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800cc76:	7dfb      	ldrb	r3, [r7, #23]
 800cc78:	e000      	b.n	800cc7c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800cc7a:	2300      	movs	r3, #0
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3718      	adds	r7, #24
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b086      	sub	sp, #24
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	607a      	str	r2, [r7, #4]
 800cc90:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cc92:	7afb      	ldrb	r3, [r7, #11]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d16b      	bne.n	800cd70 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	3314      	adds	r3, #20
 800cc9c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cca4:	2b02      	cmp	r3, #2
 800cca6:	d156      	bne.n	800cd56 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	689a      	ldr	r2, [r3, #8]
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	68db      	ldr	r3, [r3, #12]
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d914      	bls.n	800ccde <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	689a      	ldr	r2, [r3, #8]
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	1ad2      	subs	r2, r2, r3
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	689b      	ldr	r3, [r3, #8]
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	6879      	ldr	r1, [r7, #4]
 800ccca:	68f8      	ldr	r0, [r7, #12]
 800cccc:	f000 ff3c 	bl	800db48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	2100      	movs	r1, #0
 800ccd6:	68f8      	ldr	r0, [r7, #12]
 800ccd8:	f001 fc4e 	bl	800e578 <USBD_LL_PrepareReceive>
 800ccdc:	e03b      	b.n	800cd56 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	68da      	ldr	r2, [r3, #12]
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	429a      	cmp	r2, r3
 800cce8:	d11c      	bne.n	800cd24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	685a      	ldr	r2, [r3, #4]
 800ccee:	693b      	ldr	r3, [r7, #16]
 800ccf0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ccf2:	429a      	cmp	r2, r3
 800ccf4:	d316      	bcc.n	800cd24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	685a      	ldr	r2, [r3, #4]
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d20f      	bcs.n	800cd24 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cd04:	2200      	movs	r2, #0
 800cd06:	2100      	movs	r1, #0
 800cd08:	68f8      	ldr	r0, [r7, #12]
 800cd0a:	f000 ff1d 	bl	800db48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2200      	movs	r2, #0
 800cd12:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd16:	2300      	movs	r3, #0
 800cd18:	2200      	movs	r2, #0
 800cd1a:	2100      	movs	r1, #0
 800cd1c:	68f8      	ldr	r0, [r7, #12]
 800cd1e:	f001 fc2b 	bl	800e578 <USBD_LL_PrepareReceive>
 800cd22:	e018      	b.n	800cd56 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd2a:	b2db      	uxtb	r3, r3
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d10b      	bne.n	800cd48 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd36:	68db      	ldr	r3, [r3, #12]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d005      	beq.n	800cd48 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd42:	68db      	ldr	r3, [r3, #12]
 800cd44:	68f8      	ldr	r0, [r7, #12]
 800cd46:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd48:	2180      	movs	r1, #128	@ 0x80
 800cd4a:	68f8      	ldr	r0, [r7, #12]
 800cd4c:	f001 fb6a 	bl	800e424 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cd50:	68f8      	ldr	r0, [r7, #12]
 800cd52:	f000 ff4b 	bl	800dbec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d122      	bne.n	800cda6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800cd60:	68f8      	ldr	r0, [r7, #12]
 800cd62:	f7ff fe98 	bl	800ca96 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	2200      	movs	r2, #0
 800cd6a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cd6e:	e01a      	b.n	800cda6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	2b03      	cmp	r3, #3
 800cd7a:	d114      	bne.n	800cda6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd82:	695b      	ldr	r3, [r3, #20]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d00e      	beq.n	800cda6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd8e:	695b      	ldr	r3, [r3, #20]
 800cd90:	7afa      	ldrb	r2, [r7, #11]
 800cd92:	4611      	mov	r1, r2
 800cd94:	68f8      	ldr	r0, [r7, #12]
 800cd96:	4798      	blx	r3
 800cd98:	4603      	mov	r3, r0
 800cd9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cd9c:	7dfb      	ldrb	r3, [r7, #23]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d001      	beq.n	800cda6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800cda2:	7dfb      	ldrb	r3, [r7, #23]
 800cda4:	e000      	b.n	800cda8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800cda6:	2300      	movs	r3, #0
}
 800cda8:	4618      	mov	r0, r3
 800cdaa:	3718      	adds	r7, #24
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}

0800cdb0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2201      	movs	r2, #1
 800cdbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d101      	bne.n	800cde4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800cde0:	2303      	movs	r3, #3
 800cde2:	e02f      	b.n	800ce44 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d00f      	beq.n	800ce0e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdf4:	685b      	ldr	r3, [r3, #4]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d009      	beq.n	800ce0e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	687a      	ldr	r2, [r7, #4]
 800ce04:	6852      	ldr	r2, [r2, #4]
 800ce06:	b2d2      	uxtb	r2, r2
 800ce08:	4611      	mov	r1, r2
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce0e:	2340      	movs	r3, #64	@ 0x40
 800ce10:	2200      	movs	r2, #0
 800ce12:	2100      	movs	r1, #0
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f001 fac0 	bl	800e39a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2240      	movs	r2, #64	@ 0x40
 800ce26:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce2a:	2340      	movs	r3, #64	@ 0x40
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	2180      	movs	r1, #128	@ 0x80
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f001 fab2 	bl	800e39a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2201      	movs	r2, #1
 800ce3a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2240      	movs	r2, #64	@ 0x40
 800ce40:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3708      	adds	r7, #8
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}

0800ce4c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b083      	sub	sp, #12
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	460b      	mov	r3, r1
 800ce56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	78fa      	ldrb	r2, [r7, #3]
 800ce5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ce5e:	2300      	movs	r3, #0
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr

0800ce6c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b083      	sub	sp, #12
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce7a:	b2da      	uxtb	r2, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2204      	movs	r2, #4
 800ce86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ce8a:	2300      	movs	r3, #0
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	370c      	adds	r7, #12
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cea6:	b2db      	uxtb	r3, r3
 800cea8:	2b04      	cmp	r3, #4
 800ceaa:	d106      	bne.n	800ceba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ceb2:	b2da      	uxtb	r2, r3
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ceba:	2300      	movs	r3, #0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	370c      	adds	r7, #12
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr

0800cec8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d101      	bne.n	800cede <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ceda:	2303      	movs	r3, #3
 800cedc:	e012      	b.n	800cf04 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cee4:	b2db      	uxtb	r3, r3
 800cee6:	2b03      	cmp	r3, #3
 800cee8:	d10b      	bne.n	800cf02 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cef0:	69db      	ldr	r3, [r3, #28]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d005      	beq.n	800cf02 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cefc:	69db      	ldr	r3, [r3, #28]
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cf02:	2300      	movs	r3, #0
}
 800cf04:	4618      	mov	r0, r3
 800cf06:	3708      	adds	r7, #8
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}

0800cf0c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b087      	sub	sp, #28
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	781b      	ldrb	r3, [r3, #0]
 800cf1c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	3301      	adds	r3, #1
 800cf22:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cf2a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cf2e:	021b      	lsls	r3, r3, #8
 800cf30:	b21a      	sxth	r2, r3
 800cf32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cf36:	4313      	orrs	r3, r2
 800cf38:	b21b      	sxth	r3, r3
 800cf3a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cf3c:	89fb      	ldrh	r3, [r7, #14]
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	371c      	adds	r7, #28
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr
	...

0800cf4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b084      	sub	sp, #16
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf56:	2300      	movs	r3, #0
 800cf58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	781b      	ldrb	r3, [r3, #0]
 800cf5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf62:	2b40      	cmp	r3, #64	@ 0x40
 800cf64:	d005      	beq.n	800cf72 <USBD_StdDevReq+0x26>
 800cf66:	2b40      	cmp	r3, #64	@ 0x40
 800cf68:	d853      	bhi.n	800d012 <USBD_StdDevReq+0xc6>
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d00b      	beq.n	800cf86 <USBD_StdDevReq+0x3a>
 800cf6e:	2b20      	cmp	r3, #32
 800cf70:	d14f      	bne.n	800d012 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf78:	689b      	ldr	r3, [r3, #8]
 800cf7a:	6839      	ldr	r1, [r7, #0]
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	4798      	blx	r3
 800cf80:	4603      	mov	r3, r0
 800cf82:	73fb      	strb	r3, [r7, #15]
      break;
 800cf84:	e04a      	b.n	800d01c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	785b      	ldrb	r3, [r3, #1]
 800cf8a:	2b09      	cmp	r3, #9
 800cf8c:	d83b      	bhi.n	800d006 <USBD_StdDevReq+0xba>
 800cf8e:	a201      	add	r2, pc, #4	@ (adr r2, 800cf94 <USBD_StdDevReq+0x48>)
 800cf90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf94:	0800cfe9 	.word	0x0800cfe9
 800cf98:	0800cffd 	.word	0x0800cffd
 800cf9c:	0800d007 	.word	0x0800d007
 800cfa0:	0800cff3 	.word	0x0800cff3
 800cfa4:	0800d007 	.word	0x0800d007
 800cfa8:	0800cfc7 	.word	0x0800cfc7
 800cfac:	0800cfbd 	.word	0x0800cfbd
 800cfb0:	0800d007 	.word	0x0800d007
 800cfb4:	0800cfdf 	.word	0x0800cfdf
 800cfb8:	0800cfd1 	.word	0x0800cfd1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cfbc:	6839      	ldr	r1, [r7, #0]
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f000 f9de 	bl	800d380 <USBD_GetDescriptor>
          break;
 800cfc4:	e024      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cfc6:	6839      	ldr	r1, [r7, #0]
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f000 fb6d 	bl	800d6a8 <USBD_SetAddress>
          break;
 800cfce:	e01f      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cfd0:	6839      	ldr	r1, [r7, #0]
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	f000 fbac 	bl	800d730 <USBD_SetConfig>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	73fb      	strb	r3, [r7, #15]
          break;
 800cfdc:	e018      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cfde:	6839      	ldr	r1, [r7, #0]
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f000 fc4b 	bl	800d87c <USBD_GetConfig>
          break;
 800cfe6:	e013      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cfe8:	6839      	ldr	r1, [r7, #0]
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 fc7c 	bl	800d8e8 <USBD_GetStatus>
          break;
 800cff0:	e00e      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cff2:	6839      	ldr	r1, [r7, #0]
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 fcab 	bl	800d950 <USBD_SetFeature>
          break;
 800cffa:	e009      	b.n	800d010 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cffc:	6839      	ldr	r1, [r7, #0]
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f000 fcba 	bl	800d978 <USBD_ClrFeature>
          break;
 800d004:	e004      	b.n	800d010 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d006:	6839      	ldr	r1, [r7, #0]
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f000 fd11 	bl	800da30 <USBD_CtlError>
          break;
 800d00e:	bf00      	nop
      }
      break;
 800d010:	e004      	b.n	800d01c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d012:	6839      	ldr	r1, [r7, #0]
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f000 fd0b 	bl	800da30 <USBD_CtlError>
      break;
 800d01a:	bf00      	nop
  }

  return ret;
 800d01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d01e:	4618      	mov	r0, r3
 800d020:	3710      	adds	r7, #16
 800d022:	46bd      	mov	sp, r7
 800d024:	bd80      	pop	{r7, pc}
 800d026:	bf00      	nop

0800d028 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d032:	2300      	movs	r3, #0
 800d034:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	781b      	ldrb	r3, [r3, #0]
 800d03a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d03e:	2b40      	cmp	r3, #64	@ 0x40
 800d040:	d005      	beq.n	800d04e <USBD_StdItfReq+0x26>
 800d042:	2b40      	cmp	r3, #64	@ 0x40
 800d044:	d82f      	bhi.n	800d0a6 <USBD_StdItfReq+0x7e>
 800d046:	2b00      	cmp	r3, #0
 800d048:	d001      	beq.n	800d04e <USBD_StdItfReq+0x26>
 800d04a:	2b20      	cmp	r3, #32
 800d04c:	d12b      	bne.n	800d0a6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d054:	b2db      	uxtb	r3, r3
 800d056:	3b01      	subs	r3, #1
 800d058:	2b02      	cmp	r3, #2
 800d05a:	d81d      	bhi.n	800d098 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	889b      	ldrh	r3, [r3, #4]
 800d060:	b2db      	uxtb	r3, r3
 800d062:	2b01      	cmp	r3, #1
 800d064:	d813      	bhi.n	800d08e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	6839      	ldr	r1, [r7, #0]
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	4798      	blx	r3
 800d074:	4603      	mov	r3, r0
 800d076:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	88db      	ldrh	r3, [r3, #6]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d110      	bne.n	800d0a2 <USBD_StdItfReq+0x7a>
 800d080:	7bfb      	ldrb	r3, [r7, #15]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d10d      	bne.n	800d0a2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d086:	6878      	ldr	r0, [r7, #4]
 800d088:	f000 fd9d 	bl	800dbc6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d08c:	e009      	b.n	800d0a2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d08e:	6839      	ldr	r1, [r7, #0]
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f000 fccd 	bl	800da30 <USBD_CtlError>
          break;
 800d096:	e004      	b.n	800d0a2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d098:	6839      	ldr	r1, [r7, #0]
 800d09a:	6878      	ldr	r0, [r7, #4]
 800d09c:	f000 fcc8 	bl	800da30 <USBD_CtlError>
          break;
 800d0a0:	e000      	b.n	800d0a4 <USBD_StdItfReq+0x7c>
          break;
 800d0a2:	bf00      	nop
      }
      break;
 800d0a4:	e004      	b.n	800d0b0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d0a6:	6839      	ldr	r1, [r7, #0]
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 fcc1 	bl	800da30 <USBD_CtlError>
      break;
 800d0ae:	bf00      	nop
  }

  return ret;
 800d0b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3710      	adds	r7, #16
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0ba:	b580      	push	{r7, lr}
 800d0bc:	b084      	sub	sp, #16
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	6078      	str	r0, [r7, #4]
 800d0c2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	889b      	ldrh	r3, [r3, #4]
 800d0cc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d0d6:	2b40      	cmp	r3, #64	@ 0x40
 800d0d8:	d007      	beq.n	800d0ea <USBD_StdEPReq+0x30>
 800d0da:	2b40      	cmp	r3, #64	@ 0x40
 800d0dc:	f200 8145 	bhi.w	800d36a <USBD_StdEPReq+0x2b0>
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d00c      	beq.n	800d0fe <USBD_StdEPReq+0x44>
 800d0e4:	2b20      	cmp	r3, #32
 800d0e6:	f040 8140 	bne.w	800d36a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0f0:	689b      	ldr	r3, [r3, #8]
 800d0f2:	6839      	ldr	r1, [r7, #0]
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	4798      	blx	r3
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	73fb      	strb	r3, [r7, #15]
      break;
 800d0fc:	e13a      	b.n	800d374 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	785b      	ldrb	r3, [r3, #1]
 800d102:	2b03      	cmp	r3, #3
 800d104:	d007      	beq.n	800d116 <USBD_StdEPReq+0x5c>
 800d106:	2b03      	cmp	r3, #3
 800d108:	f300 8129 	bgt.w	800d35e <USBD_StdEPReq+0x2a4>
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d07f      	beq.n	800d210 <USBD_StdEPReq+0x156>
 800d110:	2b01      	cmp	r3, #1
 800d112:	d03c      	beq.n	800d18e <USBD_StdEPReq+0xd4>
 800d114:	e123      	b.n	800d35e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	2b02      	cmp	r3, #2
 800d120:	d002      	beq.n	800d128 <USBD_StdEPReq+0x6e>
 800d122:	2b03      	cmp	r3, #3
 800d124:	d016      	beq.n	800d154 <USBD_StdEPReq+0x9a>
 800d126:	e02c      	b.n	800d182 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d128:	7bbb      	ldrb	r3, [r7, #14]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d00d      	beq.n	800d14a <USBD_StdEPReq+0x90>
 800d12e:	7bbb      	ldrb	r3, [r7, #14]
 800d130:	2b80      	cmp	r3, #128	@ 0x80
 800d132:	d00a      	beq.n	800d14a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d134:	7bbb      	ldrb	r3, [r7, #14]
 800d136:	4619      	mov	r1, r3
 800d138:	6878      	ldr	r0, [r7, #4]
 800d13a:	f001 f973 	bl	800e424 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d13e:	2180      	movs	r1, #128	@ 0x80
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f001 f96f 	bl	800e424 <USBD_LL_StallEP>
 800d146:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d148:	e020      	b.n	800d18c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d14a:	6839      	ldr	r1, [r7, #0]
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 fc6f 	bl	800da30 <USBD_CtlError>
              break;
 800d152:	e01b      	b.n	800d18c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	885b      	ldrh	r3, [r3, #2]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d10e      	bne.n	800d17a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d15c:	7bbb      	ldrb	r3, [r7, #14]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d00b      	beq.n	800d17a <USBD_StdEPReq+0xc0>
 800d162:	7bbb      	ldrb	r3, [r7, #14]
 800d164:	2b80      	cmp	r3, #128	@ 0x80
 800d166:	d008      	beq.n	800d17a <USBD_StdEPReq+0xc0>
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	88db      	ldrh	r3, [r3, #6]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d104      	bne.n	800d17a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d170:	7bbb      	ldrb	r3, [r7, #14]
 800d172:	4619      	mov	r1, r3
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f001 f955 	bl	800e424 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 fd23 	bl	800dbc6 <USBD_CtlSendStatus>

              break;
 800d180:	e004      	b.n	800d18c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d182:	6839      	ldr	r1, [r7, #0]
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f000 fc53 	bl	800da30 <USBD_CtlError>
              break;
 800d18a:	bf00      	nop
          }
          break;
 800d18c:	e0ec      	b.n	800d368 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b02      	cmp	r3, #2
 800d198:	d002      	beq.n	800d1a0 <USBD_StdEPReq+0xe6>
 800d19a:	2b03      	cmp	r3, #3
 800d19c:	d016      	beq.n	800d1cc <USBD_StdEPReq+0x112>
 800d19e:	e030      	b.n	800d202 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d1a0:	7bbb      	ldrb	r3, [r7, #14]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d00d      	beq.n	800d1c2 <USBD_StdEPReq+0x108>
 800d1a6:	7bbb      	ldrb	r3, [r7, #14]
 800d1a8:	2b80      	cmp	r3, #128	@ 0x80
 800d1aa:	d00a      	beq.n	800d1c2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d1ac:	7bbb      	ldrb	r3, [r7, #14]
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f001 f937 	bl	800e424 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d1b6:	2180      	movs	r1, #128	@ 0x80
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f001 f933 	bl	800e424 <USBD_LL_StallEP>
 800d1be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d1c0:	e025      	b.n	800d20e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d1c2:	6839      	ldr	r1, [r7, #0]
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 fc33 	bl	800da30 <USBD_CtlError>
              break;
 800d1ca:	e020      	b.n	800d20e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	885b      	ldrh	r3, [r3, #2]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d11b      	bne.n	800d20c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d1d4:	7bbb      	ldrb	r3, [r7, #14]
 800d1d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d004      	beq.n	800d1e8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d1de:	7bbb      	ldrb	r3, [r7, #14]
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	f001 f93d 	bl	800e462 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f000 fcec 	bl	800dbc6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1f4:	689b      	ldr	r3, [r3, #8]
 800d1f6:	6839      	ldr	r1, [r7, #0]
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	4798      	blx	r3
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d200:	e004      	b.n	800d20c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d202:	6839      	ldr	r1, [r7, #0]
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f000 fc13 	bl	800da30 <USBD_CtlError>
              break;
 800d20a:	e000      	b.n	800d20e <USBD_StdEPReq+0x154>
              break;
 800d20c:	bf00      	nop
          }
          break;
 800d20e:	e0ab      	b.n	800d368 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d216:	b2db      	uxtb	r3, r3
 800d218:	2b02      	cmp	r3, #2
 800d21a:	d002      	beq.n	800d222 <USBD_StdEPReq+0x168>
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d032      	beq.n	800d286 <USBD_StdEPReq+0x1cc>
 800d220:	e097      	b.n	800d352 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d222:	7bbb      	ldrb	r3, [r7, #14]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d007      	beq.n	800d238 <USBD_StdEPReq+0x17e>
 800d228:	7bbb      	ldrb	r3, [r7, #14]
 800d22a:	2b80      	cmp	r3, #128	@ 0x80
 800d22c:	d004      	beq.n	800d238 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d22e:	6839      	ldr	r1, [r7, #0]
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f000 fbfd 	bl	800da30 <USBD_CtlError>
                break;
 800d236:	e091      	b.n	800d35c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d238:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	da0b      	bge.n	800d258 <USBD_StdEPReq+0x19e>
 800d240:	7bbb      	ldrb	r3, [r7, #14]
 800d242:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d246:	4613      	mov	r3, r2
 800d248:	009b      	lsls	r3, r3, #2
 800d24a:	4413      	add	r3, r2
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	3310      	adds	r3, #16
 800d250:	687a      	ldr	r2, [r7, #4]
 800d252:	4413      	add	r3, r2
 800d254:	3304      	adds	r3, #4
 800d256:	e00b      	b.n	800d270 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d258:	7bbb      	ldrb	r3, [r7, #14]
 800d25a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d25e:	4613      	mov	r3, r2
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	4413      	add	r3, r2
 800d264:	009b      	lsls	r3, r3, #2
 800d266:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	4413      	add	r3, r2
 800d26e:	3304      	adds	r3, #4
 800d270:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	2200      	movs	r2, #0
 800d276:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	2202      	movs	r2, #2
 800d27c:	4619      	mov	r1, r3
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f000 fc47 	bl	800db12 <USBD_CtlSendData>
              break;
 800d284:	e06a      	b.n	800d35c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d286:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	da11      	bge.n	800d2b2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d28e:	7bbb      	ldrb	r3, [r7, #14]
 800d290:	f003 020f 	and.w	r2, r3, #15
 800d294:	6879      	ldr	r1, [r7, #4]
 800d296:	4613      	mov	r3, r2
 800d298:	009b      	lsls	r3, r3, #2
 800d29a:	4413      	add	r3, r2
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	440b      	add	r3, r1
 800d2a0:	3324      	adds	r3, #36	@ 0x24
 800d2a2:	881b      	ldrh	r3, [r3, #0]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d117      	bne.n	800d2d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d2a8:	6839      	ldr	r1, [r7, #0]
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f000 fbc0 	bl	800da30 <USBD_CtlError>
                  break;
 800d2b0:	e054      	b.n	800d35c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d2b2:	7bbb      	ldrb	r3, [r7, #14]
 800d2b4:	f003 020f 	and.w	r2, r3, #15
 800d2b8:	6879      	ldr	r1, [r7, #4]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	009b      	lsls	r3, r3, #2
 800d2be:	4413      	add	r3, r2
 800d2c0:	009b      	lsls	r3, r3, #2
 800d2c2:	440b      	add	r3, r1
 800d2c4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d2c8:	881b      	ldrh	r3, [r3, #0]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d104      	bne.n	800d2d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d2ce:	6839      	ldr	r1, [r7, #0]
 800d2d0:	6878      	ldr	r0, [r7, #4]
 800d2d2:	f000 fbad 	bl	800da30 <USBD_CtlError>
                  break;
 800d2d6:	e041      	b.n	800d35c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d2d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	da0b      	bge.n	800d2f8 <USBD_StdEPReq+0x23e>
 800d2e0:	7bbb      	ldrb	r3, [r7, #14]
 800d2e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	009b      	lsls	r3, r3, #2
 800d2ee:	3310      	adds	r3, #16
 800d2f0:	687a      	ldr	r2, [r7, #4]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	3304      	adds	r3, #4
 800d2f6:	e00b      	b.n	800d310 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d2f8:	7bbb      	ldrb	r3, [r7, #14]
 800d2fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d2fe:	4613      	mov	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	4413      	add	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d30a:	687a      	ldr	r2, [r7, #4]
 800d30c:	4413      	add	r3, r2
 800d30e:	3304      	adds	r3, #4
 800d310:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d312:	7bbb      	ldrb	r3, [r7, #14]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d002      	beq.n	800d31e <USBD_StdEPReq+0x264>
 800d318:	7bbb      	ldrb	r3, [r7, #14]
 800d31a:	2b80      	cmp	r3, #128	@ 0x80
 800d31c:	d103      	bne.n	800d326 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	2200      	movs	r2, #0
 800d322:	601a      	str	r2, [r3, #0]
 800d324:	e00e      	b.n	800d344 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d326:	7bbb      	ldrb	r3, [r7, #14]
 800d328:	4619      	mov	r1, r3
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f001 f8b8 	bl	800e4a0 <USBD_LL_IsStallEP>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d003      	beq.n	800d33e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	2201      	movs	r2, #1
 800d33a:	601a      	str	r2, [r3, #0]
 800d33c:	e002      	b.n	800d344 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	2200      	movs	r2, #0
 800d342:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	2202      	movs	r2, #2
 800d348:	4619      	mov	r1, r3
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f000 fbe1 	bl	800db12 <USBD_CtlSendData>
              break;
 800d350:	e004      	b.n	800d35c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d352:	6839      	ldr	r1, [r7, #0]
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	f000 fb6b 	bl	800da30 <USBD_CtlError>
              break;
 800d35a:	bf00      	nop
          }
          break;
 800d35c:	e004      	b.n	800d368 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d35e:	6839      	ldr	r1, [r7, #0]
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f000 fb65 	bl	800da30 <USBD_CtlError>
          break;
 800d366:	bf00      	nop
      }
      break;
 800d368:	e004      	b.n	800d374 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d36a:	6839      	ldr	r1, [r7, #0]
 800d36c:	6878      	ldr	r0, [r7, #4]
 800d36e:	f000 fb5f 	bl	800da30 <USBD_CtlError>
      break;
 800d372:	bf00      	nop
  }

  return ret;
 800d374:	7bfb      	ldrb	r3, [r7, #15]
}
 800d376:	4618      	mov	r0, r3
 800d378:	3710      	adds	r7, #16
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}
	...

0800d380 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d38a:	2300      	movs	r3, #0
 800d38c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d38e:	2300      	movs	r3, #0
 800d390:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d392:	2300      	movs	r3, #0
 800d394:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	885b      	ldrh	r3, [r3, #2]
 800d39a:	0a1b      	lsrs	r3, r3, #8
 800d39c:	b29b      	uxth	r3, r3
 800d39e:	3b01      	subs	r3, #1
 800d3a0:	2b0e      	cmp	r3, #14
 800d3a2:	f200 8152 	bhi.w	800d64a <USBD_GetDescriptor+0x2ca>
 800d3a6:	a201      	add	r2, pc, #4	@ (adr r2, 800d3ac <USBD_GetDescriptor+0x2c>)
 800d3a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ac:	0800d41d 	.word	0x0800d41d
 800d3b0:	0800d435 	.word	0x0800d435
 800d3b4:	0800d475 	.word	0x0800d475
 800d3b8:	0800d64b 	.word	0x0800d64b
 800d3bc:	0800d64b 	.word	0x0800d64b
 800d3c0:	0800d5eb 	.word	0x0800d5eb
 800d3c4:	0800d617 	.word	0x0800d617
 800d3c8:	0800d64b 	.word	0x0800d64b
 800d3cc:	0800d64b 	.word	0x0800d64b
 800d3d0:	0800d64b 	.word	0x0800d64b
 800d3d4:	0800d64b 	.word	0x0800d64b
 800d3d8:	0800d64b 	.word	0x0800d64b
 800d3dc:	0800d64b 	.word	0x0800d64b
 800d3e0:	0800d64b 	.word	0x0800d64b
 800d3e4:	0800d3e9 	.word	0x0800d3e9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ee:	69db      	ldr	r3, [r3, #28]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d00b      	beq.n	800d40c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3fa:	69db      	ldr	r3, [r3, #28]
 800d3fc:	687a      	ldr	r2, [r7, #4]
 800d3fe:	7c12      	ldrb	r2, [r2, #16]
 800d400:	f107 0108 	add.w	r1, r7, #8
 800d404:	4610      	mov	r0, r2
 800d406:	4798      	blx	r3
 800d408:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d40a:	e126      	b.n	800d65a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d40c:	6839      	ldr	r1, [r7, #0]
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f000 fb0e 	bl	800da30 <USBD_CtlError>
        err++;
 800d414:	7afb      	ldrb	r3, [r7, #11]
 800d416:	3301      	adds	r3, #1
 800d418:	72fb      	strb	r3, [r7, #11]
      break;
 800d41a:	e11e      	b.n	800d65a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	687a      	ldr	r2, [r7, #4]
 800d426:	7c12      	ldrb	r2, [r2, #16]
 800d428:	f107 0108 	add.w	r1, r7, #8
 800d42c:	4610      	mov	r0, r2
 800d42e:	4798      	blx	r3
 800d430:	60f8      	str	r0, [r7, #12]
      break;
 800d432:	e112      	b.n	800d65a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	7c1b      	ldrb	r3, [r3, #16]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d10d      	bne.n	800d458 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d444:	f107 0208 	add.w	r2, r7, #8
 800d448:	4610      	mov	r0, r2
 800d44a:	4798      	blx	r3
 800d44c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	3301      	adds	r3, #1
 800d452:	2202      	movs	r2, #2
 800d454:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d456:	e100      	b.n	800d65a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d460:	f107 0208 	add.w	r2, r7, #8
 800d464:	4610      	mov	r0, r2
 800d466:	4798      	blx	r3
 800d468:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	3301      	adds	r3, #1
 800d46e:	2202      	movs	r2, #2
 800d470:	701a      	strb	r2, [r3, #0]
      break;
 800d472:	e0f2      	b.n	800d65a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	885b      	ldrh	r3, [r3, #2]
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	2b05      	cmp	r3, #5
 800d47c:	f200 80ac 	bhi.w	800d5d8 <USBD_GetDescriptor+0x258>
 800d480:	a201      	add	r2, pc, #4	@ (adr r2, 800d488 <USBD_GetDescriptor+0x108>)
 800d482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d486:	bf00      	nop
 800d488:	0800d4a1 	.word	0x0800d4a1
 800d48c:	0800d4d5 	.word	0x0800d4d5
 800d490:	0800d509 	.word	0x0800d509
 800d494:	0800d53d 	.word	0x0800d53d
 800d498:	0800d571 	.word	0x0800d571
 800d49c:	0800d5a5 	.word	0x0800d5a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00b      	beq.n	800d4c4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4b2:	685b      	ldr	r3, [r3, #4]
 800d4b4:	687a      	ldr	r2, [r7, #4]
 800d4b6:	7c12      	ldrb	r2, [r2, #16]
 800d4b8:	f107 0108 	add.w	r1, r7, #8
 800d4bc:	4610      	mov	r0, r2
 800d4be:	4798      	blx	r3
 800d4c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4c2:	e091      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4c4:	6839      	ldr	r1, [r7, #0]
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 fab2 	bl	800da30 <USBD_CtlError>
            err++;
 800d4cc:	7afb      	ldrb	r3, [r7, #11]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	72fb      	strb	r3, [r7, #11]
          break;
 800d4d2:	e089      	b.n	800d5e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4da:	689b      	ldr	r3, [r3, #8]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d00b      	beq.n	800d4f8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4e6:	689b      	ldr	r3, [r3, #8]
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	7c12      	ldrb	r2, [r2, #16]
 800d4ec:	f107 0108 	add.w	r1, r7, #8
 800d4f0:	4610      	mov	r0, r2
 800d4f2:	4798      	blx	r3
 800d4f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4f6:	e077      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4f8:	6839      	ldr	r1, [r7, #0]
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 fa98 	bl	800da30 <USBD_CtlError>
            err++;
 800d500:	7afb      	ldrb	r3, [r7, #11]
 800d502:	3301      	adds	r3, #1
 800d504:	72fb      	strb	r3, [r7, #11]
          break;
 800d506:	e06f      	b.n	800d5e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d50e:	68db      	ldr	r3, [r3, #12]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d00b      	beq.n	800d52c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d51a:	68db      	ldr	r3, [r3, #12]
 800d51c:	687a      	ldr	r2, [r7, #4]
 800d51e:	7c12      	ldrb	r2, [r2, #16]
 800d520:	f107 0108 	add.w	r1, r7, #8
 800d524:	4610      	mov	r0, r2
 800d526:	4798      	blx	r3
 800d528:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d52a:	e05d      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d52c:	6839      	ldr	r1, [r7, #0]
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f000 fa7e 	bl	800da30 <USBD_CtlError>
            err++;
 800d534:	7afb      	ldrb	r3, [r7, #11]
 800d536:	3301      	adds	r3, #1
 800d538:	72fb      	strb	r3, [r7, #11]
          break;
 800d53a:	e055      	b.n	800d5e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d542:	691b      	ldr	r3, [r3, #16]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d00b      	beq.n	800d560 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d54e:	691b      	ldr	r3, [r3, #16]
 800d550:	687a      	ldr	r2, [r7, #4]
 800d552:	7c12      	ldrb	r2, [r2, #16]
 800d554:	f107 0108 	add.w	r1, r7, #8
 800d558:	4610      	mov	r0, r2
 800d55a:	4798      	blx	r3
 800d55c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d55e:	e043      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d560:	6839      	ldr	r1, [r7, #0]
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 fa64 	bl	800da30 <USBD_CtlError>
            err++;
 800d568:	7afb      	ldrb	r3, [r7, #11]
 800d56a:	3301      	adds	r3, #1
 800d56c:	72fb      	strb	r3, [r7, #11]
          break;
 800d56e:	e03b      	b.n	800d5e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d576:	695b      	ldr	r3, [r3, #20]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d00b      	beq.n	800d594 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d582:	695b      	ldr	r3, [r3, #20]
 800d584:	687a      	ldr	r2, [r7, #4]
 800d586:	7c12      	ldrb	r2, [r2, #16]
 800d588:	f107 0108 	add.w	r1, r7, #8
 800d58c:	4610      	mov	r0, r2
 800d58e:	4798      	blx	r3
 800d590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d592:	e029      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d594:	6839      	ldr	r1, [r7, #0]
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f000 fa4a 	bl	800da30 <USBD_CtlError>
            err++;
 800d59c:	7afb      	ldrb	r3, [r7, #11]
 800d59e:	3301      	adds	r3, #1
 800d5a0:	72fb      	strb	r3, [r7, #11]
          break;
 800d5a2:	e021      	b.n	800d5e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d5aa:	699b      	ldr	r3, [r3, #24]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d00b      	beq.n	800d5c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d5b6:	699b      	ldr	r3, [r3, #24]
 800d5b8:	687a      	ldr	r2, [r7, #4]
 800d5ba:	7c12      	ldrb	r2, [r2, #16]
 800d5bc:	f107 0108 	add.w	r1, r7, #8
 800d5c0:	4610      	mov	r0, r2
 800d5c2:	4798      	blx	r3
 800d5c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d5c6:	e00f      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d5c8:	6839      	ldr	r1, [r7, #0]
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f000 fa30 	bl	800da30 <USBD_CtlError>
            err++;
 800d5d0:	7afb      	ldrb	r3, [r7, #11]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	72fb      	strb	r3, [r7, #11]
          break;
 800d5d6:	e007      	b.n	800d5e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d5d8:	6839      	ldr	r1, [r7, #0]
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f000 fa28 	bl	800da30 <USBD_CtlError>
          err++;
 800d5e0:	7afb      	ldrb	r3, [r7, #11]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d5e6:	bf00      	nop
      }
      break;
 800d5e8:	e037      	b.n	800d65a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	7c1b      	ldrb	r3, [r3, #16]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d109      	bne.n	800d606 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5fa:	f107 0208 	add.w	r2, r7, #8
 800d5fe:	4610      	mov	r0, r2
 800d600:	4798      	blx	r3
 800d602:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d604:	e029      	b.n	800d65a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d606:	6839      	ldr	r1, [r7, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 fa11 	bl	800da30 <USBD_CtlError>
        err++;
 800d60e:	7afb      	ldrb	r3, [r7, #11]
 800d610:	3301      	adds	r3, #1
 800d612:	72fb      	strb	r3, [r7, #11]
      break;
 800d614:	e021      	b.n	800d65a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	7c1b      	ldrb	r3, [r3, #16]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d10d      	bne.n	800d63a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d626:	f107 0208 	add.w	r2, r7, #8
 800d62a:	4610      	mov	r0, r2
 800d62c:	4798      	blx	r3
 800d62e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	3301      	adds	r3, #1
 800d634:	2207      	movs	r2, #7
 800d636:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d638:	e00f      	b.n	800d65a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d63a:	6839      	ldr	r1, [r7, #0]
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 f9f7 	bl	800da30 <USBD_CtlError>
        err++;
 800d642:	7afb      	ldrb	r3, [r7, #11]
 800d644:	3301      	adds	r3, #1
 800d646:	72fb      	strb	r3, [r7, #11]
      break;
 800d648:	e007      	b.n	800d65a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d64a:	6839      	ldr	r1, [r7, #0]
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f000 f9ef 	bl	800da30 <USBD_CtlError>
      err++;
 800d652:	7afb      	ldrb	r3, [r7, #11]
 800d654:	3301      	adds	r3, #1
 800d656:	72fb      	strb	r3, [r7, #11]
      break;
 800d658:	bf00      	nop
  }

  if (err != 0U)
 800d65a:	7afb      	ldrb	r3, [r7, #11]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d11e      	bne.n	800d69e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	88db      	ldrh	r3, [r3, #6]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d016      	beq.n	800d696 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d668:	893b      	ldrh	r3, [r7, #8]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d00e      	beq.n	800d68c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	88da      	ldrh	r2, [r3, #6]
 800d672:	893b      	ldrh	r3, [r7, #8]
 800d674:	4293      	cmp	r3, r2
 800d676:	bf28      	it	cs
 800d678:	4613      	movcs	r3, r2
 800d67a:	b29b      	uxth	r3, r3
 800d67c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d67e:	893b      	ldrh	r3, [r7, #8]
 800d680:	461a      	mov	r2, r3
 800d682:	68f9      	ldr	r1, [r7, #12]
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f000 fa44 	bl	800db12 <USBD_CtlSendData>
 800d68a:	e009      	b.n	800d6a0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d68c:	6839      	ldr	r1, [r7, #0]
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 f9ce 	bl	800da30 <USBD_CtlError>
 800d694:	e004      	b.n	800d6a0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d696:	6878      	ldr	r0, [r7, #4]
 800d698:	f000 fa95 	bl	800dbc6 <USBD_CtlSendStatus>
 800d69c:	e000      	b.n	800d6a0 <USBD_GetDescriptor+0x320>
    return;
 800d69e:	bf00      	nop
  }
}
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop

0800d6a8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	889b      	ldrh	r3, [r3, #4]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d131      	bne.n	800d71e <USBD_SetAddress+0x76>
 800d6ba:	683b      	ldr	r3, [r7, #0]
 800d6bc:	88db      	ldrh	r3, [r3, #6]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d12d      	bne.n	800d71e <USBD_SetAddress+0x76>
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	885b      	ldrh	r3, [r3, #2]
 800d6c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6c8:	d829      	bhi.n	800d71e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	885b      	ldrh	r3, [r3, #2]
 800d6ce:	b2db      	uxtb	r3, r3
 800d6d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d6d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6dc:	b2db      	uxtb	r3, r3
 800d6de:	2b03      	cmp	r3, #3
 800d6e0:	d104      	bne.n	800d6ec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d6e2:	6839      	ldr	r1, [r7, #0]
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f000 f9a3 	bl	800da30 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6ea:	e01d      	b.n	800d728 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	7bfa      	ldrb	r2, [r7, #15]
 800d6f0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d6f4:	7bfb      	ldrb	r3, [r7, #15]
 800d6f6:	4619      	mov	r1, r3
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f000 fefd 	bl	800e4f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f000 fa61 	bl	800dbc6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d704:	7bfb      	ldrb	r3, [r7, #15]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d004      	beq.n	800d714 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2202      	movs	r2, #2
 800d70e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d712:	e009      	b.n	800d728 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2201      	movs	r2, #1
 800d718:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d71c:	e004      	b.n	800d728 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d71e:	6839      	ldr	r1, [r7, #0]
 800d720:	6878      	ldr	r0, [r7, #4]
 800d722:	f000 f985 	bl	800da30 <USBD_CtlError>
  }
}
 800d726:	bf00      	nop
 800d728:	bf00      	nop
 800d72a:	3710      	adds	r7, #16
 800d72c:	46bd      	mov	sp, r7
 800d72e:	bd80      	pop	{r7, pc}

0800d730 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b084      	sub	sp, #16
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d73a:	2300      	movs	r3, #0
 800d73c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	885b      	ldrh	r3, [r3, #2]
 800d742:	b2da      	uxtb	r2, r3
 800d744:	4b4c      	ldr	r3, [pc, #304]	@ (800d878 <USBD_SetConfig+0x148>)
 800d746:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d748:	4b4b      	ldr	r3, [pc, #300]	@ (800d878 <USBD_SetConfig+0x148>)
 800d74a:	781b      	ldrb	r3, [r3, #0]
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d905      	bls.n	800d75c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d750:	6839      	ldr	r1, [r7, #0]
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f000 f96c 	bl	800da30 <USBD_CtlError>
    return USBD_FAIL;
 800d758:	2303      	movs	r3, #3
 800d75a:	e088      	b.n	800d86e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d762:	b2db      	uxtb	r3, r3
 800d764:	2b02      	cmp	r3, #2
 800d766:	d002      	beq.n	800d76e <USBD_SetConfig+0x3e>
 800d768:	2b03      	cmp	r3, #3
 800d76a:	d025      	beq.n	800d7b8 <USBD_SetConfig+0x88>
 800d76c:	e071      	b.n	800d852 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d76e:	4b42      	ldr	r3, [pc, #264]	@ (800d878 <USBD_SetConfig+0x148>)
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d01c      	beq.n	800d7b0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d776:	4b40      	ldr	r3, [pc, #256]	@ (800d878 <USBD_SetConfig+0x148>)
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	461a      	mov	r2, r3
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d780:	4b3d      	ldr	r3, [pc, #244]	@ (800d878 <USBD_SetConfig+0x148>)
 800d782:	781b      	ldrb	r3, [r3, #0]
 800d784:	4619      	mov	r1, r3
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f7ff f990 	bl	800caac <USBD_SetClassConfig>
 800d78c:	4603      	mov	r3, r0
 800d78e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d004      	beq.n	800d7a0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d796:	6839      	ldr	r1, [r7, #0]
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f000 f949 	bl	800da30 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d79e:	e065      	b.n	800d86c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f000 fa10 	bl	800dbc6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2203      	movs	r2, #3
 800d7aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d7ae:	e05d      	b.n	800d86c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f000 fa08 	bl	800dbc6 <USBD_CtlSendStatus>
      break;
 800d7b6:	e059      	b.n	800d86c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d7b8:	4b2f      	ldr	r3, [pc, #188]	@ (800d878 <USBD_SetConfig+0x148>)
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d112      	bne.n	800d7e6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2202      	movs	r2, #2
 800d7c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d7c8:	4b2b      	ldr	r3, [pc, #172]	@ (800d878 <USBD_SetConfig+0x148>)
 800d7ca:	781b      	ldrb	r3, [r3, #0]
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d7d2:	4b29      	ldr	r3, [pc, #164]	@ (800d878 <USBD_SetConfig+0x148>)
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f7ff f983 	bl	800cae4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f000 f9f1 	bl	800dbc6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d7e4:	e042      	b.n	800d86c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d7e6:	4b24      	ldr	r3, [pc, #144]	@ (800d878 <USBD_SetConfig+0x148>)
 800d7e8:	781b      	ldrb	r3, [r3, #0]
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	685b      	ldr	r3, [r3, #4]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d02a      	beq.n	800d84a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	685b      	ldr	r3, [r3, #4]
 800d7f8:	b2db      	uxtb	r3, r3
 800d7fa:	4619      	mov	r1, r3
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f7ff f971 	bl	800cae4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d802:	4b1d      	ldr	r3, [pc, #116]	@ (800d878 <USBD_SetConfig+0x148>)
 800d804:	781b      	ldrb	r3, [r3, #0]
 800d806:	461a      	mov	r2, r3
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d80c:	4b1a      	ldr	r3, [pc, #104]	@ (800d878 <USBD_SetConfig+0x148>)
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	4619      	mov	r1, r3
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f7ff f94a 	bl	800caac <USBD_SetClassConfig>
 800d818:	4603      	mov	r3, r0
 800d81a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d81c:	7bfb      	ldrb	r3, [r7, #15]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d00f      	beq.n	800d842 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d822:	6839      	ldr	r1, [r7, #0]
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f000 f903 	bl	800da30 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	685b      	ldr	r3, [r3, #4]
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	4619      	mov	r1, r3
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f7ff f956 	bl	800cae4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2202      	movs	r2, #2
 800d83c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d840:	e014      	b.n	800d86c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f000 f9bf 	bl	800dbc6 <USBD_CtlSendStatus>
      break;
 800d848:	e010      	b.n	800d86c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 f9bb 	bl	800dbc6 <USBD_CtlSendStatus>
      break;
 800d850:	e00c      	b.n	800d86c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d852:	6839      	ldr	r1, [r7, #0]
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f000 f8eb 	bl	800da30 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d85a:	4b07      	ldr	r3, [pc, #28]	@ (800d878 <USBD_SetConfig+0x148>)
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	4619      	mov	r1, r3
 800d860:	6878      	ldr	r0, [r7, #4]
 800d862:	f7ff f93f 	bl	800cae4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d866:	2303      	movs	r3, #3
 800d868:	73fb      	strb	r3, [r7, #15]
      break;
 800d86a:	bf00      	nop
  }

  return ret;
 800d86c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3710      	adds	r7, #16
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}
 800d876:	bf00      	nop
 800d878:	2000234d 	.word	0x2000234d

0800d87c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b082      	sub	sp, #8
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	88db      	ldrh	r3, [r3, #6]
 800d88a:	2b01      	cmp	r3, #1
 800d88c:	d004      	beq.n	800d898 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d88e:	6839      	ldr	r1, [r7, #0]
 800d890:	6878      	ldr	r0, [r7, #4]
 800d892:	f000 f8cd 	bl	800da30 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d896:	e023      	b.n	800d8e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d89e:	b2db      	uxtb	r3, r3
 800d8a0:	2b02      	cmp	r3, #2
 800d8a2:	dc02      	bgt.n	800d8aa <USBD_GetConfig+0x2e>
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	dc03      	bgt.n	800d8b0 <USBD_GetConfig+0x34>
 800d8a8:	e015      	b.n	800d8d6 <USBD_GetConfig+0x5a>
 800d8aa:	2b03      	cmp	r3, #3
 800d8ac:	d00b      	beq.n	800d8c6 <USBD_GetConfig+0x4a>
 800d8ae:	e012      	b.n	800d8d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	3308      	adds	r3, #8
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	4619      	mov	r1, r3
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f927 	bl	800db12 <USBD_CtlSendData>
        break;
 800d8c4:	e00c      	b.n	800d8e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	3304      	adds	r3, #4
 800d8ca:	2201      	movs	r2, #1
 800d8cc:	4619      	mov	r1, r3
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f000 f91f 	bl	800db12 <USBD_CtlSendData>
        break;
 800d8d4:	e004      	b.n	800d8e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d8d6:	6839      	ldr	r1, [r7, #0]
 800d8d8:	6878      	ldr	r0, [r7, #4]
 800d8da:	f000 f8a9 	bl	800da30 <USBD_CtlError>
        break;
 800d8de:	bf00      	nop
}
 800d8e0:	bf00      	nop
 800d8e2:	3708      	adds	r7, #8
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}

0800d8e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b082      	sub	sp, #8
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
 800d8f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8f8:	b2db      	uxtb	r3, r3
 800d8fa:	3b01      	subs	r3, #1
 800d8fc:	2b02      	cmp	r3, #2
 800d8fe:	d81e      	bhi.n	800d93e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	88db      	ldrh	r3, [r3, #6]
 800d904:	2b02      	cmp	r3, #2
 800d906:	d004      	beq.n	800d912 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d908:	6839      	ldr	r1, [r7, #0]
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f000 f890 	bl	800da30 <USBD_CtlError>
        break;
 800d910:	e01a      	b.n	800d948 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2201      	movs	r2, #1
 800d916:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d005      	beq.n	800d92e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	68db      	ldr	r3, [r3, #12]
 800d926:	f043 0202 	orr.w	r2, r3, #2
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	330c      	adds	r3, #12
 800d932:	2202      	movs	r2, #2
 800d934:	4619      	mov	r1, r3
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 f8eb 	bl	800db12 <USBD_CtlSendData>
      break;
 800d93c:	e004      	b.n	800d948 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d93e:	6839      	ldr	r1, [r7, #0]
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f000 f875 	bl	800da30 <USBD_CtlError>
      break;
 800d946:	bf00      	nop
  }
}
 800d948:	bf00      	nop
 800d94a:	3708      	adds	r7, #8
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}

0800d950 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
 800d958:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	885b      	ldrh	r3, [r3, #2]
 800d95e:	2b01      	cmp	r3, #1
 800d960:	d106      	bne.n	800d970 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2201      	movs	r2, #1
 800d966:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d96a:	6878      	ldr	r0, [r7, #4]
 800d96c:	f000 f92b 	bl	800dbc6 <USBD_CtlSendStatus>
  }
}
 800d970:	bf00      	nop
 800d972:	3708      	adds	r7, #8
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d988:	b2db      	uxtb	r3, r3
 800d98a:	3b01      	subs	r3, #1
 800d98c:	2b02      	cmp	r3, #2
 800d98e:	d80b      	bhi.n	800d9a8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	885b      	ldrh	r3, [r3, #2]
 800d994:	2b01      	cmp	r3, #1
 800d996:	d10c      	bne.n	800d9b2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f000 f910 	bl	800dbc6 <USBD_CtlSendStatus>
      }
      break;
 800d9a6:	e004      	b.n	800d9b2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d9a8:	6839      	ldr	r1, [r7, #0]
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f000 f840 	bl	800da30 <USBD_CtlError>
      break;
 800d9b0:	e000      	b.n	800d9b4 <USBD_ClrFeature+0x3c>
      break;
 800d9b2:	bf00      	nop
  }
}
 800d9b4:	bf00      	nop
 800d9b6:	3708      	adds	r7, #8
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	781a      	ldrb	r2, [r3, #0]
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	781a      	ldrb	r2, [r3, #0]
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d9e6:	68f8      	ldr	r0, [r7, #12]
 800d9e8:	f7ff fa90 	bl	800cf0c <SWAPBYTE>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	461a      	mov	r2, r3
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	3301      	adds	r3, #1
 800d9fe:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f7ff fa83 	bl	800cf0c <SWAPBYTE>
 800da06:	4603      	mov	r3, r0
 800da08:	461a      	mov	r2, r3
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	3301      	adds	r3, #1
 800da12:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	3301      	adds	r3, #1
 800da18:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800da1a:	68f8      	ldr	r0, [r7, #12]
 800da1c:	f7ff fa76 	bl	800cf0c <SWAPBYTE>
 800da20:	4603      	mov	r3, r0
 800da22:	461a      	mov	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	80da      	strh	r2, [r3, #6]
}
 800da28:	bf00      	nop
 800da2a:	3710      	adds	r7, #16
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b082      	sub	sp, #8
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
 800da38:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800da3a:	2180      	movs	r1, #128	@ 0x80
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f000 fcf1 	bl	800e424 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800da42:	2100      	movs	r1, #0
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f000 fced 	bl	800e424 <USBD_LL_StallEP>
}
 800da4a:	bf00      	nop
 800da4c:	3708      	adds	r7, #8
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}

0800da52 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800da52:	b580      	push	{r7, lr}
 800da54:	b086      	sub	sp, #24
 800da56:	af00      	add	r7, sp, #0
 800da58:	60f8      	str	r0, [r7, #12]
 800da5a:	60b9      	str	r1, [r7, #8]
 800da5c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800da5e:	2300      	movs	r3, #0
 800da60:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d036      	beq.n	800dad6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800da6c:	6938      	ldr	r0, [r7, #16]
 800da6e:	f000 f836 	bl	800dade <USBD_GetLen>
 800da72:	4603      	mov	r3, r0
 800da74:	3301      	adds	r3, #1
 800da76:	b29b      	uxth	r3, r3
 800da78:	005b      	lsls	r3, r3, #1
 800da7a:	b29a      	uxth	r2, r3
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800da80:	7dfb      	ldrb	r3, [r7, #23]
 800da82:	68ba      	ldr	r2, [r7, #8]
 800da84:	4413      	add	r3, r2
 800da86:	687a      	ldr	r2, [r7, #4]
 800da88:	7812      	ldrb	r2, [r2, #0]
 800da8a:	701a      	strb	r2, [r3, #0]
  idx++;
 800da8c:	7dfb      	ldrb	r3, [r7, #23]
 800da8e:	3301      	adds	r3, #1
 800da90:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800da92:	7dfb      	ldrb	r3, [r7, #23]
 800da94:	68ba      	ldr	r2, [r7, #8]
 800da96:	4413      	add	r3, r2
 800da98:	2203      	movs	r2, #3
 800da9a:	701a      	strb	r2, [r3, #0]
  idx++;
 800da9c:	7dfb      	ldrb	r3, [r7, #23]
 800da9e:	3301      	adds	r3, #1
 800daa0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800daa2:	e013      	b.n	800dacc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800daa4:	7dfb      	ldrb	r3, [r7, #23]
 800daa6:	68ba      	ldr	r2, [r7, #8]
 800daa8:	4413      	add	r3, r2
 800daaa:	693a      	ldr	r2, [r7, #16]
 800daac:	7812      	ldrb	r2, [r2, #0]
 800daae:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	3301      	adds	r3, #1
 800dab4:	613b      	str	r3, [r7, #16]
    idx++;
 800dab6:	7dfb      	ldrb	r3, [r7, #23]
 800dab8:	3301      	adds	r3, #1
 800daba:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dabc:	7dfb      	ldrb	r3, [r7, #23]
 800dabe:	68ba      	ldr	r2, [r7, #8]
 800dac0:	4413      	add	r3, r2
 800dac2:	2200      	movs	r2, #0
 800dac4:	701a      	strb	r2, [r3, #0]
    idx++;
 800dac6:	7dfb      	ldrb	r3, [r7, #23]
 800dac8:	3301      	adds	r3, #1
 800daca:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	781b      	ldrb	r3, [r3, #0]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d1e7      	bne.n	800daa4 <USBD_GetString+0x52>
 800dad4:	e000      	b.n	800dad8 <USBD_GetString+0x86>
    return;
 800dad6:	bf00      	nop
  }
}
 800dad8:	3718      	adds	r7, #24
 800dada:	46bd      	mov	sp, r7
 800dadc:	bd80      	pop	{r7, pc}

0800dade <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dade:	b480      	push	{r7}
 800dae0:	b085      	sub	sp, #20
 800dae2:	af00      	add	r7, sp, #0
 800dae4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dae6:	2300      	movs	r3, #0
 800dae8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800daee:	e005      	b.n	800dafc <USBD_GetLen+0x1e>
  {
    len++;
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
 800daf2:	3301      	adds	r3, #1
 800daf4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800daf6:	68bb      	ldr	r3, [r7, #8]
 800daf8:	3301      	adds	r3, #1
 800dafa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	781b      	ldrb	r3, [r3, #0]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d1f5      	bne.n	800daf0 <USBD_GetLen+0x12>
  }

  return len;
 800db04:	7bfb      	ldrb	r3, [r7, #15]
}
 800db06:	4618      	mov	r0, r3
 800db08:	3714      	adds	r7, #20
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr

0800db12 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800db12:	b580      	push	{r7, lr}
 800db14:	b084      	sub	sp, #16
 800db16:	af00      	add	r7, sp, #0
 800db18:	60f8      	str	r0, [r7, #12]
 800db1a:	60b9      	str	r1, [r7, #8]
 800db1c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2202      	movs	r2, #2
 800db22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	687a      	ldr	r2, [r7, #4]
 800db2a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	687a      	ldr	r2, [r7, #4]
 800db30:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	68ba      	ldr	r2, [r7, #8]
 800db36:	2100      	movs	r1, #0
 800db38:	68f8      	ldr	r0, [r7, #12]
 800db3a:	f000 fcfc 	bl	800e536 <USBD_LL_Transmit>

  return USBD_OK;
 800db3e:	2300      	movs	r3, #0
}
 800db40:	4618      	mov	r0, r3
 800db42:	3710      	adds	r7, #16
 800db44:	46bd      	mov	sp, r7
 800db46:	bd80      	pop	{r7, pc}

0800db48 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	60f8      	str	r0, [r7, #12]
 800db50:	60b9      	str	r1, [r7, #8]
 800db52:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	68ba      	ldr	r2, [r7, #8]
 800db58:	2100      	movs	r1, #0
 800db5a:	68f8      	ldr	r0, [r7, #12]
 800db5c:	f000 fceb 	bl	800e536 <USBD_LL_Transmit>

  return USBD_OK;
 800db60:	2300      	movs	r3, #0
}
 800db62:	4618      	mov	r0, r3
 800db64:	3710      	adds	r7, #16
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}

0800db6a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800db6a:	b580      	push	{r7, lr}
 800db6c:	b084      	sub	sp, #16
 800db6e:	af00      	add	r7, sp, #0
 800db70:	60f8      	str	r0, [r7, #12]
 800db72:	60b9      	str	r1, [r7, #8]
 800db74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	2203      	movs	r2, #3
 800db7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	687a      	ldr	r2, [r7, #4]
 800db8a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	68ba      	ldr	r2, [r7, #8]
 800db92:	2100      	movs	r1, #0
 800db94:	68f8      	ldr	r0, [r7, #12]
 800db96:	f000 fcef 	bl	800e578 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db9a:	2300      	movs	r3, #0
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3710      	adds	r7, #16
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b084      	sub	sp, #16
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	60f8      	str	r0, [r7, #12]
 800dbac:	60b9      	str	r1, [r7, #8]
 800dbae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	68ba      	ldr	r2, [r7, #8]
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	68f8      	ldr	r0, [r7, #12]
 800dbb8:	f000 fcde 	bl	800e578 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dbbc:	2300      	movs	r3, #0
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}

0800dbc6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b082      	sub	sp, #8
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2204      	movs	r2, #4
 800dbd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	2200      	movs	r2, #0
 800dbda:	2100      	movs	r1, #0
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f000 fcaa 	bl	800e536 <USBD_LL_Transmit>

  return USBD_OK;
 800dbe2:	2300      	movs	r3, #0
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	3708      	adds	r7, #8
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b082      	sub	sp, #8
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2205      	movs	r2, #5
 800dbf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	2200      	movs	r2, #0
 800dc00:	2100      	movs	r1, #0
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 fcb8 	bl	800e578 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dc08:	2300      	movs	r3, #0
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3708      	adds	r7, #8
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
	...

0800dc14 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dc14:	b480      	push	{r7}
 800dc16:	b087      	sub	sp, #28
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	60f8      	str	r0, [r7, #12]
 800dc1c:	60b9      	str	r1, [r7, #8]
 800dc1e:	4613      	mov	r3, r2
 800dc20:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dc22:	2301      	movs	r3, #1
 800dc24:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dc26:	2300      	movs	r3, #0
 800dc28:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dc2a:	4b1f      	ldr	r3, [pc, #124]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc2c:	7a5b      	ldrb	r3, [r3, #9]
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d131      	bne.n	800dc98 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dc34:	4b1c      	ldr	r3, [pc, #112]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc36:	7a5b      	ldrb	r3, [r3, #9]
 800dc38:	b2db      	uxtb	r3, r3
 800dc3a:	461a      	mov	r2, r3
 800dc3c:	4b1a      	ldr	r3, [pc, #104]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc3e:	2100      	movs	r1, #0
 800dc40:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dc42:	4b19      	ldr	r3, [pc, #100]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc44:	7a5b      	ldrb	r3, [r3, #9]
 800dc46:	b2db      	uxtb	r3, r3
 800dc48:	4a17      	ldr	r2, [pc, #92]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	4413      	add	r3, r2
 800dc4e:	68fa      	ldr	r2, [r7, #12]
 800dc50:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dc52:	4b15      	ldr	r3, [pc, #84]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc54:	7a5b      	ldrb	r3, [r3, #9]
 800dc56:	b2db      	uxtb	r3, r3
 800dc58:	461a      	mov	r2, r3
 800dc5a:	4b13      	ldr	r3, [pc, #76]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc5c:	4413      	add	r3, r2
 800dc5e:	79fa      	ldrb	r2, [r7, #7]
 800dc60:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dc62:	4b11      	ldr	r3, [pc, #68]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc64:	7a5b      	ldrb	r3, [r3, #9]
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	1c5a      	adds	r2, r3, #1
 800dc6a:	b2d1      	uxtb	r1, r2
 800dc6c:	4a0e      	ldr	r2, [pc, #56]	@ (800dca8 <FATFS_LinkDriverEx+0x94>)
 800dc6e:	7251      	strb	r1, [r2, #9]
 800dc70:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dc72:	7dbb      	ldrb	r3, [r7, #22]
 800dc74:	3330      	adds	r3, #48	@ 0x30
 800dc76:	b2da      	uxtb	r2, r3
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dc7c:	68bb      	ldr	r3, [r7, #8]
 800dc7e:	3301      	adds	r3, #1
 800dc80:	223a      	movs	r2, #58	@ 0x3a
 800dc82:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	3302      	adds	r3, #2
 800dc88:	222f      	movs	r2, #47	@ 0x2f
 800dc8a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	3303      	adds	r3, #3
 800dc90:	2200      	movs	r2, #0
 800dc92:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dc94:	2300      	movs	r3, #0
 800dc96:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dc98:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	371c      	adds	r7, #28
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca4:	4770      	bx	lr
 800dca6:	bf00      	nop
 800dca8:	20002350 	.word	0x20002350

0800dcac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b082      	sub	sp, #8
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	6839      	ldr	r1, [r7, #0]
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f7ff ffaa 	bl	800dc14 <FATFS_LinkDriverEx>
 800dcc0:	4603      	mov	r3, r0
}
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	3708      	adds	r7, #8
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd80      	pop	{r7, pc}
	...

0800dccc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	4912      	ldr	r1, [pc, #72]	@ (800dd1c <MX_USB_Device_Init+0x50>)
 800dcd4:	4812      	ldr	r0, [pc, #72]	@ (800dd20 <MX_USB_Device_Init+0x54>)
 800dcd6:	f7fe fe7b 	bl	800c9d0 <USBD_Init>
 800dcda:	4603      	mov	r3, r0
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d001      	beq.n	800dce4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800dce0:	f7f3 fbf8 	bl	80014d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800dce4:	490f      	ldr	r1, [pc, #60]	@ (800dd24 <MX_USB_Device_Init+0x58>)
 800dce6:	480e      	ldr	r0, [pc, #56]	@ (800dd20 <MX_USB_Device_Init+0x54>)
 800dce8:	f7fe fea2 	bl	800ca30 <USBD_RegisterClass>
 800dcec:	4603      	mov	r3, r0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d001      	beq.n	800dcf6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800dcf2:	f7f3 fbef 	bl	80014d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800dcf6:	490c      	ldr	r1, [pc, #48]	@ (800dd28 <MX_USB_Device_Init+0x5c>)
 800dcf8:	4809      	ldr	r0, [pc, #36]	@ (800dd20 <MX_USB_Device_Init+0x54>)
 800dcfa:	f7fe fdc3 	bl	800c884 <USBD_CDC_RegisterInterface>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d001      	beq.n	800dd08 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800dd04:	f7f3 fbe6 	bl	80014d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800dd08:	4805      	ldr	r0, [pc, #20]	@ (800dd20 <MX_USB_Device_Init+0x54>)
 800dd0a:	f7fe feb8 	bl	800ca7e <USBD_Start>
 800dd0e:	4603      	mov	r3, r0
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d001      	beq.n	800dd18 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800dd14:	f7f3 fbde 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800dd18:	bf00      	nop
 800dd1a:	bd80      	pop	{r7, pc}
 800dd1c:	20000148 	.word	0x20000148
 800dd20:	2000235c 	.word	0x2000235c
 800dd24:	20000030 	.word	0x20000030
 800dd28:	20000134 	.word	0x20000134

0800dd2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dd30:	2200      	movs	r2, #0
 800dd32:	4905      	ldr	r1, [pc, #20]	@ (800dd48 <CDC_Init_FS+0x1c>)
 800dd34:	4805      	ldr	r0, [pc, #20]	@ (800dd4c <CDC_Init_FS+0x20>)
 800dd36:	f7fe fdba 	bl	800c8ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dd3a:	4905      	ldr	r1, [pc, #20]	@ (800dd50 <CDC_Init_FS+0x24>)
 800dd3c:	4803      	ldr	r0, [pc, #12]	@ (800dd4c <CDC_Init_FS+0x20>)
 800dd3e:	f7fe fdd4 	bl	800c8ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dd42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	bd80      	pop	{r7, pc}
 800dd48:	20002a2c 	.word	0x20002a2c
 800dd4c:	2000235c 	.word	0x2000235c
 800dd50:	2000262c 	.word	0x2000262c

0800dd54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dd54:	b480      	push	{r7}
 800dd56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dd58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr

0800dd64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b083      	sub	sp, #12
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	4603      	mov	r3, r0
 800dd6c:	6039      	str	r1, [r7, #0]
 800dd6e:	71fb      	strb	r3, [r7, #7]
 800dd70:	4613      	mov	r3, r2
 800dd72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dd74:	79fb      	ldrb	r3, [r7, #7]
 800dd76:	2b23      	cmp	r3, #35	@ 0x23
 800dd78:	d84a      	bhi.n	800de10 <CDC_Control_FS+0xac>
 800dd7a:	a201      	add	r2, pc, #4	@ (adr r2, 800dd80 <CDC_Control_FS+0x1c>)
 800dd7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd80:	0800de11 	.word	0x0800de11
 800dd84:	0800de11 	.word	0x0800de11
 800dd88:	0800de11 	.word	0x0800de11
 800dd8c:	0800de11 	.word	0x0800de11
 800dd90:	0800de11 	.word	0x0800de11
 800dd94:	0800de11 	.word	0x0800de11
 800dd98:	0800de11 	.word	0x0800de11
 800dd9c:	0800de11 	.word	0x0800de11
 800dda0:	0800de11 	.word	0x0800de11
 800dda4:	0800de11 	.word	0x0800de11
 800dda8:	0800de11 	.word	0x0800de11
 800ddac:	0800de11 	.word	0x0800de11
 800ddb0:	0800de11 	.word	0x0800de11
 800ddb4:	0800de11 	.word	0x0800de11
 800ddb8:	0800de11 	.word	0x0800de11
 800ddbc:	0800de11 	.word	0x0800de11
 800ddc0:	0800de11 	.word	0x0800de11
 800ddc4:	0800de11 	.word	0x0800de11
 800ddc8:	0800de11 	.word	0x0800de11
 800ddcc:	0800de11 	.word	0x0800de11
 800ddd0:	0800de11 	.word	0x0800de11
 800ddd4:	0800de11 	.word	0x0800de11
 800ddd8:	0800de11 	.word	0x0800de11
 800dddc:	0800de11 	.word	0x0800de11
 800dde0:	0800de11 	.word	0x0800de11
 800dde4:	0800de11 	.word	0x0800de11
 800dde8:	0800de11 	.word	0x0800de11
 800ddec:	0800de11 	.word	0x0800de11
 800ddf0:	0800de11 	.word	0x0800de11
 800ddf4:	0800de11 	.word	0x0800de11
 800ddf8:	0800de11 	.word	0x0800de11
 800ddfc:	0800de11 	.word	0x0800de11
 800de00:	0800de11 	.word	0x0800de11
 800de04:	0800de11 	.word	0x0800de11
 800de08:	0800de11 	.word	0x0800de11
 800de0c:	0800de11 	.word	0x0800de11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800de10:	bf00      	nop
  }

  return (USBD_OK);
 800de12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800de14:	4618      	mov	r0, r3
 800de16:	370c      	adds	r7, #12
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr

0800de20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b082      	sub	sp, #8
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800de2a:	6879      	ldr	r1, [r7, #4]
 800de2c:	4805      	ldr	r0, [pc, #20]	@ (800de44 <CDC_Receive_FS+0x24>)
 800de2e:	f7fe fd5c 	bl	800c8ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800de32:	4804      	ldr	r0, [pc, #16]	@ (800de44 <CDC_Receive_FS+0x24>)
 800de34:	f7fe fda2 	bl	800c97c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800de38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3708      	adds	r7, #8
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
 800de42:	bf00      	nop
 800de44:	2000235c 	.word	0x2000235c

0800de48 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b084      	sub	sp, #16
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
 800de50:	460b      	mov	r3, r1
 800de52:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800de54:	2300      	movs	r3, #0
 800de56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800de58:	4b0d      	ldr	r3, [pc, #52]	@ (800de90 <CDC_Transmit_FS+0x48>)
 800de5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800de5e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800de66:	2b00      	cmp	r3, #0
 800de68:	d001      	beq.n	800de6e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800de6a:	2301      	movs	r3, #1
 800de6c:	e00b      	b.n	800de86 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800de6e:	887b      	ldrh	r3, [r7, #2]
 800de70:	461a      	mov	r2, r3
 800de72:	6879      	ldr	r1, [r7, #4]
 800de74:	4806      	ldr	r0, [pc, #24]	@ (800de90 <CDC_Transmit_FS+0x48>)
 800de76:	f7fe fd1a 	bl	800c8ae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800de7a:	4805      	ldr	r0, [pc, #20]	@ (800de90 <CDC_Transmit_FS+0x48>)
 800de7c:	f7fe fd4e 	bl	800c91c <USBD_CDC_TransmitPacket>
 800de80:	4603      	mov	r3, r0
 800de82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800de84:	7bfb      	ldrb	r3, [r7, #15]
}
 800de86:	4618      	mov	r0, r3
 800de88:	3710      	adds	r7, #16
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}
 800de8e:	bf00      	nop
 800de90:	2000235c 	.word	0x2000235c

0800de94 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800de94:	b480      	push	{r7}
 800de96:	b087      	sub	sp, #28
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	60b9      	str	r1, [r7, #8]
 800de9e:	4613      	mov	r3, r2
 800dea0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dea2:	2300      	movs	r3, #0
 800dea4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dea6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800deaa:	4618      	mov	r0, r3
 800deac:	371c      	adds	r7, #28
 800deae:	46bd      	mov	sp, r7
 800deb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb4:	4770      	bx	lr
	...

0800deb8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800deb8:	b480      	push	{r7}
 800deba:	b083      	sub	sp, #12
 800debc:	af00      	add	r7, sp, #0
 800debe:	4603      	mov	r3, r0
 800dec0:	6039      	str	r1, [r7, #0]
 800dec2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	2212      	movs	r2, #18
 800dec8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800deca:	4b03      	ldr	r3, [pc, #12]	@ (800ded8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800decc:	4618      	mov	r0, r3
 800dece:	370c      	adds	r7, #12
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr
 800ded8:	20000168 	.word	0x20000168

0800dedc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dedc:	b480      	push	{r7}
 800dede:	b083      	sub	sp, #12
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	4603      	mov	r3, r0
 800dee4:	6039      	str	r1, [r7, #0]
 800dee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	2204      	movs	r2, #4
 800deec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800deee:	4b03      	ldr	r3, [pc, #12]	@ (800defc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800def0:	4618      	mov	r0, r3
 800def2:	370c      	adds	r7, #12
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr
 800defc:	2000017c 	.word	0x2000017c

0800df00 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b082      	sub	sp, #8
 800df04:	af00      	add	r7, sp, #0
 800df06:	4603      	mov	r3, r0
 800df08:	6039      	str	r1, [r7, #0]
 800df0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df0c:	79fb      	ldrb	r3, [r7, #7]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d105      	bne.n	800df1e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800df12:	683a      	ldr	r2, [r7, #0]
 800df14:	4907      	ldr	r1, [pc, #28]	@ (800df34 <USBD_CDC_ProductStrDescriptor+0x34>)
 800df16:	4808      	ldr	r0, [pc, #32]	@ (800df38 <USBD_CDC_ProductStrDescriptor+0x38>)
 800df18:	f7ff fd9b 	bl	800da52 <USBD_GetString>
 800df1c:	e004      	b.n	800df28 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800df1e:	683a      	ldr	r2, [r7, #0]
 800df20:	4904      	ldr	r1, [pc, #16]	@ (800df34 <USBD_CDC_ProductStrDescriptor+0x34>)
 800df22:	4805      	ldr	r0, [pc, #20]	@ (800df38 <USBD_CDC_ProductStrDescriptor+0x38>)
 800df24:	f7ff fd95 	bl	800da52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df28:	4b02      	ldr	r3, [pc, #8]	@ (800df34 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	3708      	adds	r7, #8
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	20002e2c 	.word	0x20002e2c
 800df38:	0800f144 	.word	0x0800f144

0800df3c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b082      	sub	sp, #8
 800df40:	af00      	add	r7, sp, #0
 800df42:	4603      	mov	r3, r0
 800df44:	6039      	str	r1, [r7, #0]
 800df46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800df48:	683a      	ldr	r2, [r7, #0]
 800df4a:	4904      	ldr	r1, [pc, #16]	@ (800df5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800df4c:	4804      	ldr	r0, [pc, #16]	@ (800df60 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800df4e:	f7ff fd80 	bl	800da52 <USBD_GetString>
  return USBD_StrDesc;
 800df52:	4b02      	ldr	r3, [pc, #8]	@ (800df5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800df54:	4618      	mov	r0, r3
 800df56:	3708      	adds	r7, #8
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	20002e2c 	.word	0x20002e2c
 800df60:	0800f15c 	.word	0x0800f15c

0800df64 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	4603      	mov	r3, r0
 800df6c:	6039      	str	r1, [r7, #0]
 800df6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	221a      	movs	r2, #26
 800df74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800df76:	f000 f843 	bl	800e000 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800df7a:	4b02      	ldr	r3, [pc, #8]	@ (800df84 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800df7c:	4618      	mov	r0, r3
 800df7e:	3708      	adds	r7, #8
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}
 800df84:	20000180 	.word	0x20000180

0800df88 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b082      	sub	sp, #8
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	4603      	mov	r3, r0
 800df90:	6039      	str	r1, [r7, #0]
 800df92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800df94:	79fb      	ldrb	r3, [r7, #7]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d105      	bne.n	800dfa6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800df9a:	683a      	ldr	r2, [r7, #0]
 800df9c:	4907      	ldr	r1, [pc, #28]	@ (800dfbc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800df9e:	4808      	ldr	r0, [pc, #32]	@ (800dfc0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dfa0:	f7ff fd57 	bl	800da52 <USBD_GetString>
 800dfa4:	e004      	b.n	800dfb0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dfa6:	683a      	ldr	r2, [r7, #0]
 800dfa8:	4904      	ldr	r1, [pc, #16]	@ (800dfbc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dfaa:	4805      	ldr	r0, [pc, #20]	@ (800dfc0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dfac:	f7ff fd51 	bl	800da52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dfb0:	4b02      	ldr	r3, [pc, #8]	@ (800dfbc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3708      	adds	r7, #8
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	20002e2c 	.word	0x20002e2c
 800dfc0:	0800f170 	.word	0x0800f170

0800dfc4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b082      	sub	sp, #8
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	4603      	mov	r3, r0
 800dfcc:	6039      	str	r1, [r7, #0]
 800dfce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dfd0:	79fb      	ldrb	r3, [r7, #7]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d105      	bne.n	800dfe2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dfd6:	683a      	ldr	r2, [r7, #0]
 800dfd8:	4907      	ldr	r1, [pc, #28]	@ (800dff8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dfda:	4808      	ldr	r0, [pc, #32]	@ (800dffc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dfdc:	f7ff fd39 	bl	800da52 <USBD_GetString>
 800dfe0:	e004      	b.n	800dfec <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dfe2:	683a      	ldr	r2, [r7, #0]
 800dfe4:	4904      	ldr	r1, [pc, #16]	@ (800dff8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dfe6:	4805      	ldr	r0, [pc, #20]	@ (800dffc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dfe8:	f7ff fd33 	bl	800da52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dfec:	4b02      	ldr	r3, [pc, #8]	@ (800dff8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3708      	adds	r7, #8
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	bf00      	nop
 800dff8:	20002e2c 	.word	0x20002e2c
 800dffc:	0800f17c 	.word	0x0800f17c

0800e000 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b084      	sub	sp, #16
 800e004:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e006:	4b0f      	ldr	r3, [pc, #60]	@ (800e044 <Get_SerialNum+0x44>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e00c:	4b0e      	ldr	r3, [pc, #56]	@ (800e048 <Get_SerialNum+0x48>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e012:	4b0e      	ldr	r3, [pc, #56]	@ (800e04c <Get_SerialNum+0x4c>)
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e018:	68fa      	ldr	r2, [r7, #12]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	4413      	add	r3, r2
 800e01e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d009      	beq.n	800e03a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e026:	2208      	movs	r2, #8
 800e028:	4909      	ldr	r1, [pc, #36]	@ (800e050 <Get_SerialNum+0x50>)
 800e02a:	68f8      	ldr	r0, [r7, #12]
 800e02c:	f000 f814 	bl	800e058 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e030:	2204      	movs	r2, #4
 800e032:	4908      	ldr	r1, [pc, #32]	@ (800e054 <Get_SerialNum+0x54>)
 800e034:	68b8      	ldr	r0, [r7, #8]
 800e036:	f000 f80f 	bl	800e058 <IntToUnicode>
  }
}
 800e03a:	bf00      	nop
 800e03c:	3710      	adds	r7, #16
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}
 800e042:	bf00      	nop
 800e044:	1fff7590 	.word	0x1fff7590
 800e048:	1fff7594 	.word	0x1fff7594
 800e04c:	1fff7598 	.word	0x1fff7598
 800e050:	20000182 	.word	0x20000182
 800e054:	20000192 	.word	0x20000192

0800e058 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e058:	b480      	push	{r7}
 800e05a:	b087      	sub	sp, #28
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	60f8      	str	r0, [r7, #12]
 800e060:	60b9      	str	r1, [r7, #8]
 800e062:	4613      	mov	r3, r2
 800e064:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e066:	2300      	movs	r3, #0
 800e068:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e06a:	2300      	movs	r3, #0
 800e06c:	75fb      	strb	r3, [r7, #23]
 800e06e:	e027      	b.n	800e0c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	0f1b      	lsrs	r3, r3, #28
 800e074:	2b09      	cmp	r3, #9
 800e076:	d80b      	bhi.n	800e090 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	0f1b      	lsrs	r3, r3, #28
 800e07c:	b2da      	uxtb	r2, r3
 800e07e:	7dfb      	ldrb	r3, [r7, #23]
 800e080:	005b      	lsls	r3, r3, #1
 800e082:	4619      	mov	r1, r3
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	440b      	add	r3, r1
 800e088:	3230      	adds	r2, #48	@ 0x30
 800e08a:	b2d2      	uxtb	r2, r2
 800e08c:	701a      	strb	r2, [r3, #0]
 800e08e:	e00a      	b.n	800e0a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	0f1b      	lsrs	r3, r3, #28
 800e094:	b2da      	uxtb	r2, r3
 800e096:	7dfb      	ldrb	r3, [r7, #23]
 800e098:	005b      	lsls	r3, r3, #1
 800e09a:	4619      	mov	r1, r3
 800e09c:	68bb      	ldr	r3, [r7, #8]
 800e09e:	440b      	add	r3, r1
 800e0a0:	3237      	adds	r2, #55	@ 0x37
 800e0a2:	b2d2      	uxtb	r2, r2
 800e0a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	011b      	lsls	r3, r3, #4
 800e0aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e0ac:	7dfb      	ldrb	r3, [r7, #23]
 800e0ae:	005b      	lsls	r3, r3, #1
 800e0b0:	3301      	adds	r3, #1
 800e0b2:	68ba      	ldr	r2, [r7, #8]
 800e0b4:	4413      	add	r3, r2
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e0ba:	7dfb      	ldrb	r3, [r7, #23]
 800e0bc:	3301      	adds	r3, #1
 800e0be:	75fb      	strb	r3, [r7, #23]
 800e0c0:	7dfa      	ldrb	r2, [r7, #23]
 800e0c2:	79fb      	ldrb	r3, [r7, #7]
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	d3d3      	bcc.n	800e070 <IntToUnicode+0x18>
  }
}
 800e0c8:	bf00      	nop
 800e0ca:	bf00      	nop
 800e0cc:	371c      	adds	r7, #28
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d4:	4770      	bx	lr
	...

0800e0d8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b094      	sub	sp, #80	@ 0x50
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e0e0:	f107 030c 	add.w	r3, r7, #12
 800e0e4:	2244      	movs	r2, #68	@ 0x44
 800e0e6:	2100      	movs	r1, #0
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f000 fb6b 	bl	800e7c4 <memset>
  if(pcdHandle->Instance==USB)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	4a15      	ldr	r2, [pc, #84]	@ (800e148 <HAL_PCD_MspInit+0x70>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d123      	bne.n	800e140 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e0f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e0fc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800e0fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e102:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e104:	f107 030c 	add.w	r3, r7, #12
 800e108:	4618      	mov	r0, r3
 800e10a:	f7fa fa81 	bl	8008610 <HAL_RCCEx_PeriphCLKConfig>
 800e10e:	4603      	mov	r3, r0
 800e110:	2b00      	cmp	r3, #0
 800e112:	d001      	beq.n	800e118 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800e114:	f7f3 f9de 	bl	80014d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e118:	4b0c      	ldr	r3, [pc, #48]	@ (800e14c <HAL_PCD_MspInit+0x74>)
 800e11a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e11c:	4a0b      	ldr	r2, [pc, #44]	@ (800e14c <HAL_PCD_MspInit+0x74>)
 800e11e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e122:	6593      	str	r3, [r2, #88]	@ 0x58
 800e124:	4b09      	ldr	r3, [pc, #36]	@ (800e14c <HAL_PCD_MspInit+0x74>)
 800e126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e12c:	60bb      	str	r3, [r7, #8]
 800e12e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800e130:	2200      	movs	r2, #0
 800e132:	2100      	movs	r1, #0
 800e134:	2014      	movs	r0, #20
 800e136:	f7f6 f9d6 	bl	80044e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800e13a:	2014      	movs	r0, #20
 800e13c:	f7f6 f9ed 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e140:	bf00      	nop
 800e142:	3750      	adds	r7, #80	@ 0x50
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	40005c00 	.word	0x40005c00
 800e14c:	40021000 	.word	0x40021000

0800e150 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b082      	sub	sp, #8
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800e164:	4619      	mov	r1, r3
 800e166:	4610      	mov	r0, r2
 800e168:	f7fe fcd4 	bl	800cb14 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800e16c:	bf00      	nop
 800e16e:	3708      	adds	r7, #8
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}

0800e174 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b082      	sub	sp, #8
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
 800e17c:	460b      	mov	r3, r1
 800e17e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e186:	78fa      	ldrb	r2, [r7, #3]
 800e188:	6879      	ldr	r1, [r7, #4]
 800e18a:	4613      	mov	r3, r2
 800e18c:	009b      	lsls	r3, r3, #2
 800e18e:	4413      	add	r3, r2
 800e190:	00db      	lsls	r3, r3, #3
 800e192:	440b      	add	r3, r1
 800e194:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e198:	681a      	ldr	r2, [r3, #0]
 800e19a:	78fb      	ldrb	r3, [r7, #3]
 800e19c:	4619      	mov	r1, r3
 800e19e:	f7fe fd0e 	bl	800cbbe <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e1a2:	bf00      	nop
 800e1a4:	3708      	adds	r7, #8
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}

0800e1aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1aa:	b580      	push	{r7, lr}
 800e1ac:	b082      	sub	sp, #8
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e1bc:	78fa      	ldrb	r2, [r7, #3]
 800e1be:	6879      	ldr	r1, [r7, #4]
 800e1c0:	4613      	mov	r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	4413      	add	r3, r2
 800e1c6:	00db      	lsls	r3, r3, #3
 800e1c8:	440b      	add	r3, r1
 800e1ca:	3324      	adds	r3, #36	@ 0x24
 800e1cc:	681a      	ldr	r2, [r3, #0]
 800e1ce:	78fb      	ldrb	r3, [r7, #3]
 800e1d0:	4619      	mov	r1, r3
 800e1d2:	f7fe fd57 	bl	800cc84 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e1d6:	bf00      	nop
 800e1d8:	3708      	adds	r7, #8
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}

0800e1de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1de:	b580      	push	{r7, lr}
 800e1e0:	b082      	sub	sp, #8
 800e1e2:	af00      	add	r7, sp, #0
 800e1e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7fe fe6b 	bl	800cec8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e1f2:	bf00      	nop
 800e1f4:	3708      	adds	r7, #8
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b084      	sub	sp, #16
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e202:	2301      	movs	r3, #1
 800e204:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	795b      	ldrb	r3, [r3, #5]
 800e20a:	2b02      	cmp	r3, #2
 800e20c:	d001      	beq.n	800e212 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e20e:	f7f3 f961 	bl	80014d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e218:	7bfa      	ldrb	r2, [r7, #15]
 800e21a:	4611      	mov	r1, r2
 800e21c:	4618      	mov	r0, r3
 800e21e:	f7fe fe15 	bl	800ce4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e228:	4618      	mov	r0, r3
 800e22a:	f7fe fdc1 	bl	800cdb0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e22e:	bf00      	nop
 800e230:	3710      	adds	r7, #16
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
	...

0800e238 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e246:	4618      	mov	r0, r3
 800e248:	f7fe fe10 	bl	800ce6c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	7a5b      	ldrb	r3, [r3, #9]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d005      	beq.n	800e260 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e254:	4b04      	ldr	r3, [pc, #16]	@ (800e268 <HAL_PCD_SuspendCallback+0x30>)
 800e256:	691b      	ldr	r3, [r3, #16]
 800e258:	4a03      	ldr	r2, [pc, #12]	@ (800e268 <HAL_PCD_SuspendCallback+0x30>)
 800e25a:	f043 0306 	orr.w	r3, r3, #6
 800e25e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e260:	bf00      	nop
 800e262:	3708      	adds	r7, #8
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	e000ed00 	.word	0xe000ed00

0800e26c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b082      	sub	sp, #8
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	7a5b      	ldrb	r3, [r3, #9]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d007      	beq.n	800e28c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e27c:	4b08      	ldr	r3, [pc, #32]	@ (800e2a0 <HAL_PCD_ResumeCallback+0x34>)
 800e27e:	691b      	ldr	r3, [r3, #16]
 800e280:	4a07      	ldr	r2, [pc, #28]	@ (800e2a0 <HAL_PCD_ResumeCallback+0x34>)
 800e282:	f023 0306 	bic.w	r3, r3, #6
 800e286:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e288:	f000 f9f8 	bl	800e67c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e292:	4618      	mov	r0, r3
 800e294:	f7fe fe00 	bl	800ce98 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e298:	bf00      	nop
 800e29a:	3708      	adds	r7, #8
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}
 800e2a0:	e000ed00 	.word	0xe000ed00

0800e2a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b082      	sub	sp, #8
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e2ac:	4a2b      	ldr	r2, [pc, #172]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	4a29      	ldr	r2, [pc, #164]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2b8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e2bc:	4b27      	ldr	r3, [pc, #156]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2be:	4a28      	ldr	r2, [pc, #160]	@ (800e360 <USBD_LL_Init+0xbc>)
 800e2c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e2c2:	4b26      	ldr	r3, [pc, #152]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2c4:	2208      	movs	r2, #8
 800e2c6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e2c8:	4b24      	ldr	r3, [pc, #144]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2ca:	2202      	movs	r2, #2
 800e2cc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e2ce:	4b23      	ldr	r3, [pc, #140]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2d0:	2202      	movs	r2, #2
 800e2d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e2d4:	4b21      	ldr	r3, [pc, #132]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e2da:	4b20      	ldr	r3, [pc, #128]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2dc:	2200      	movs	r2, #0
 800e2de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e2e0:	4b1e      	ldr	r3, [pc, #120]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e2e6:	4b1d      	ldr	r3, [pc, #116]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e2ec:	481b      	ldr	r0, [pc, #108]	@ (800e35c <USBD_LL_Init+0xb8>)
 800e2ee:	f7f7 feac 	bl	800604a <HAL_PCD_Init>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d001      	beq.n	800e2fc <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e2f8:	f7f3 f8ec 	bl	80014d4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e302:	2318      	movs	r3, #24
 800e304:	2200      	movs	r2, #0
 800e306:	2100      	movs	r1, #0
 800e308:	f7f9 fb33 	bl	8007972 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e312:	2358      	movs	r3, #88	@ 0x58
 800e314:	2200      	movs	r2, #0
 800e316:	2180      	movs	r1, #128	@ 0x80
 800e318:	f7f9 fb2b 	bl	8007972 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e322:	23c0      	movs	r3, #192	@ 0xc0
 800e324:	2200      	movs	r2, #0
 800e326:	2181      	movs	r1, #129	@ 0x81
 800e328:	f7f9 fb23 	bl	8007972 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e332:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e336:	2200      	movs	r2, #0
 800e338:	2101      	movs	r1, #1
 800e33a:	f7f9 fb1a 	bl	8007972 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e344:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e348:	2200      	movs	r2, #0
 800e34a:	2182      	movs	r1, #130	@ 0x82
 800e34c:	f7f9 fb11 	bl	8007972 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e350:	2300      	movs	r3, #0
}
 800e352:	4618      	mov	r0, r3
 800e354:	3708      	adds	r7, #8
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}
 800e35a:	bf00      	nop
 800e35c:	2000302c 	.word	0x2000302c
 800e360:	40005c00 	.word	0x40005c00

0800e364 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b084      	sub	sp, #16
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e36c:	2300      	movs	r3, #0
 800e36e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e370:	2300      	movs	r3, #0
 800e372:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7f7 ff33 	bl	80061e6 <HAL_PCD_Start>
 800e380:	4603      	mov	r3, r0
 800e382:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e384:	7bfb      	ldrb	r3, [r7, #15]
 800e386:	4618      	mov	r0, r3
 800e388:	f000 f97e 	bl	800e688 <USBD_Get_USB_Status>
 800e38c:	4603      	mov	r3, r0
 800e38e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e390:	7bbb      	ldrb	r3, [r7, #14]
}
 800e392:	4618      	mov	r0, r3
 800e394:	3710      	adds	r7, #16
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}

0800e39a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e39a:	b580      	push	{r7, lr}
 800e39c:	b084      	sub	sp, #16
 800e39e:	af00      	add	r7, sp, #0
 800e3a0:	6078      	str	r0, [r7, #4]
 800e3a2:	4608      	mov	r0, r1
 800e3a4:	4611      	mov	r1, r2
 800e3a6:	461a      	mov	r2, r3
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	70fb      	strb	r3, [r7, #3]
 800e3ac:	460b      	mov	r3, r1
 800e3ae:	70bb      	strb	r3, [r7, #2]
 800e3b0:	4613      	mov	r3, r2
 800e3b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e3c2:	78bb      	ldrb	r3, [r7, #2]
 800e3c4:	883a      	ldrh	r2, [r7, #0]
 800e3c6:	78f9      	ldrb	r1, [r7, #3]
 800e3c8:	f7f8 f87a 	bl	80064c0 <HAL_PCD_EP_Open>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3d0:	7bfb      	ldrb	r3, [r7, #15]
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	f000 f958 	bl	800e688 <USBD_Get_USB_Status>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	3710      	adds	r7, #16
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b084      	sub	sp, #16
 800e3ea:	af00      	add	r7, sp, #0
 800e3ec:	6078      	str	r0, [r7, #4]
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e400:	78fa      	ldrb	r2, [r7, #3]
 800e402:	4611      	mov	r1, r2
 800e404:	4618      	mov	r0, r3
 800e406:	f7f8 f8ba 	bl	800657e <HAL_PCD_EP_Close>
 800e40a:	4603      	mov	r3, r0
 800e40c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e40e:	7bfb      	ldrb	r3, [r7, #15]
 800e410:	4618      	mov	r0, r3
 800e412:	f000 f939 	bl	800e688 <USBD_Get_USB_Status>
 800e416:	4603      	mov	r3, r0
 800e418:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e41a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3710      	adds	r7, #16
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b084      	sub	sp, #16
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
 800e42c:	460b      	mov	r3, r1
 800e42e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e430:	2300      	movs	r3, #0
 800e432:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e434:	2300      	movs	r3, #0
 800e436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e43e:	78fa      	ldrb	r2, [r7, #3]
 800e440:	4611      	mov	r1, r2
 800e442:	4618      	mov	r0, r3
 800e444:	f7f8 f963 	bl	800670e <HAL_PCD_EP_SetStall>
 800e448:	4603      	mov	r3, r0
 800e44a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
 800e44e:	4618      	mov	r0, r3
 800e450:	f000 f91a 	bl	800e688 <USBD_Get_USB_Status>
 800e454:	4603      	mov	r3, r0
 800e456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e458:	7bbb      	ldrb	r3, [r7, #14]
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3710      	adds	r7, #16
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}

0800e462 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e462:	b580      	push	{r7, lr}
 800e464:	b084      	sub	sp, #16
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
 800e46a:	460b      	mov	r3, r1
 800e46c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e46e:	2300      	movs	r3, #0
 800e470:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e472:	2300      	movs	r3, #0
 800e474:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e47c:	78fa      	ldrb	r2, [r7, #3]
 800e47e:	4611      	mov	r1, r2
 800e480:	4618      	mov	r0, r3
 800e482:	f7f8 f996 	bl	80067b2 <HAL_PCD_EP_ClrStall>
 800e486:	4603      	mov	r3, r0
 800e488:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e48a:	7bfb      	ldrb	r3, [r7, #15]
 800e48c:	4618      	mov	r0, r3
 800e48e:	f000 f8fb 	bl	800e688 <USBD_Get_USB_Status>
 800e492:	4603      	mov	r3, r0
 800e494:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e496:	7bbb      	ldrb	r3, [r7, #14]
}
 800e498:	4618      	mov	r0, r3
 800e49a:	3710      	adds	r7, #16
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4a0:	b480      	push	{r7}
 800e4a2:	b085      	sub	sp, #20
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e4b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e4b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	da0b      	bge.n	800e4d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e4bc:	78fb      	ldrb	r3, [r7, #3]
 800e4be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4c2:	68f9      	ldr	r1, [r7, #12]
 800e4c4:	4613      	mov	r3, r2
 800e4c6:	009b      	lsls	r3, r3, #2
 800e4c8:	4413      	add	r3, r2
 800e4ca:	00db      	lsls	r3, r3, #3
 800e4cc:	440b      	add	r3, r1
 800e4ce:	3312      	adds	r3, #18
 800e4d0:	781b      	ldrb	r3, [r3, #0]
 800e4d2:	e00b      	b.n	800e4ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e4d4:	78fb      	ldrb	r3, [r7, #3]
 800e4d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4da:	68f9      	ldr	r1, [r7, #12]
 800e4dc:	4613      	mov	r3, r2
 800e4de:	009b      	lsls	r3, r3, #2
 800e4e0:	4413      	add	r3, r2
 800e4e2:	00db      	lsls	r3, r3, #3
 800e4e4:	440b      	add	r3, r1
 800e4e6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e4ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	3714      	adds	r7, #20
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f6:	4770      	bx	lr

0800e4f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b084      	sub	sp, #16
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
 800e500:	460b      	mov	r3, r1
 800e502:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e504:	2300      	movs	r3, #0
 800e506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e508:	2300      	movs	r3, #0
 800e50a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e512:	78fa      	ldrb	r2, [r7, #3]
 800e514:	4611      	mov	r1, r2
 800e516:	4618      	mov	r0, r3
 800e518:	f7f7 ffae 	bl	8006478 <HAL_PCD_SetAddress>
 800e51c:	4603      	mov	r3, r0
 800e51e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e520:	7bfb      	ldrb	r3, [r7, #15]
 800e522:	4618      	mov	r0, r3
 800e524:	f000 f8b0 	bl	800e688 <USBD_Get_USB_Status>
 800e528:	4603      	mov	r3, r0
 800e52a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e52c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3710      	adds	r7, #16
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}

0800e536 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e536:	b580      	push	{r7, lr}
 800e538:	b086      	sub	sp, #24
 800e53a:	af00      	add	r7, sp, #0
 800e53c:	60f8      	str	r0, [r7, #12]
 800e53e:	607a      	str	r2, [r7, #4]
 800e540:	603b      	str	r3, [r7, #0]
 800e542:	460b      	mov	r3, r1
 800e544:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e546:	2300      	movs	r3, #0
 800e548:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e54a:	2300      	movs	r3, #0
 800e54c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e554:	7af9      	ldrb	r1, [r7, #11]
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	687a      	ldr	r2, [r7, #4]
 800e55a:	f7f8 f8a1 	bl	80066a0 <HAL_PCD_EP_Transmit>
 800e55e:	4603      	mov	r3, r0
 800e560:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e562:	7dfb      	ldrb	r3, [r7, #23]
 800e564:	4618      	mov	r0, r3
 800e566:	f000 f88f 	bl	800e688 <USBD_Get_USB_Status>
 800e56a:	4603      	mov	r3, r0
 800e56c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e56e:	7dbb      	ldrb	r3, [r7, #22]
}
 800e570:	4618      	mov	r0, r3
 800e572:	3718      	adds	r7, #24
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}

0800e578 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b086      	sub	sp, #24
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	607a      	str	r2, [r7, #4]
 800e582:	603b      	str	r3, [r7, #0]
 800e584:	460b      	mov	r3, r1
 800e586:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e588:	2300      	movs	r3, #0
 800e58a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e58c:	2300      	movs	r3, #0
 800e58e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e596:	7af9      	ldrb	r1, [r7, #11]
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	687a      	ldr	r2, [r7, #4]
 800e59c:	f7f8 f837 	bl	800660e <HAL_PCD_EP_Receive>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5a4:	7dfb      	ldrb	r3, [r7, #23]
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f000 f86e 	bl	800e688 <USBD_Get_USB_Status>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e5b0:	7dbb      	ldrb	r3, [r7, #22]
}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	3718      	adds	r7, #24
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}

0800e5ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5ba:	b580      	push	{r7, lr}
 800e5bc:	b082      	sub	sp, #8
 800e5be:	af00      	add	r7, sp, #0
 800e5c0:	6078      	str	r0, [r7, #4]
 800e5c2:	460b      	mov	r3, r1
 800e5c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e5cc:	78fa      	ldrb	r2, [r7, #3]
 800e5ce:	4611      	mov	r1, r2
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f7f8 f84d 	bl	8006670 <HAL_PCD_EP_GetRxCount>
 800e5d6:	4603      	mov	r3, r0
}
 800e5d8:	4618      	mov	r0, r3
 800e5da:	3708      	adds	r7, #8
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}

0800e5e0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
 800e5e8:	460b      	mov	r3, r1
 800e5ea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e5ec:	78fb      	ldrb	r3, [r7, #3]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d002      	beq.n	800e5f8 <HAL_PCDEx_LPM_Callback+0x18>
 800e5f2:	2b01      	cmp	r3, #1
 800e5f4:	d013      	beq.n	800e61e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e5f6:	e023      	b.n	800e640 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	7a5b      	ldrb	r3, [r3, #9]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d007      	beq.n	800e610 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e600:	f000 f83c 	bl	800e67c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e604:	4b10      	ldr	r3, [pc, #64]	@ (800e648 <HAL_PCDEx_LPM_Callback+0x68>)
 800e606:	691b      	ldr	r3, [r3, #16]
 800e608:	4a0f      	ldr	r2, [pc, #60]	@ (800e648 <HAL_PCDEx_LPM_Callback+0x68>)
 800e60a:	f023 0306 	bic.w	r3, r3, #6
 800e60e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e616:	4618      	mov	r0, r3
 800e618:	f7fe fc3e 	bl	800ce98 <USBD_LL_Resume>
    break;
 800e61c:	e010      	b.n	800e640 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e624:	4618      	mov	r0, r3
 800e626:	f7fe fc21 	bl	800ce6c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	7a5b      	ldrb	r3, [r3, #9]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d005      	beq.n	800e63e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e632:	4b05      	ldr	r3, [pc, #20]	@ (800e648 <HAL_PCDEx_LPM_Callback+0x68>)
 800e634:	691b      	ldr	r3, [r3, #16]
 800e636:	4a04      	ldr	r2, [pc, #16]	@ (800e648 <HAL_PCDEx_LPM_Callback+0x68>)
 800e638:	f043 0306 	orr.w	r3, r3, #6
 800e63c:	6113      	str	r3, [r2, #16]
    break;
 800e63e:	bf00      	nop
}
 800e640:	bf00      	nop
 800e642:	3708      	adds	r7, #8
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}
 800e648:	e000ed00 	.word	0xe000ed00

0800e64c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b083      	sub	sp, #12
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e654:	4b03      	ldr	r3, [pc, #12]	@ (800e664 <USBD_static_malloc+0x18>)
}
 800e656:	4618      	mov	r0, r3
 800e658:	370c      	adds	r7, #12
 800e65a:	46bd      	mov	sp, r7
 800e65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e660:	4770      	bx	lr
 800e662:	bf00      	nop
 800e664:	20003308 	.word	0x20003308

0800e668 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e668:	b480      	push	{r7}
 800e66a:	b083      	sub	sp, #12
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]

}
 800e670:	bf00      	nop
 800e672:	370c      	adds	r7, #12
 800e674:	46bd      	mov	sp, r7
 800e676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67a:	4770      	bx	lr

0800e67c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e680:	f7f2 fc84 	bl	8000f8c <SystemClock_Config>
}
 800e684:	bf00      	nop
 800e686:	bd80      	pop	{r7, pc}

0800e688 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e688:	b480      	push	{r7}
 800e68a:	b085      	sub	sp, #20
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	4603      	mov	r3, r0
 800e690:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e692:	2300      	movs	r3, #0
 800e694:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e696:	79fb      	ldrb	r3, [r7, #7]
 800e698:	2b03      	cmp	r3, #3
 800e69a:	d817      	bhi.n	800e6cc <USBD_Get_USB_Status+0x44>
 800e69c:	a201      	add	r2, pc, #4	@ (adr r2, 800e6a4 <USBD_Get_USB_Status+0x1c>)
 800e69e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6a2:	bf00      	nop
 800e6a4:	0800e6b5 	.word	0x0800e6b5
 800e6a8:	0800e6bb 	.word	0x0800e6bb
 800e6ac:	0800e6c1 	.word	0x0800e6c1
 800e6b0:	0800e6c7 	.word	0x0800e6c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	73fb      	strb	r3, [r7, #15]
    break;
 800e6b8:	e00b      	b.n	800e6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e6ba:	2303      	movs	r3, #3
 800e6bc:	73fb      	strb	r3, [r7, #15]
    break;
 800e6be:	e008      	b.n	800e6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e6c0:	2301      	movs	r3, #1
 800e6c2:	73fb      	strb	r3, [r7, #15]
    break;
 800e6c4:	e005      	b.n	800e6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e6c6:	2303      	movs	r3, #3
 800e6c8:	73fb      	strb	r3, [r7, #15]
    break;
 800e6ca:	e002      	b.n	800e6d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e6cc:	2303      	movs	r3, #3
 800e6ce:	73fb      	strb	r3, [r7, #15]
    break;
 800e6d0:	bf00      	nop
  }
  return usb_status;
 800e6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3714      	adds	r7, #20
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6de:	4770      	bx	lr

0800e6e0 <sniprintf>:
 800e6e0:	b40c      	push	{r2, r3}
 800e6e2:	b530      	push	{r4, r5, lr}
 800e6e4:	4b18      	ldr	r3, [pc, #96]	@ (800e748 <sniprintf+0x68>)
 800e6e6:	1e0c      	subs	r4, r1, #0
 800e6e8:	681d      	ldr	r5, [r3, #0]
 800e6ea:	b09d      	sub	sp, #116	@ 0x74
 800e6ec:	da08      	bge.n	800e700 <sniprintf+0x20>
 800e6ee:	238b      	movs	r3, #139	@ 0x8b
 800e6f0:	602b      	str	r3, [r5, #0]
 800e6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f6:	b01d      	add	sp, #116	@ 0x74
 800e6f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e6fc:	b002      	add	sp, #8
 800e6fe:	4770      	bx	lr
 800e700:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e704:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e708:	f04f 0300 	mov.w	r3, #0
 800e70c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e70e:	bf14      	ite	ne
 800e710:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e714:	4623      	moveq	r3, r4
 800e716:	9304      	str	r3, [sp, #16]
 800e718:	9307      	str	r3, [sp, #28]
 800e71a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e71e:	9002      	str	r0, [sp, #8]
 800e720:	9006      	str	r0, [sp, #24]
 800e722:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e726:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e728:	ab21      	add	r3, sp, #132	@ 0x84
 800e72a:	a902      	add	r1, sp, #8
 800e72c:	4628      	mov	r0, r5
 800e72e:	9301      	str	r3, [sp, #4]
 800e730:	f000 f9de 	bl	800eaf0 <_svfiprintf_r>
 800e734:	1c43      	adds	r3, r0, #1
 800e736:	bfbc      	itt	lt
 800e738:	238b      	movlt	r3, #139	@ 0x8b
 800e73a:	602b      	strlt	r3, [r5, #0]
 800e73c:	2c00      	cmp	r4, #0
 800e73e:	d0da      	beq.n	800e6f6 <sniprintf+0x16>
 800e740:	9b02      	ldr	r3, [sp, #8]
 800e742:	2200      	movs	r2, #0
 800e744:	701a      	strb	r2, [r3, #0]
 800e746:	e7d6      	b.n	800e6f6 <sniprintf+0x16>
 800e748:	2000019c 	.word	0x2000019c

0800e74c <siprintf>:
 800e74c:	b40e      	push	{r1, r2, r3}
 800e74e:	b510      	push	{r4, lr}
 800e750:	b09d      	sub	sp, #116	@ 0x74
 800e752:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e754:	9002      	str	r0, [sp, #8]
 800e756:	9006      	str	r0, [sp, #24]
 800e758:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e75c:	480a      	ldr	r0, [pc, #40]	@ (800e788 <siprintf+0x3c>)
 800e75e:	9107      	str	r1, [sp, #28]
 800e760:	9104      	str	r1, [sp, #16]
 800e762:	490a      	ldr	r1, [pc, #40]	@ (800e78c <siprintf+0x40>)
 800e764:	f853 2b04 	ldr.w	r2, [r3], #4
 800e768:	9105      	str	r1, [sp, #20]
 800e76a:	2400      	movs	r4, #0
 800e76c:	a902      	add	r1, sp, #8
 800e76e:	6800      	ldr	r0, [r0, #0]
 800e770:	9301      	str	r3, [sp, #4]
 800e772:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e774:	f000 f9bc 	bl	800eaf0 <_svfiprintf_r>
 800e778:	9b02      	ldr	r3, [sp, #8]
 800e77a:	701c      	strb	r4, [r3, #0]
 800e77c:	b01d      	add	sp, #116	@ 0x74
 800e77e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e782:	b003      	add	sp, #12
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	2000019c 	.word	0x2000019c
 800e78c:	ffff0208 	.word	0xffff0208

0800e790 <memmove>:
 800e790:	4288      	cmp	r0, r1
 800e792:	b510      	push	{r4, lr}
 800e794:	eb01 0402 	add.w	r4, r1, r2
 800e798:	d902      	bls.n	800e7a0 <memmove+0x10>
 800e79a:	4284      	cmp	r4, r0
 800e79c:	4623      	mov	r3, r4
 800e79e:	d807      	bhi.n	800e7b0 <memmove+0x20>
 800e7a0:	1e43      	subs	r3, r0, #1
 800e7a2:	42a1      	cmp	r1, r4
 800e7a4:	d008      	beq.n	800e7b8 <memmove+0x28>
 800e7a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7ae:	e7f8      	b.n	800e7a2 <memmove+0x12>
 800e7b0:	4402      	add	r2, r0
 800e7b2:	4601      	mov	r1, r0
 800e7b4:	428a      	cmp	r2, r1
 800e7b6:	d100      	bne.n	800e7ba <memmove+0x2a>
 800e7b8:	bd10      	pop	{r4, pc}
 800e7ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7c2:	e7f7      	b.n	800e7b4 <memmove+0x24>

0800e7c4 <memset>:
 800e7c4:	4402      	add	r2, r0
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d100      	bne.n	800e7ce <memset+0xa>
 800e7cc:	4770      	bx	lr
 800e7ce:	f803 1b01 	strb.w	r1, [r3], #1
 800e7d2:	e7f9      	b.n	800e7c8 <memset+0x4>

0800e7d4 <__errno>:
 800e7d4:	4b01      	ldr	r3, [pc, #4]	@ (800e7dc <__errno+0x8>)
 800e7d6:	6818      	ldr	r0, [r3, #0]
 800e7d8:	4770      	bx	lr
 800e7da:	bf00      	nop
 800e7dc:	2000019c 	.word	0x2000019c

0800e7e0 <__libc_init_array>:
 800e7e0:	b570      	push	{r4, r5, r6, lr}
 800e7e2:	4d0d      	ldr	r5, [pc, #52]	@ (800e818 <__libc_init_array+0x38>)
 800e7e4:	4c0d      	ldr	r4, [pc, #52]	@ (800e81c <__libc_init_array+0x3c>)
 800e7e6:	1b64      	subs	r4, r4, r5
 800e7e8:	10a4      	asrs	r4, r4, #2
 800e7ea:	2600      	movs	r6, #0
 800e7ec:	42a6      	cmp	r6, r4
 800e7ee:	d109      	bne.n	800e804 <__libc_init_array+0x24>
 800e7f0:	4d0b      	ldr	r5, [pc, #44]	@ (800e820 <__libc_init_array+0x40>)
 800e7f2:	4c0c      	ldr	r4, [pc, #48]	@ (800e824 <__libc_init_array+0x44>)
 800e7f4:	f000 fc4a 	bl	800f08c <_init>
 800e7f8:	1b64      	subs	r4, r4, r5
 800e7fa:	10a4      	asrs	r4, r4, #2
 800e7fc:	2600      	movs	r6, #0
 800e7fe:	42a6      	cmp	r6, r4
 800e800:	d105      	bne.n	800e80e <__libc_init_array+0x2e>
 800e802:	bd70      	pop	{r4, r5, r6, pc}
 800e804:	f855 3b04 	ldr.w	r3, [r5], #4
 800e808:	4798      	blx	r3
 800e80a:	3601      	adds	r6, #1
 800e80c:	e7ee      	b.n	800e7ec <__libc_init_array+0xc>
 800e80e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e812:	4798      	blx	r3
 800e814:	3601      	adds	r6, #1
 800e816:	e7f2      	b.n	800e7fe <__libc_init_array+0x1e>
 800e818:	08010ce4 	.word	0x08010ce4
 800e81c:	08010ce4 	.word	0x08010ce4
 800e820:	08010ce4 	.word	0x08010ce4
 800e824:	08010ce8 	.word	0x08010ce8

0800e828 <__retarget_lock_acquire_recursive>:
 800e828:	4770      	bx	lr

0800e82a <__retarget_lock_release_recursive>:
 800e82a:	4770      	bx	lr

0800e82c <memcpy>:
 800e82c:	440a      	add	r2, r1
 800e82e:	4291      	cmp	r1, r2
 800e830:	f100 33ff 	add.w	r3, r0, #4294967295
 800e834:	d100      	bne.n	800e838 <memcpy+0xc>
 800e836:	4770      	bx	lr
 800e838:	b510      	push	{r4, lr}
 800e83a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e83e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e842:	4291      	cmp	r1, r2
 800e844:	d1f9      	bne.n	800e83a <memcpy+0xe>
 800e846:	bd10      	pop	{r4, pc}

0800e848 <_free_r>:
 800e848:	b538      	push	{r3, r4, r5, lr}
 800e84a:	4605      	mov	r5, r0
 800e84c:	2900      	cmp	r1, #0
 800e84e:	d041      	beq.n	800e8d4 <_free_r+0x8c>
 800e850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e854:	1f0c      	subs	r4, r1, #4
 800e856:	2b00      	cmp	r3, #0
 800e858:	bfb8      	it	lt
 800e85a:	18e4      	addlt	r4, r4, r3
 800e85c:	f000 f8e0 	bl	800ea20 <__malloc_lock>
 800e860:	4a1d      	ldr	r2, [pc, #116]	@ (800e8d8 <_free_r+0x90>)
 800e862:	6813      	ldr	r3, [r2, #0]
 800e864:	b933      	cbnz	r3, 800e874 <_free_r+0x2c>
 800e866:	6063      	str	r3, [r4, #4]
 800e868:	6014      	str	r4, [r2, #0]
 800e86a:	4628      	mov	r0, r5
 800e86c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e870:	f000 b8dc 	b.w	800ea2c <__malloc_unlock>
 800e874:	42a3      	cmp	r3, r4
 800e876:	d908      	bls.n	800e88a <_free_r+0x42>
 800e878:	6820      	ldr	r0, [r4, #0]
 800e87a:	1821      	adds	r1, r4, r0
 800e87c:	428b      	cmp	r3, r1
 800e87e:	bf01      	itttt	eq
 800e880:	6819      	ldreq	r1, [r3, #0]
 800e882:	685b      	ldreq	r3, [r3, #4]
 800e884:	1809      	addeq	r1, r1, r0
 800e886:	6021      	streq	r1, [r4, #0]
 800e888:	e7ed      	b.n	800e866 <_free_r+0x1e>
 800e88a:	461a      	mov	r2, r3
 800e88c:	685b      	ldr	r3, [r3, #4]
 800e88e:	b10b      	cbz	r3, 800e894 <_free_r+0x4c>
 800e890:	42a3      	cmp	r3, r4
 800e892:	d9fa      	bls.n	800e88a <_free_r+0x42>
 800e894:	6811      	ldr	r1, [r2, #0]
 800e896:	1850      	adds	r0, r2, r1
 800e898:	42a0      	cmp	r0, r4
 800e89a:	d10b      	bne.n	800e8b4 <_free_r+0x6c>
 800e89c:	6820      	ldr	r0, [r4, #0]
 800e89e:	4401      	add	r1, r0
 800e8a0:	1850      	adds	r0, r2, r1
 800e8a2:	4283      	cmp	r3, r0
 800e8a4:	6011      	str	r1, [r2, #0]
 800e8a6:	d1e0      	bne.n	800e86a <_free_r+0x22>
 800e8a8:	6818      	ldr	r0, [r3, #0]
 800e8aa:	685b      	ldr	r3, [r3, #4]
 800e8ac:	6053      	str	r3, [r2, #4]
 800e8ae:	4408      	add	r0, r1
 800e8b0:	6010      	str	r0, [r2, #0]
 800e8b2:	e7da      	b.n	800e86a <_free_r+0x22>
 800e8b4:	d902      	bls.n	800e8bc <_free_r+0x74>
 800e8b6:	230c      	movs	r3, #12
 800e8b8:	602b      	str	r3, [r5, #0]
 800e8ba:	e7d6      	b.n	800e86a <_free_r+0x22>
 800e8bc:	6820      	ldr	r0, [r4, #0]
 800e8be:	1821      	adds	r1, r4, r0
 800e8c0:	428b      	cmp	r3, r1
 800e8c2:	bf04      	itt	eq
 800e8c4:	6819      	ldreq	r1, [r3, #0]
 800e8c6:	685b      	ldreq	r3, [r3, #4]
 800e8c8:	6063      	str	r3, [r4, #4]
 800e8ca:	bf04      	itt	eq
 800e8cc:	1809      	addeq	r1, r1, r0
 800e8ce:	6021      	streq	r1, [r4, #0]
 800e8d0:	6054      	str	r4, [r2, #4]
 800e8d2:	e7ca      	b.n	800e86a <_free_r+0x22>
 800e8d4:	bd38      	pop	{r3, r4, r5, pc}
 800e8d6:	bf00      	nop
 800e8d8:	2000366c 	.word	0x2000366c

0800e8dc <sbrk_aligned>:
 800e8dc:	b570      	push	{r4, r5, r6, lr}
 800e8de:	4e0f      	ldr	r6, [pc, #60]	@ (800e91c <sbrk_aligned+0x40>)
 800e8e0:	460c      	mov	r4, r1
 800e8e2:	6831      	ldr	r1, [r6, #0]
 800e8e4:	4605      	mov	r5, r0
 800e8e6:	b911      	cbnz	r1, 800e8ee <sbrk_aligned+0x12>
 800e8e8:	f000 fb8a 	bl	800f000 <_sbrk_r>
 800e8ec:	6030      	str	r0, [r6, #0]
 800e8ee:	4621      	mov	r1, r4
 800e8f0:	4628      	mov	r0, r5
 800e8f2:	f000 fb85 	bl	800f000 <_sbrk_r>
 800e8f6:	1c43      	adds	r3, r0, #1
 800e8f8:	d103      	bne.n	800e902 <sbrk_aligned+0x26>
 800e8fa:	f04f 34ff 	mov.w	r4, #4294967295
 800e8fe:	4620      	mov	r0, r4
 800e900:	bd70      	pop	{r4, r5, r6, pc}
 800e902:	1cc4      	adds	r4, r0, #3
 800e904:	f024 0403 	bic.w	r4, r4, #3
 800e908:	42a0      	cmp	r0, r4
 800e90a:	d0f8      	beq.n	800e8fe <sbrk_aligned+0x22>
 800e90c:	1a21      	subs	r1, r4, r0
 800e90e:	4628      	mov	r0, r5
 800e910:	f000 fb76 	bl	800f000 <_sbrk_r>
 800e914:	3001      	adds	r0, #1
 800e916:	d1f2      	bne.n	800e8fe <sbrk_aligned+0x22>
 800e918:	e7ef      	b.n	800e8fa <sbrk_aligned+0x1e>
 800e91a:	bf00      	nop
 800e91c:	20003668 	.word	0x20003668

0800e920 <_malloc_r>:
 800e920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e924:	1ccd      	adds	r5, r1, #3
 800e926:	f025 0503 	bic.w	r5, r5, #3
 800e92a:	3508      	adds	r5, #8
 800e92c:	2d0c      	cmp	r5, #12
 800e92e:	bf38      	it	cc
 800e930:	250c      	movcc	r5, #12
 800e932:	2d00      	cmp	r5, #0
 800e934:	4606      	mov	r6, r0
 800e936:	db01      	blt.n	800e93c <_malloc_r+0x1c>
 800e938:	42a9      	cmp	r1, r5
 800e93a:	d904      	bls.n	800e946 <_malloc_r+0x26>
 800e93c:	230c      	movs	r3, #12
 800e93e:	6033      	str	r3, [r6, #0]
 800e940:	2000      	movs	r0, #0
 800e942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e946:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ea1c <_malloc_r+0xfc>
 800e94a:	f000 f869 	bl	800ea20 <__malloc_lock>
 800e94e:	f8d8 3000 	ldr.w	r3, [r8]
 800e952:	461c      	mov	r4, r3
 800e954:	bb44      	cbnz	r4, 800e9a8 <_malloc_r+0x88>
 800e956:	4629      	mov	r1, r5
 800e958:	4630      	mov	r0, r6
 800e95a:	f7ff ffbf 	bl	800e8dc <sbrk_aligned>
 800e95e:	1c43      	adds	r3, r0, #1
 800e960:	4604      	mov	r4, r0
 800e962:	d158      	bne.n	800ea16 <_malloc_r+0xf6>
 800e964:	f8d8 4000 	ldr.w	r4, [r8]
 800e968:	4627      	mov	r7, r4
 800e96a:	2f00      	cmp	r7, #0
 800e96c:	d143      	bne.n	800e9f6 <_malloc_r+0xd6>
 800e96e:	2c00      	cmp	r4, #0
 800e970:	d04b      	beq.n	800ea0a <_malloc_r+0xea>
 800e972:	6823      	ldr	r3, [r4, #0]
 800e974:	4639      	mov	r1, r7
 800e976:	4630      	mov	r0, r6
 800e978:	eb04 0903 	add.w	r9, r4, r3
 800e97c:	f000 fb40 	bl	800f000 <_sbrk_r>
 800e980:	4581      	cmp	r9, r0
 800e982:	d142      	bne.n	800ea0a <_malloc_r+0xea>
 800e984:	6821      	ldr	r1, [r4, #0]
 800e986:	1a6d      	subs	r5, r5, r1
 800e988:	4629      	mov	r1, r5
 800e98a:	4630      	mov	r0, r6
 800e98c:	f7ff ffa6 	bl	800e8dc <sbrk_aligned>
 800e990:	3001      	adds	r0, #1
 800e992:	d03a      	beq.n	800ea0a <_malloc_r+0xea>
 800e994:	6823      	ldr	r3, [r4, #0]
 800e996:	442b      	add	r3, r5
 800e998:	6023      	str	r3, [r4, #0]
 800e99a:	f8d8 3000 	ldr.w	r3, [r8]
 800e99e:	685a      	ldr	r2, [r3, #4]
 800e9a0:	bb62      	cbnz	r2, 800e9fc <_malloc_r+0xdc>
 800e9a2:	f8c8 7000 	str.w	r7, [r8]
 800e9a6:	e00f      	b.n	800e9c8 <_malloc_r+0xa8>
 800e9a8:	6822      	ldr	r2, [r4, #0]
 800e9aa:	1b52      	subs	r2, r2, r5
 800e9ac:	d420      	bmi.n	800e9f0 <_malloc_r+0xd0>
 800e9ae:	2a0b      	cmp	r2, #11
 800e9b0:	d917      	bls.n	800e9e2 <_malloc_r+0xc2>
 800e9b2:	1961      	adds	r1, r4, r5
 800e9b4:	42a3      	cmp	r3, r4
 800e9b6:	6025      	str	r5, [r4, #0]
 800e9b8:	bf18      	it	ne
 800e9ba:	6059      	strne	r1, [r3, #4]
 800e9bc:	6863      	ldr	r3, [r4, #4]
 800e9be:	bf08      	it	eq
 800e9c0:	f8c8 1000 	streq.w	r1, [r8]
 800e9c4:	5162      	str	r2, [r4, r5]
 800e9c6:	604b      	str	r3, [r1, #4]
 800e9c8:	4630      	mov	r0, r6
 800e9ca:	f000 f82f 	bl	800ea2c <__malloc_unlock>
 800e9ce:	f104 000b 	add.w	r0, r4, #11
 800e9d2:	1d23      	adds	r3, r4, #4
 800e9d4:	f020 0007 	bic.w	r0, r0, #7
 800e9d8:	1ac2      	subs	r2, r0, r3
 800e9da:	bf1c      	itt	ne
 800e9dc:	1a1b      	subne	r3, r3, r0
 800e9de:	50a3      	strne	r3, [r4, r2]
 800e9e0:	e7af      	b.n	800e942 <_malloc_r+0x22>
 800e9e2:	6862      	ldr	r2, [r4, #4]
 800e9e4:	42a3      	cmp	r3, r4
 800e9e6:	bf0c      	ite	eq
 800e9e8:	f8c8 2000 	streq.w	r2, [r8]
 800e9ec:	605a      	strne	r2, [r3, #4]
 800e9ee:	e7eb      	b.n	800e9c8 <_malloc_r+0xa8>
 800e9f0:	4623      	mov	r3, r4
 800e9f2:	6864      	ldr	r4, [r4, #4]
 800e9f4:	e7ae      	b.n	800e954 <_malloc_r+0x34>
 800e9f6:	463c      	mov	r4, r7
 800e9f8:	687f      	ldr	r7, [r7, #4]
 800e9fa:	e7b6      	b.n	800e96a <_malloc_r+0x4a>
 800e9fc:	461a      	mov	r2, r3
 800e9fe:	685b      	ldr	r3, [r3, #4]
 800ea00:	42a3      	cmp	r3, r4
 800ea02:	d1fb      	bne.n	800e9fc <_malloc_r+0xdc>
 800ea04:	2300      	movs	r3, #0
 800ea06:	6053      	str	r3, [r2, #4]
 800ea08:	e7de      	b.n	800e9c8 <_malloc_r+0xa8>
 800ea0a:	230c      	movs	r3, #12
 800ea0c:	6033      	str	r3, [r6, #0]
 800ea0e:	4630      	mov	r0, r6
 800ea10:	f000 f80c 	bl	800ea2c <__malloc_unlock>
 800ea14:	e794      	b.n	800e940 <_malloc_r+0x20>
 800ea16:	6005      	str	r5, [r0, #0]
 800ea18:	e7d6      	b.n	800e9c8 <_malloc_r+0xa8>
 800ea1a:	bf00      	nop
 800ea1c:	2000366c 	.word	0x2000366c

0800ea20 <__malloc_lock>:
 800ea20:	4801      	ldr	r0, [pc, #4]	@ (800ea28 <__malloc_lock+0x8>)
 800ea22:	f7ff bf01 	b.w	800e828 <__retarget_lock_acquire_recursive>
 800ea26:	bf00      	nop
 800ea28:	20003664 	.word	0x20003664

0800ea2c <__malloc_unlock>:
 800ea2c:	4801      	ldr	r0, [pc, #4]	@ (800ea34 <__malloc_unlock+0x8>)
 800ea2e:	f7ff befc 	b.w	800e82a <__retarget_lock_release_recursive>
 800ea32:	bf00      	nop
 800ea34:	20003664 	.word	0x20003664

0800ea38 <__ssputs_r>:
 800ea38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea3c:	688e      	ldr	r6, [r1, #8]
 800ea3e:	461f      	mov	r7, r3
 800ea40:	42be      	cmp	r6, r7
 800ea42:	680b      	ldr	r3, [r1, #0]
 800ea44:	4682      	mov	sl, r0
 800ea46:	460c      	mov	r4, r1
 800ea48:	4690      	mov	r8, r2
 800ea4a:	d82d      	bhi.n	800eaa8 <__ssputs_r+0x70>
 800ea4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ea54:	d026      	beq.n	800eaa4 <__ssputs_r+0x6c>
 800ea56:	6965      	ldr	r5, [r4, #20]
 800ea58:	6909      	ldr	r1, [r1, #16]
 800ea5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ea5e:	eba3 0901 	sub.w	r9, r3, r1
 800ea62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ea66:	1c7b      	adds	r3, r7, #1
 800ea68:	444b      	add	r3, r9
 800ea6a:	106d      	asrs	r5, r5, #1
 800ea6c:	429d      	cmp	r5, r3
 800ea6e:	bf38      	it	cc
 800ea70:	461d      	movcc	r5, r3
 800ea72:	0553      	lsls	r3, r2, #21
 800ea74:	d527      	bpl.n	800eac6 <__ssputs_r+0x8e>
 800ea76:	4629      	mov	r1, r5
 800ea78:	f7ff ff52 	bl	800e920 <_malloc_r>
 800ea7c:	4606      	mov	r6, r0
 800ea7e:	b360      	cbz	r0, 800eada <__ssputs_r+0xa2>
 800ea80:	6921      	ldr	r1, [r4, #16]
 800ea82:	464a      	mov	r2, r9
 800ea84:	f7ff fed2 	bl	800e82c <memcpy>
 800ea88:	89a3      	ldrh	r3, [r4, #12]
 800ea8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ea8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea92:	81a3      	strh	r3, [r4, #12]
 800ea94:	6126      	str	r6, [r4, #16]
 800ea96:	6165      	str	r5, [r4, #20]
 800ea98:	444e      	add	r6, r9
 800ea9a:	eba5 0509 	sub.w	r5, r5, r9
 800ea9e:	6026      	str	r6, [r4, #0]
 800eaa0:	60a5      	str	r5, [r4, #8]
 800eaa2:	463e      	mov	r6, r7
 800eaa4:	42be      	cmp	r6, r7
 800eaa6:	d900      	bls.n	800eaaa <__ssputs_r+0x72>
 800eaa8:	463e      	mov	r6, r7
 800eaaa:	6820      	ldr	r0, [r4, #0]
 800eaac:	4632      	mov	r2, r6
 800eaae:	4641      	mov	r1, r8
 800eab0:	f7ff fe6e 	bl	800e790 <memmove>
 800eab4:	68a3      	ldr	r3, [r4, #8]
 800eab6:	1b9b      	subs	r3, r3, r6
 800eab8:	60a3      	str	r3, [r4, #8]
 800eaba:	6823      	ldr	r3, [r4, #0]
 800eabc:	4433      	add	r3, r6
 800eabe:	6023      	str	r3, [r4, #0]
 800eac0:	2000      	movs	r0, #0
 800eac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eac6:	462a      	mov	r2, r5
 800eac8:	f000 faaa 	bl	800f020 <_realloc_r>
 800eacc:	4606      	mov	r6, r0
 800eace:	2800      	cmp	r0, #0
 800ead0:	d1e0      	bne.n	800ea94 <__ssputs_r+0x5c>
 800ead2:	6921      	ldr	r1, [r4, #16]
 800ead4:	4650      	mov	r0, sl
 800ead6:	f7ff feb7 	bl	800e848 <_free_r>
 800eada:	230c      	movs	r3, #12
 800eadc:	f8ca 3000 	str.w	r3, [sl]
 800eae0:	89a3      	ldrh	r3, [r4, #12]
 800eae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eae6:	81a3      	strh	r3, [r4, #12]
 800eae8:	f04f 30ff 	mov.w	r0, #4294967295
 800eaec:	e7e9      	b.n	800eac2 <__ssputs_r+0x8a>
	...

0800eaf0 <_svfiprintf_r>:
 800eaf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf4:	4698      	mov	r8, r3
 800eaf6:	898b      	ldrh	r3, [r1, #12]
 800eaf8:	061b      	lsls	r3, r3, #24
 800eafa:	b09d      	sub	sp, #116	@ 0x74
 800eafc:	4607      	mov	r7, r0
 800eafe:	460d      	mov	r5, r1
 800eb00:	4614      	mov	r4, r2
 800eb02:	d510      	bpl.n	800eb26 <_svfiprintf_r+0x36>
 800eb04:	690b      	ldr	r3, [r1, #16]
 800eb06:	b973      	cbnz	r3, 800eb26 <_svfiprintf_r+0x36>
 800eb08:	2140      	movs	r1, #64	@ 0x40
 800eb0a:	f7ff ff09 	bl	800e920 <_malloc_r>
 800eb0e:	6028      	str	r0, [r5, #0]
 800eb10:	6128      	str	r0, [r5, #16]
 800eb12:	b930      	cbnz	r0, 800eb22 <_svfiprintf_r+0x32>
 800eb14:	230c      	movs	r3, #12
 800eb16:	603b      	str	r3, [r7, #0]
 800eb18:	f04f 30ff 	mov.w	r0, #4294967295
 800eb1c:	b01d      	add	sp, #116	@ 0x74
 800eb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb22:	2340      	movs	r3, #64	@ 0x40
 800eb24:	616b      	str	r3, [r5, #20]
 800eb26:	2300      	movs	r3, #0
 800eb28:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb2a:	2320      	movs	r3, #32
 800eb2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eb30:	f8cd 800c 	str.w	r8, [sp, #12]
 800eb34:	2330      	movs	r3, #48	@ 0x30
 800eb36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ecd4 <_svfiprintf_r+0x1e4>
 800eb3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eb3e:	f04f 0901 	mov.w	r9, #1
 800eb42:	4623      	mov	r3, r4
 800eb44:	469a      	mov	sl, r3
 800eb46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb4a:	b10a      	cbz	r2, 800eb50 <_svfiprintf_r+0x60>
 800eb4c:	2a25      	cmp	r2, #37	@ 0x25
 800eb4e:	d1f9      	bne.n	800eb44 <_svfiprintf_r+0x54>
 800eb50:	ebba 0b04 	subs.w	fp, sl, r4
 800eb54:	d00b      	beq.n	800eb6e <_svfiprintf_r+0x7e>
 800eb56:	465b      	mov	r3, fp
 800eb58:	4622      	mov	r2, r4
 800eb5a:	4629      	mov	r1, r5
 800eb5c:	4638      	mov	r0, r7
 800eb5e:	f7ff ff6b 	bl	800ea38 <__ssputs_r>
 800eb62:	3001      	adds	r0, #1
 800eb64:	f000 80a7 	beq.w	800ecb6 <_svfiprintf_r+0x1c6>
 800eb68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb6a:	445a      	add	r2, fp
 800eb6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb6e:	f89a 3000 	ldrb.w	r3, [sl]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	f000 809f 	beq.w	800ecb6 <_svfiprintf_r+0x1c6>
 800eb78:	2300      	movs	r3, #0
 800eb7a:	f04f 32ff 	mov.w	r2, #4294967295
 800eb7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb82:	f10a 0a01 	add.w	sl, sl, #1
 800eb86:	9304      	str	r3, [sp, #16]
 800eb88:	9307      	str	r3, [sp, #28]
 800eb8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb8e:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb90:	4654      	mov	r4, sl
 800eb92:	2205      	movs	r2, #5
 800eb94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb98:	484e      	ldr	r0, [pc, #312]	@ (800ecd4 <_svfiprintf_r+0x1e4>)
 800eb9a:	f7f1 fb49 	bl	8000230 <memchr>
 800eb9e:	9a04      	ldr	r2, [sp, #16]
 800eba0:	b9d8      	cbnz	r0, 800ebda <_svfiprintf_r+0xea>
 800eba2:	06d0      	lsls	r0, r2, #27
 800eba4:	bf44      	itt	mi
 800eba6:	2320      	movmi	r3, #32
 800eba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ebac:	0711      	lsls	r1, r2, #28
 800ebae:	bf44      	itt	mi
 800ebb0:	232b      	movmi	r3, #43	@ 0x2b
 800ebb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ebb6:	f89a 3000 	ldrb.w	r3, [sl]
 800ebba:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebbc:	d015      	beq.n	800ebea <_svfiprintf_r+0xfa>
 800ebbe:	9a07      	ldr	r2, [sp, #28]
 800ebc0:	4654      	mov	r4, sl
 800ebc2:	2000      	movs	r0, #0
 800ebc4:	f04f 0c0a 	mov.w	ip, #10
 800ebc8:	4621      	mov	r1, r4
 800ebca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ebce:	3b30      	subs	r3, #48	@ 0x30
 800ebd0:	2b09      	cmp	r3, #9
 800ebd2:	d94b      	bls.n	800ec6c <_svfiprintf_r+0x17c>
 800ebd4:	b1b0      	cbz	r0, 800ec04 <_svfiprintf_r+0x114>
 800ebd6:	9207      	str	r2, [sp, #28]
 800ebd8:	e014      	b.n	800ec04 <_svfiprintf_r+0x114>
 800ebda:	eba0 0308 	sub.w	r3, r0, r8
 800ebde:	fa09 f303 	lsl.w	r3, r9, r3
 800ebe2:	4313      	orrs	r3, r2
 800ebe4:	9304      	str	r3, [sp, #16]
 800ebe6:	46a2      	mov	sl, r4
 800ebe8:	e7d2      	b.n	800eb90 <_svfiprintf_r+0xa0>
 800ebea:	9b03      	ldr	r3, [sp, #12]
 800ebec:	1d19      	adds	r1, r3, #4
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	9103      	str	r1, [sp, #12]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	bfbb      	ittet	lt
 800ebf6:	425b      	neglt	r3, r3
 800ebf8:	f042 0202 	orrlt.w	r2, r2, #2
 800ebfc:	9307      	strge	r3, [sp, #28]
 800ebfe:	9307      	strlt	r3, [sp, #28]
 800ec00:	bfb8      	it	lt
 800ec02:	9204      	strlt	r2, [sp, #16]
 800ec04:	7823      	ldrb	r3, [r4, #0]
 800ec06:	2b2e      	cmp	r3, #46	@ 0x2e
 800ec08:	d10a      	bne.n	800ec20 <_svfiprintf_r+0x130>
 800ec0a:	7863      	ldrb	r3, [r4, #1]
 800ec0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec0e:	d132      	bne.n	800ec76 <_svfiprintf_r+0x186>
 800ec10:	9b03      	ldr	r3, [sp, #12]
 800ec12:	1d1a      	adds	r2, r3, #4
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	9203      	str	r2, [sp, #12]
 800ec18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ec1c:	3402      	adds	r4, #2
 800ec1e:	9305      	str	r3, [sp, #20]
 800ec20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ece4 <_svfiprintf_r+0x1f4>
 800ec24:	7821      	ldrb	r1, [r4, #0]
 800ec26:	2203      	movs	r2, #3
 800ec28:	4650      	mov	r0, sl
 800ec2a:	f7f1 fb01 	bl	8000230 <memchr>
 800ec2e:	b138      	cbz	r0, 800ec40 <_svfiprintf_r+0x150>
 800ec30:	9b04      	ldr	r3, [sp, #16]
 800ec32:	eba0 000a 	sub.w	r0, r0, sl
 800ec36:	2240      	movs	r2, #64	@ 0x40
 800ec38:	4082      	lsls	r2, r0
 800ec3a:	4313      	orrs	r3, r2
 800ec3c:	3401      	adds	r4, #1
 800ec3e:	9304      	str	r3, [sp, #16]
 800ec40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec44:	4824      	ldr	r0, [pc, #144]	@ (800ecd8 <_svfiprintf_r+0x1e8>)
 800ec46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ec4a:	2206      	movs	r2, #6
 800ec4c:	f7f1 faf0 	bl	8000230 <memchr>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	d036      	beq.n	800ecc2 <_svfiprintf_r+0x1d2>
 800ec54:	4b21      	ldr	r3, [pc, #132]	@ (800ecdc <_svfiprintf_r+0x1ec>)
 800ec56:	bb1b      	cbnz	r3, 800eca0 <_svfiprintf_r+0x1b0>
 800ec58:	9b03      	ldr	r3, [sp, #12]
 800ec5a:	3307      	adds	r3, #7
 800ec5c:	f023 0307 	bic.w	r3, r3, #7
 800ec60:	3308      	adds	r3, #8
 800ec62:	9303      	str	r3, [sp, #12]
 800ec64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec66:	4433      	add	r3, r6
 800ec68:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec6a:	e76a      	b.n	800eb42 <_svfiprintf_r+0x52>
 800ec6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec70:	460c      	mov	r4, r1
 800ec72:	2001      	movs	r0, #1
 800ec74:	e7a8      	b.n	800ebc8 <_svfiprintf_r+0xd8>
 800ec76:	2300      	movs	r3, #0
 800ec78:	3401      	adds	r4, #1
 800ec7a:	9305      	str	r3, [sp, #20]
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	f04f 0c0a 	mov.w	ip, #10
 800ec82:	4620      	mov	r0, r4
 800ec84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec88:	3a30      	subs	r2, #48	@ 0x30
 800ec8a:	2a09      	cmp	r2, #9
 800ec8c:	d903      	bls.n	800ec96 <_svfiprintf_r+0x1a6>
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d0c6      	beq.n	800ec20 <_svfiprintf_r+0x130>
 800ec92:	9105      	str	r1, [sp, #20]
 800ec94:	e7c4      	b.n	800ec20 <_svfiprintf_r+0x130>
 800ec96:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec9a:	4604      	mov	r4, r0
 800ec9c:	2301      	movs	r3, #1
 800ec9e:	e7f0      	b.n	800ec82 <_svfiprintf_r+0x192>
 800eca0:	ab03      	add	r3, sp, #12
 800eca2:	9300      	str	r3, [sp, #0]
 800eca4:	462a      	mov	r2, r5
 800eca6:	4b0e      	ldr	r3, [pc, #56]	@ (800ece0 <_svfiprintf_r+0x1f0>)
 800eca8:	a904      	add	r1, sp, #16
 800ecaa:	4638      	mov	r0, r7
 800ecac:	f3af 8000 	nop.w
 800ecb0:	1c42      	adds	r2, r0, #1
 800ecb2:	4606      	mov	r6, r0
 800ecb4:	d1d6      	bne.n	800ec64 <_svfiprintf_r+0x174>
 800ecb6:	89ab      	ldrh	r3, [r5, #12]
 800ecb8:	065b      	lsls	r3, r3, #25
 800ecba:	f53f af2d 	bmi.w	800eb18 <_svfiprintf_r+0x28>
 800ecbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ecc0:	e72c      	b.n	800eb1c <_svfiprintf_r+0x2c>
 800ecc2:	ab03      	add	r3, sp, #12
 800ecc4:	9300      	str	r3, [sp, #0]
 800ecc6:	462a      	mov	r2, r5
 800ecc8:	4b05      	ldr	r3, [pc, #20]	@ (800ece0 <_svfiprintf_r+0x1f0>)
 800ecca:	a904      	add	r1, sp, #16
 800eccc:	4638      	mov	r0, r7
 800ecce:	f000 f879 	bl	800edc4 <_printf_i>
 800ecd2:	e7ed      	b.n	800ecb0 <_svfiprintf_r+0x1c0>
 800ecd4:	08010ca8 	.word	0x08010ca8
 800ecd8:	08010cb2 	.word	0x08010cb2
 800ecdc:	00000000 	.word	0x00000000
 800ece0:	0800ea39 	.word	0x0800ea39
 800ece4:	08010cae 	.word	0x08010cae

0800ece8 <_printf_common>:
 800ece8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecec:	4616      	mov	r6, r2
 800ecee:	4698      	mov	r8, r3
 800ecf0:	688a      	ldr	r2, [r1, #8]
 800ecf2:	690b      	ldr	r3, [r1, #16]
 800ecf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ecf8:	4293      	cmp	r3, r2
 800ecfa:	bfb8      	it	lt
 800ecfc:	4613      	movlt	r3, r2
 800ecfe:	6033      	str	r3, [r6, #0]
 800ed00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ed04:	4607      	mov	r7, r0
 800ed06:	460c      	mov	r4, r1
 800ed08:	b10a      	cbz	r2, 800ed0e <_printf_common+0x26>
 800ed0a:	3301      	adds	r3, #1
 800ed0c:	6033      	str	r3, [r6, #0]
 800ed0e:	6823      	ldr	r3, [r4, #0]
 800ed10:	0699      	lsls	r1, r3, #26
 800ed12:	bf42      	ittt	mi
 800ed14:	6833      	ldrmi	r3, [r6, #0]
 800ed16:	3302      	addmi	r3, #2
 800ed18:	6033      	strmi	r3, [r6, #0]
 800ed1a:	6825      	ldr	r5, [r4, #0]
 800ed1c:	f015 0506 	ands.w	r5, r5, #6
 800ed20:	d106      	bne.n	800ed30 <_printf_common+0x48>
 800ed22:	f104 0a19 	add.w	sl, r4, #25
 800ed26:	68e3      	ldr	r3, [r4, #12]
 800ed28:	6832      	ldr	r2, [r6, #0]
 800ed2a:	1a9b      	subs	r3, r3, r2
 800ed2c:	42ab      	cmp	r3, r5
 800ed2e:	dc26      	bgt.n	800ed7e <_printf_common+0x96>
 800ed30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ed34:	6822      	ldr	r2, [r4, #0]
 800ed36:	3b00      	subs	r3, #0
 800ed38:	bf18      	it	ne
 800ed3a:	2301      	movne	r3, #1
 800ed3c:	0692      	lsls	r2, r2, #26
 800ed3e:	d42b      	bmi.n	800ed98 <_printf_common+0xb0>
 800ed40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ed44:	4641      	mov	r1, r8
 800ed46:	4638      	mov	r0, r7
 800ed48:	47c8      	blx	r9
 800ed4a:	3001      	adds	r0, #1
 800ed4c:	d01e      	beq.n	800ed8c <_printf_common+0xa4>
 800ed4e:	6823      	ldr	r3, [r4, #0]
 800ed50:	6922      	ldr	r2, [r4, #16]
 800ed52:	f003 0306 	and.w	r3, r3, #6
 800ed56:	2b04      	cmp	r3, #4
 800ed58:	bf02      	ittt	eq
 800ed5a:	68e5      	ldreq	r5, [r4, #12]
 800ed5c:	6833      	ldreq	r3, [r6, #0]
 800ed5e:	1aed      	subeq	r5, r5, r3
 800ed60:	68a3      	ldr	r3, [r4, #8]
 800ed62:	bf0c      	ite	eq
 800ed64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed68:	2500      	movne	r5, #0
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	bfc4      	itt	gt
 800ed6e:	1a9b      	subgt	r3, r3, r2
 800ed70:	18ed      	addgt	r5, r5, r3
 800ed72:	2600      	movs	r6, #0
 800ed74:	341a      	adds	r4, #26
 800ed76:	42b5      	cmp	r5, r6
 800ed78:	d11a      	bne.n	800edb0 <_printf_common+0xc8>
 800ed7a:	2000      	movs	r0, #0
 800ed7c:	e008      	b.n	800ed90 <_printf_common+0xa8>
 800ed7e:	2301      	movs	r3, #1
 800ed80:	4652      	mov	r2, sl
 800ed82:	4641      	mov	r1, r8
 800ed84:	4638      	mov	r0, r7
 800ed86:	47c8      	blx	r9
 800ed88:	3001      	adds	r0, #1
 800ed8a:	d103      	bne.n	800ed94 <_printf_common+0xac>
 800ed8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed94:	3501      	adds	r5, #1
 800ed96:	e7c6      	b.n	800ed26 <_printf_common+0x3e>
 800ed98:	18e1      	adds	r1, r4, r3
 800ed9a:	1c5a      	adds	r2, r3, #1
 800ed9c:	2030      	movs	r0, #48	@ 0x30
 800ed9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eda2:	4422      	add	r2, r4
 800eda4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eda8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800edac:	3302      	adds	r3, #2
 800edae:	e7c7      	b.n	800ed40 <_printf_common+0x58>
 800edb0:	2301      	movs	r3, #1
 800edb2:	4622      	mov	r2, r4
 800edb4:	4641      	mov	r1, r8
 800edb6:	4638      	mov	r0, r7
 800edb8:	47c8      	blx	r9
 800edba:	3001      	adds	r0, #1
 800edbc:	d0e6      	beq.n	800ed8c <_printf_common+0xa4>
 800edbe:	3601      	adds	r6, #1
 800edc0:	e7d9      	b.n	800ed76 <_printf_common+0x8e>
	...

0800edc4 <_printf_i>:
 800edc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edc8:	7e0f      	ldrb	r7, [r1, #24]
 800edca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800edcc:	2f78      	cmp	r7, #120	@ 0x78
 800edce:	4691      	mov	r9, r2
 800edd0:	4680      	mov	r8, r0
 800edd2:	460c      	mov	r4, r1
 800edd4:	469a      	mov	sl, r3
 800edd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800edda:	d807      	bhi.n	800edec <_printf_i+0x28>
 800eddc:	2f62      	cmp	r7, #98	@ 0x62
 800edde:	d80a      	bhi.n	800edf6 <_printf_i+0x32>
 800ede0:	2f00      	cmp	r7, #0
 800ede2:	f000 80d1 	beq.w	800ef88 <_printf_i+0x1c4>
 800ede6:	2f58      	cmp	r7, #88	@ 0x58
 800ede8:	f000 80b8 	beq.w	800ef5c <_printf_i+0x198>
 800edec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800edf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800edf4:	e03a      	b.n	800ee6c <_printf_i+0xa8>
 800edf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800edfa:	2b15      	cmp	r3, #21
 800edfc:	d8f6      	bhi.n	800edec <_printf_i+0x28>
 800edfe:	a101      	add	r1, pc, #4	@ (adr r1, 800ee04 <_printf_i+0x40>)
 800ee00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ee04:	0800ee5d 	.word	0x0800ee5d
 800ee08:	0800ee71 	.word	0x0800ee71
 800ee0c:	0800eded 	.word	0x0800eded
 800ee10:	0800eded 	.word	0x0800eded
 800ee14:	0800eded 	.word	0x0800eded
 800ee18:	0800eded 	.word	0x0800eded
 800ee1c:	0800ee71 	.word	0x0800ee71
 800ee20:	0800eded 	.word	0x0800eded
 800ee24:	0800eded 	.word	0x0800eded
 800ee28:	0800eded 	.word	0x0800eded
 800ee2c:	0800eded 	.word	0x0800eded
 800ee30:	0800ef6f 	.word	0x0800ef6f
 800ee34:	0800ee9b 	.word	0x0800ee9b
 800ee38:	0800ef29 	.word	0x0800ef29
 800ee3c:	0800eded 	.word	0x0800eded
 800ee40:	0800eded 	.word	0x0800eded
 800ee44:	0800ef91 	.word	0x0800ef91
 800ee48:	0800eded 	.word	0x0800eded
 800ee4c:	0800ee9b 	.word	0x0800ee9b
 800ee50:	0800eded 	.word	0x0800eded
 800ee54:	0800eded 	.word	0x0800eded
 800ee58:	0800ef31 	.word	0x0800ef31
 800ee5c:	6833      	ldr	r3, [r6, #0]
 800ee5e:	1d1a      	adds	r2, r3, #4
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	6032      	str	r2, [r6, #0]
 800ee64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ee68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ee6c:	2301      	movs	r3, #1
 800ee6e:	e09c      	b.n	800efaa <_printf_i+0x1e6>
 800ee70:	6833      	ldr	r3, [r6, #0]
 800ee72:	6820      	ldr	r0, [r4, #0]
 800ee74:	1d19      	adds	r1, r3, #4
 800ee76:	6031      	str	r1, [r6, #0]
 800ee78:	0606      	lsls	r6, r0, #24
 800ee7a:	d501      	bpl.n	800ee80 <_printf_i+0xbc>
 800ee7c:	681d      	ldr	r5, [r3, #0]
 800ee7e:	e003      	b.n	800ee88 <_printf_i+0xc4>
 800ee80:	0645      	lsls	r5, r0, #25
 800ee82:	d5fb      	bpl.n	800ee7c <_printf_i+0xb8>
 800ee84:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ee88:	2d00      	cmp	r5, #0
 800ee8a:	da03      	bge.n	800ee94 <_printf_i+0xd0>
 800ee8c:	232d      	movs	r3, #45	@ 0x2d
 800ee8e:	426d      	negs	r5, r5
 800ee90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee94:	4858      	ldr	r0, [pc, #352]	@ (800eff8 <_printf_i+0x234>)
 800ee96:	230a      	movs	r3, #10
 800ee98:	e011      	b.n	800eebe <_printf_i+0xfa>
 800ee9a:	6821      	ldr	r1, [r4, #0]
 800ee9c:	6833      	ldr	r3, [r6, #0]
 800ee9e:	0608      	lsls	r0, r1, #24
 800eea0:	f853 5b04 	ldr.w	r5, [r3], #4
 800eea4:	d402      	bmi.n	800eeac <_printf_i+0xe8>
 800eea6:	0649      	lsls	r1, r1, #25
 800eea8:	bf48      	it	mi
 800eeaa:	b2ad      	uxthmi	r5, r5
 800eeac:	2f6f      	cmp	r7, #111	@ 0x6f
 800eeae:	4852      	ldr	r0, [pc, #328]	@ (800eff8 <_printf_i+0x234>)
 800eeb0:	6033      	str	r3, [r6, #0]
 800eeb2:	bf14      	ite	ne
 800eeb4:	230a      	movne	r3, #10
 800eeb6:	2308      	moveq	r3, #8
 800eeb8:	2100      	movs	r1, #0
 800eeba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eebe:	6866      	ldr	r6, [r4, #4]
 800eec0:	60a6      	str	r6, [r4, #8]
 800eec2:	2e00      	cmp	r6, #0
 800eec4:	db05      	blt.n	800eed2 <_printf_i+0x10e>
 800eec6:	6821      	ldr	r1, [r4, #0]
 800eec8:	432e      	orrs	r6, r5
 800eeca:	f021 0104 	bic.w	r1, r1, #4
 800eece:	6021      	str	r1, [r4, #0]
 800eed0:	d04b      	beq.n	800ef6a <_printf_i+0x1a6>
 800eed2:	4616      	mov	r6, r2
 800eed4:	fbb5 f1f3 	udiv	r1, r5, r3
 800eed8:	fb03 5711 	mls	r7, r3, r1, r5
 800eedc:	5dc7      	ldrb	r7, [r0, r7]
 800eede:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eee2:	462f      	mov	r7, r5
 800eee4:	42bb      	cmp	r3, r7
 800eee6:	460d      	mov	r5, r1
 800eee8:	d9f4      	bls.n	800eed4 <_printf_i+0x110>
 800eeea:	2b08      	cmp	r3, #8
 800eeec:	d10b      	bne.n	800ef06 <_printf_i+0x142>
 800eeee:	6823      	ldr	r3, [r4, #0]
 800eef0:	07df      	lsls	r7, r3, #31
 800eef2:	d508      	bpl.n	800ef06 <_printf_i+0x142>
 800eef4:	6923      	ldr	r3, [r4, #16]
 800eef6:	6861      	ldr	r1, [r4, #4]
 800eef8:	4299      	cmp	r1, r3
 800eefa:	bfde      	ittt	le
 800eefc:	2330      	movle	r3, #48	@ 0x30
 800eefe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ef02:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ef06:	1b92      	subs	r2, r2, r6
 800ef08:	6122      	str	r2, [r4, #16]
 800ef0a:	f8cd a000 	str.w	sl, [sp]
 800ef0e:	464b      	mov	r3, r9
 800ef10:	aa03      	add	r2, sp, #12
 800ef12:	4621      	mov	r1, r4
 800ef14:	4640      	mov	r0, r8
 800ef16:	f7ff fee7 	bl	800ece8 <_printf_common>
 800ef1a:	3001      	adds	r0, #1
 800ef1c:	d14a      	bne.n	800efb4 <_printf_i+0x1f0>
 800ef1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef22:	b004      	add	sp, #16
 800ef24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef28:	6823      	ldr	r3, [r4, #0]
 800ef2a:	f043 0320 	orr.w	r3, r3, #32
 800ef2e:	6023      	str	r3, [r4, #0]
 800ef30:	4832      	ldr	r0, [pc, #200]	@ (800effc <_printf_i+0x238>)
 800ef32:	2778      	movs	r7, #120	@ 0x78
 800ef34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ef38:	6823      	ldr	r3, [r4, #0]
 800ef3a:	6831      	ldr	r1, [r6, #0]
 800ef3c:	061f      	lsls	r7, r3, #24
 800ef3e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ef42:	d402      	bmi.n	800ef4a <_printf_i+0x186>
 800ef44:	065f      	lsls	r7, r3, #25
 800ef46:	bf48      	it	mi
 800ef48:	b2ad      	uxthmi	r5, r5
 800ef4a:	6031      	str	r1, [r6, #0]
 800ef4c:	07d9      	lsls	r1, r3, #31
 800ef4e:	bf44      	itt	mi
 800ef50:	f043 0320 	orrmi.w	r3, r3, #32
 800ef54:	6023      	strmi	r3, [r4, #0]
 800ef56:	b11d      	cbz	r5, 800ef60 <_printf_i+0x19c>
 800ef58:	2310      	movs	r3, #16
 800ef5a:	e7ad      	b.n	800eeb8 <_printf_i+0xf4>
 800ef5c:	4826      	ldr	r0, [pc, #152]	@ (800eff8 <_printf_i+0x234>)
 800ef5e:	e7e9      	b.n	800ef34 <_printf_i+0x170>
 800ef60:	6823      	ldr	r3, [r4, #0]
 800ef62:	f023 0320 	bic.w	r3, r3, #32
 800ef66:	6023      	str	r3, [r4, #0]
 800ef68:	e7f6      	b.n	800ef58 <_printf_i+0x194>
 800ef6a:	4616      	mov	r6, r2
 800ef6c:	e7bd      	b.n	800eeea <_printf_i+0x126>
 800ef6e:	6833      	ldr	r3, [r6, #0]
 800ef70:	6825      	ldr	r5, [r4, #0]
 800ef72:	6961      	ldr	r1, [r4, #20]
 800ef74:	1d18      	adds	r0, r3, #4
 800ef76:	6030      	str	r0, [r6, #0]
 800ef78:	062e      	lsls	r6, r5, #24
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	d501      	bpl.n	800ef82 <_printf_i+0x1be>
 800ef7e:	6019      	str	r1, [r3, #0]
 800ef80:	e002      	b.n	800ef88 <_printf_i+0x1c4>
 800ef82:	0668      	lsls	r0, r5, #25
 800ef84:	d5fb      	bpl.n	800ef7e <_printf_i+0x1ba>
 800ef86:	8019      	strh	r1, [r3, #0]
 800ef88:	2300      	movs	r3, #0
 800ef8a:	6123      	str	r3, [r4, #16]
 800ef8c:	4616      	mov	r6, r2
 800ef8e:	e7bc      	b.n	800ef0a <_printf_i+0x146>
 800ef90:	6833      	ldr	r3, [r6, #0]
 800ef92:	1d1a      	adds	r2, r3, #4
 800ef94:	6032      	str	r2, [r6, #0]
 800ef96:	681e      	ldr	r6, [r3, #0]
 800ef98:	6862      	ldr	r2, [r4, #4]
 800ef9a:	2100      	movs	r1, #0
 800ef9c:	4630      	mov	r0, r6
 800ef9e:	f7f1 f947 	bl	8000230 <memchr>
 800efa2:	b108      	cbz	r0, 800efa8 <_printf_i+0x1e4>
 800efa4:	1b80      	subs	r0, r0, r6
 800efa6:	6060      	str	r0, [r4, #4]
 800efa8:	6863      	ldr	r3, [r4, #4]
 800efaa:	6123      	str	r3, [r4, #16]
 800efac:	2300      	movs	r3, #0
 800efae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800efb2:	e7aa      	b.n	800ef0a <_printf_i+0x146>
 800efb4:	6923      	ldr	r3, [r4, #16]
 800efb6:	4632      	mov	r2, r6
 800efb8:	4649      	mov	r1, r9
 800efba:	4640      	mov	r0, r8
 800efbc:	47d0      	blx	sl
 800efbe:	3001      	adds	r0, #1
 800efc0:	d0ad      	beq.n	800ef1e <_printf_i+0x15a>
 800efc2:	6823      	ldr	r3, [r4, #0]
 800efc4:	079b      	lsls	r3, r3, #30
 800efc6:	d413      	bmi.n	800eff0 <_printf_i+0x22c>
 800efc8:	68e0      	ldr	r0, [r4, #12]
 800efca:	9b03      	ldr	r3, [sp, #12]
 800efcc:	4298      	cmp	r0, r3
 800efce:	bfb8      	it	lt
 800efd0:	4618      	movlt	r0, r3
 800efd2:	e7a6      	b.n	800ef22 <_printf_i+0x15e>
 800efd4:	2301      	movs	r3, #1
 800efd6:	4632      	mov	r2, r6
 800efd8:	4649      	mov	r1, r9
 800efda:	4640      	mov	r0, r8
 800efdc:	47d0      	blx	sl
 800efde:	3001      	adds	r0, #1
 800efe0:	d09d      	beq.n	800ef1e <_printf_i+0x15a>
 800efe2:	3501      	adds	r5, #1
 800efe4:	68e3      	ldr	r3, [r4, #12]
 800efe6:	9903      	ldr	r1, [sp, #12]
 800efe8:	1a5b      	subs	r3, r3, r1
 800efea:	42ab      	cmp	r3, r5
 800efec:	dcf2      	bgt.n	800efd4 <_printf_i+0x210>
 800efee:	e7eb      	b.n	800efc8 <_printf_i+0x204>
 800eff0:	2500      	movs	r5, #0
 800eff2:	f104 0619 	add.w	r6, r4, #25
 800eff6:	e7f5      	b.n	800efe4 <_printf_i+0x220>
 800eff8:	08010cb9 	.word	0x08010cb9
 800effc:	08010cca 	.word	0x08010cca

0800f000 <_sbrk_r>:
 800f000:	b538      	push	{r3, r4, r5, lr}
 800f002:	4d06      	ldr	r5, [pc, #24]	@ (800f01c <_sbrk_r+0x1c>)
 800f004:	2300      	movs	r3, #0
 800f006:	4604      	mov	r4, r0
 800f008:	4608      	mov	r0, r1
 800f00a:	602b      	str	r3, [r5, #0]
 800f00c:	f7f2 fd36 	bl	8001a7c <_sbrk>
 800f010:	1c43      	adds	r3, r0, #1
 800f012:	d102      	bne.n	800f01a <_sbrk_r+0x1a>
 800f014:	682b      	ldr	r3, [r5, #0]
 800f016:	b103      	cbz	r3, 800f01a <_sbrk_r+0x1a>
 800f018:	6023      	str	r3, [r4, #0]
 800f01a:	bd38      	pop	{r3, r4, r5, pc}
 800f01c:	20003660 	.word	0x20003660

0800f020 <_realloc_r>:
 800f020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f024:	4607      	mov	r7, r0
 800f026:	4614      	mov	r4, r2
 800f028:	460d      	mov	r5, r1
 800f02a:	b921      	cbnz	r1, 800f036 <_realloc_r+0x16>
 800f02c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f030:	4611      	mov	r1, r2
 800f032:	f7ff bc75 	b.w	800e920 <_malloc_r>
 800f036:	b92a      	cbnz	r2, 800f044 <_realloc_r+0x24>
 800f038:	f7ff fc06 	bl	800e848 <_free_r>
 800f03c:	4625      	mov	r5, r4
 800f03e:	4628      	mov	r0, r5
 800f040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f044:	f000 f81a 	bl	800f07c <_malloc_usable_size_r>
 800f048:	4284      	cmp	r4, r0
 800f04a:	4606      	mov	r6, r0
 800f04c:	d802      	bhi.n	800f054 <_realloc_r+0x34>
 800f04e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f052:	d8f4      	bhi.n	800f03e <_realloc_r+0x1e>
 800f054:	4621      	mov	r1, r4
 800f056:	4638      	mov	r0, r7
 800f058:	f7ff fc62 	bl	800e920 <_malloc_r>
 800f05c:	4680      	mov	r8, r0
 800f05e:	b908      	cbnz	r0, 800f064 <_realloc_r+0x44>
 800f060:	4645      	mov	r5, r8
 800f062:	e7ec      	b.n	800f03e <_realloc_r+0x1e>
 800f064:	42b4      	cmp	r4, r6
 800f066:	4622      	mov	r2, r4
 800f068:	4629      	mov	r1, r5
 800f06a:	bf28      	it	cs
 800f06c:	4632      	movcs	r2, r6
 800f06e:	f7ff fbdd 	bl	800e82c <memcpy>
 800f072:	4629      	mov	r1, r5
 800f074:	4638      	mov	r0, r7
 800f076:	f7ff fbe7 	bl	800e848 <_free_r>
 800f07a:	e7f1      	b.n	800f060 <_realloc_r+0x40>

0800f07c <_malloc_usable_size_r>:
 800f07c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f080:	1f18      	subs	r0, r3, #4
 800f082:	2b00      	cmp	r3, #0
 800f084:	bfbc      	itt	lt
 800f086:	580b      	ldrlt	r3, [r1, r0]
 800f088:	18c0      	addlt	r0, r0, r3
 800f08a:	4770      	bx	lr

0800f08c <_init>:
 800f08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f08e:	bf00      	nop
 800f090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f092:	bc08      	pop	{r3}
 800f094:	469e      	mov	lr, r3
 800f096:	4770      	bx	lr

0800f098 <_fini>:
 800f098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f09a:	bf00      	nop
 800f09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f09e:	bc08      	pop	{r3}
 800f0a0:	469e      	mov	lr, r3
 800f0a2:	4770      	bx	lr
