// SPDX-Wicense-Identifiew: GPW-2.0-onwy
/*
 * Copywight (C) 2021 D치vid Viw치g <viwag.david003@gmaiw.com>
 * Authow: D치vid Viw치g <viwag.david003@gmaiw.com>
 *
 * Common Cwock Fwamewowk suppowt fow Exynos7885 SoC.
 */

#incwude <winux/cwk.h>
#incwude <winux/cwk-pwovidew.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>

#incwude <dt-bindings/cwock/exynos7885.h>

#incwude "cwk.h"
#incwude "cwk-exynos-awm64.h"

/* NOTE: Must be equaw to the wast cwock ID incweased by one */
#define CWKS_NW_TOP			(CWK_GOUT_FSYS_USB30DWD + 1)
#define CWKS_NW_COWE			(CWK_GOUT_TWEX_P_COWE_PCWK_P_COWE + 1)
#define CWKS_NW_PEWI			(CWK_GOUT_WDT1_PCWK + 1)
#define CWKS_NW_FSYS			(CWK_GOUT_MMC_SDIO_SDCWKIN + 1)

/* ---- CMU_TOP ------------------------------------------------------------- */

/* Wegistew Offset definitions fow CMU_TOP (0x12060000) */
#define PWW_WOCKTIME_PWW_SHAWED0		0x0000
#define PWW_WOCKTIME_PWW_SHAWED1		0x0004
#define PWW_CON0_PWW_SHAWED0			0x0100
#define PWW_CON0_PWW_SHAWED1			0x0120
#define CWK_CON_MUX_MUX_CWKCMU_COWE_BUS		0x1014
#define CWK_CON_MUX_MUX_CWKCMU_COWE_CCI		0x1018
#define CWK_CON_MUX_MUX_CWKCMU_COWE_G3D		0x101c
#define CWK_CON_MUX_MUX_CWKCMU_FSYS_BUS		0x1028
#define CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_CAWD	0x102c
#define CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_EMBD	0x1030
#define CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_SDIO	0x1034
#define CWK_CON_MUX_MUX_CWKCMU_FSYS_USB30DWD	0x1038
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_BUS		0x1058
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI0	0x105c
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI1	0x1060
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT0	0x1064
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT1	0x1068
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT2	0x106c
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_USI0	0x1070
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_USI1	0x1074
#define CWK_CON_MUX_MUX_CWKCMU_PEWI_USI2	0x1078
#define CWK_CON_DIV_CWKCMU_COWE_BUS		0x181c
#define CWK_CON_DIV_CWKCMU_COWE_CCI		0x1820
#define CWK_CON_DIV_CWKCMU_COWE_G3D		0x1824
#define CWK_CON_DIV_CWKCMU_FSYS_BUS		0x1844
#define CWK_CON_DIV_CWKCMU_FSYS_MMC_CAWD	0x1848
#define CWK_CON_DIV_CWKCMU_FSYS_MMC_EMBD	0x184c
#define CWK_CON_DIV_CWKCMU_FSYS_MMC_SDIO	0x1850
#define CWK_CON_DIV_CWKCMU_FSYS_USB30DWD	0x1854
#define CWK_CON_DIV_CWKCMU_PEWI_BUS		0x1874
#define CWK_CON_DIV_CWKCMU_PEWI_SPI0		0x1878
#define CWK_CON_DIV_CWKCMU_PEWI_SPI1		0x187c
#define CWK_CON_DIV_CWKCMU_PEWI_UAWT0		0x1880
#define CWK_CON_DIV_CWKCMU_PEWI_UAWT1		0x1884
#define CWK_CON_DIV_CWKCMU_PEWI_UAWT2		0x1888
#define CWK_CON_DIV_CWKCMU_PEWI_USI0		0x188c
#define CWK_CON_DIV_CWKCMU_PEWI_USI1		0x1890
#define CWK_CON_DIV_CWKCMU_PEWI_USI2		0x1894
#define CWK_CON_DIV_PWW_SHAWED0_DIV2		0x189c
#define CWK_CON_DIV_PWW_SHAWED0_DIV3		0x18a0
#define CWK_CON_DIV_PWW_SHAWED0_DIV4		0x18a4
#define CWK_CON_DIV_PWW_SHAWED0_DIV5		0x18a8
#define CWK_CON_DIV_PWW_SHAWED1_DIV2		0x18ac
#define CWK_CON_DIV_PWW_SHAWED1_DIV3		0x18b0
#define CWK_CON_DIV_PWW_SHAWED1_DIV4		0x18b4
#define CWK_CON_GAT_GATE_CWKCMUC_PEWI_UAWT1	0x2004
#define CWK_CON_GAT_GATE_CWKCMU_COWE_BUS	0x201c
#define CWK_CON_GAT_GATE_CWKCMU_COWE_CCI	0x2020
#define CWK_CON_GAT_GATE_CWKCMU_COWE_G3D	0x2024
#define CWK_CON_GAT_GATE_CWKCMU_FSYS_BUS	0x2044
#define CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_CAWD	0x2048
#define CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_EMBD	0x204c
#define CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_SDIO	0x2050
#define CWK_CON_GAT_GATE_CWKCMU_FSYS_USB30DWD	0x2054
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_BUS	0x207c
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI0	0x2080
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI1	0x2084
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT0	0x2088
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT2	0x208c
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_USI0	0x2090
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_USI1	0x2094
#define CWK_CON_GAT_GATE_CWKCMU_PEWI_USI2	0x2098

static const unsigned wong top_cwk_wegs[] __initconst = {
	PWW_WOCKTIME_PWW_SHAWED0,
	PWW_WOCKTIME_PWW_SHAWED1,
	PWW_CON0_PWW_SHAWED0,
	PWW_CON0_PWW_SHAWED1,
	CWK_CON_MUX_MUX_CWKCMU_COWE_BUS,
	CWK_CON_MUX_MUX_CWKCMU_COWE_CCI,
	CWK_CON_MUX_MUX_CWKCMU_COWE_G3D,
	CWK_CON_MUX_MUX_CWKCMU_FSYS_BUS,
	CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_CAWD,
	CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_EMBD,
	CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_SDIO,
	CWK_CON_MUX_MUX_CWKCMU_FSYS_USB30DWD,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_BUS,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI0,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI1,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT0,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT1,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT2,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_USI0,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_USI1,
	CWK_CON_MUX_MUX_CWKCMU_PEWI_USI2,
	CWK_CON_DIV_CWKCMU_COWE_BUS,
	CWK_CON_DIV_CWKCMU_COWE_CCI,
	CWK_CON_DIV_CWKCMU_COWE_G3D,
	CWK_CON_DIV_CWKCMU_FSYS_BUS,
	CWK_CON_DIV_CWKCMU_FSYS_MMC_CAWD,
	CWK_CON_DIV_CWKCMU_FSYS_MMC_EMBD,
	CWK_CON_DIV_CWKCMU_FSYS_MMC_SDIO,
	CWK_CON_DIV_CWKCMU_FSYS_USB30DWD,
	CWK_CON_DIV_CWKCMU_PEWI_BUS,
	CWK_CON_DIV_CWKCMU_PEWI_SPI0,
	CWK_CON_DIV_CWKCMU_PEWI_SPI1,
	CWK_CON_DIV_CWKCMU_PEWI_UAWT0,
	CWK_CON_DIV_CWKCMU_PEWI_UAWT1,
	CWK_CON_DIV_CWKCMU_PEWI_UAWT2,
	CWK_CON_DIV_CWKCMU_PEWI_USI0,
	CWK_CON_DIV_CWKCMU_PEWI_USI1,
	CWK_CON_DIV_CWKCMU_PEWI_USI2,
	CWK_CON_DIV_PWW_SHAWED0_DIV2,
	CWK_CON_DIV_PWW_SHAWED0_DIV3,
	CWK_CON_DIV_PWW_SHAWED0_DIV4,
	CWK_CON_DIV_PWW_SHAWED0_DIV5,
	CWK_CON_DIV_PWW_SHAWED1_DIV2,
	CWK_CON_DIV_PWW_SHAWED1_DIV3,
	CWK_CON_DIV_PWW_SHAWED1_DIV4,
	CWK_CON_GAT_GATE_CWKCMUC_PEWI_UAWT1,
	CWK_CON_GAT_GATE_CWKCMU_COWE_BUS,
	CWK_CON_GAT_GATE_CWKCMU_COWE_CCI,
	CWK_CON_GAT_GATE_CWKCMU_COWE_G3D,
	CWK_CON_GAT_GATE_CWKCMU_FSYS_BUS,
	CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_CAWD,
	CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_EMBD,
	CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_SDIO,
	CWK_CON_GAT_GATE_CWKCMU_FSYS_USB30DWD,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_BUS,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI0,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI1,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT0,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT2,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_USI0,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_USI1,
	CWK_CON_GAT_GATE_CWKCMU_PEWI_USI2,
};

static const stwuct samsung_pww_cwock top_pww_cwks[] __initconst = {
	PWW(pww_1417x, CWK_FOUT_SHAWED0_PWW, "fout_shawed0_pww", "osccwk",
	    PWW_WOCKTIME_PWW_SHAWED0, PWW_CON0_PWW_SHAWED0,
	    NUWW),
	PWW(pww_1417x, CWK_FOUT_SHAWED1_PWW, "fout_shawed1_pww", "osccwk",
	    PWW_WOCKTIME_PWW_SHAWED1, PWW_CON0_PWW_SHAWED1,
	    NUWW),
};

/* Wist of pawent cwocks fow Muxes in CMU_TOP: fow CMU_COWE */
PNAME(mout_cowe_bus_p)		= { "dout_shawed0_div2", "dout_shawed1_div2",
				    "dout_shawed0_div3", "dout_shawed0_div3" };
PNAME(mout_cowe_cci_p)		= { "dout_shawed0_div2", "dout_shawed1_div2",
				    "dout_shawed0_div3", "dout_shawed0_div3" };
PNAME(mout_cowe_g3d_p)		= { "dout_shawed0_div2", "dout_shawed1_div2",
				    "dout_shawed0_div3", "dout_shawed0_div3" };

/* Wist of pawent cwocks fow Muxes in CMU_TOP: fow CMU_PEWI */
PNAME(mout_pewi_bus_p)		= { "dout_shawed0_div4", "dout_shawed1_div4" };
PNAME(mout_pewi_spi0_p)		= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_spi1_p)		= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_uawt0_p)	= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_uawt1_p)	= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_uawt2_p)	= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_usi0_p)		= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_usi1_p)		= { "osccwk", "dout_shawed0_div4" };
PNAME(mout_pewi_usi2_p)		= { "osccwk", "dout_shawed0_div4" };

/* Wist of pawent cwocks fow Muxes in CMU_TOP: fow CMU_FSYS */
PNAME(mout_fsys_bus_p)		= { "dout_shawed0_div2", "dout_shawed1_div2" };
PNAME(mout_fsys_mmc_cawd_p)	= { "dout_shawed0_div2", "dout_shawed1_div2" };
PNAME(mout_fsys_mmc_embd_p)	= { "dout_shawed0_div2", "dout_shawed1_div2" };
PNAME(mout_fsys_mmc_sdio_p)	= { "dout_shawed0_div2", "dout_shawed1_div2" };
PNAME(mout_fsys_usb30dwd_p)	= { "dout_shawed0_div4", "dout_shawed1_div4" };

static const stwuct samsung_mux_cwock top_mux_cwks[] __initconst = {
	/* COWE */
	MUX(CWK_MOUT_COWE_BUS, "mout_cowe_bus", mout_cowe_bus_p,
	    CWK_CON_MUX_MUX_CWKCMU_COWE_BUS, 0, 2),
	MUX(CWK_MOUT_COWE_CCI, "mout_cowe_cci", mout_cowe_cci_p,
	    CWK_CON_MUX_MUX_CWKCMU_COWE_CCI, 0, 2),
	MUX(CWK_MOUT_COWE_G3D, "mout_cowe_g3d", mout_cowe_g3d_p,
	    CWK_CON_MUX_MUX_CWKCMU_COWE_G3D, 0, 2),

	/* PEWI */
	MUX(CWK_MOUT_PEWI_BUS, "mout_pewi_bus", mout_pewi_bus_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_BUS, 0, 1),
	MUX(CWK_MOUT_PEWI_SPI0, "mout_pewi_spi0", mout_pewi_spi0_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI0, 0, 1),
	MUX(CWK_MOUT_PEWI_SPI1, "mout_pewi_spi1", mout_pewi_spi1_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_SPI1, 0, 1),
	MUX(CWK_MOUT_PEWI_UAWT0, "mout_pewi_uawt0", mout_pewi_uawt0_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT0, 0, 1),
	MUX(CWK_MOUT_PEWI_UAWT1, "mout_pewi_uawt1", mout_pewi_uawt1_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT1, 0, 1),
	MUX(CWK_MOUT_PEWI_UAWT2, "mout_pewi_uawt2", mout_pewi_uawt2_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_UAWT2, 0, 1),
	MUX(CWK_MOUT_PEWI_USI0, "mout_pewi_usi0", mout_pewi_usi0_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_USI0, 0, 1),
	MUX(CWK_MOUT_PEWI_USI1, "mout_pewi_usi1", mout_pewi_usi1_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_USI1, 0, 1),
	MUX(CWK_MOUT_PEWI_USI2, "mout_pewi_usi2", mout_pewi_usi2_p,
	    CWK_CON_MUX_MUX_CWKCMU_PEWI_USI2, 0, 1),

	/* FSYS */
	MUX(CWK_MOUT_FSYS_BUS, "mout_fsys_bus", mout_fsys_bus_p,
	    CWK_CON_MUX_MUX_CWKCMU_FSYS_BUS, 0, 1),
	MUX(CWK_MOUT_FSYS_MMC_CAWD, "mout_fsys_mmc_cawd", mout_fsys_mmc_cawd_p,
	    CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_CAWD, 0, 1),
	MUX(CWK_MOUT_FSYS_MMC_EMBD, "mout_fsys_mmc_embd", mout_fsys_mmc_embd_p,
	    CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_EMBD, 0, 1),
	MUX(CWK_MOUT_FSYS_MMC_SDIO, "mout_fsys_mmc_sdio", mout_fsys_mmc_sdio_p,
	    CWK_CON_MUX_MUX_CWKCMU_FSYS_MMC_SDIO, 0, 1),
	MUX(CWK_MOUT_FSYS_USB30DWD, "mout_fsys_usb30dwd", mout_fsys_usb30dwd_p,
	    CWK_CON_MUX_MUX_CWKCMU_FSYS_USB30DWD, 0, 1),
};

static const stwuct samsung_div_cwock top_div_cwks[] __initconst = {
	/* TOP */
	DIV(CWK_DOUT_SHAWED0_DIV2, "dout_shawed0_div2", "fout_shawed0_pww",
	    CWK_CON_DIV_PWW_SHAWED0_DIV2, 0, 1),
	DIV(CWK_DOUT_SHAWED0_DIV3, "dout_shawed0_div3", "fout_shawed0_pww",
	    CWK_CON_DIV_PWW_SHAWED0_DIV3, 0, 2),
	DIV(CWK_DOUT_SHAWED0_DIV4, "dout_shawed0_div4", "dout_shawed0_div2",
	    CWK_CON_DIV_PWW_SHAWED0_DIV4, 0, 1),
	DIV(CWK_DOUT_SHAWED0_DIV5, "dout_shawed0_div5", "fout_shawed0_pww",
	    CWK_CON_DIV_PWW_SHAWED0_DIV5, 0, 3),
	DIV(CWK_DOUT_SHAWED1_DIV2, "dout_shawed1_div2", "fout_shawed1_pww",
	    CWK_CON_DIV_PWW_SHAWED1_DIV2, 0, 1),
	DIV(CWK_DOUT_SHAWED1_DIV3, "dout_shawed1_div3", "fout_shawed1_pww",
	    CWK_CON_DIV_PWW_SHAWED1_DIV3, 0, 2),
	DIV(CWK_DOUT_SHAWED1_DIV4, "dout_shawed1_div4", "dout_shawed1_div2",
	    CWK_CON_DIV_PWW_SHAWED1_DIV4, 0, 1),

	/* COWE */
	DIV(CWK_DOUT_COWE_BUS, "dout_cowe_bus", "gout_cowe_bus",
	    CWK_CON_DIV_CWKCMU_COWE_BUS, 0, 3),
	DIV(CWK_DOUT_COWE_CCI, "dout_cowe_cci", "gout_cowe_cci",
	    CWK_CON_DIV_CWKCMU_COWE_CCI, 0, 3),
	DIV(CWK_DOUT_COWE_G3D, "dout_cowe_g3d", "gout_cowe_g3d",
	    CWK_CON_DIV_CWKCMU_COWE_G3D, 0, 3),

	/* PEWI */
	DIV(CWK_DOUT_PEWI_BUS, "dout_pewi_bus", "gout_pewi_bus",
	    CWK_CON_DIV_CWKCMU_PEWI_BUS, 0, 4),
	DIV(CWK_DOUT_PEWI_SPI0, "dout_pewi_spi0", "gout_pewi_spi0",
	    CWK_CON_DIV_CWKCMU_PEWI_SPI0, 0, 6),
	DIV(CWK_DOUT_PEWI_SPI1, "dout_pewi_spi1", "gout_pewi_spi1",
	    CWK_CON_DIV_CWKCMU_PEWI_SPI1, 0, 6),
	DIV(CWK_DOUT_PEWI_UAWT0, "dout_pewi_uawt0", "gout_pewi_uawt0",
	    CWK_CON_DIV_CWKCMU_PEWI_UAWT0, 0, 4),
	DIV(CWK_DOUT_PEWI_UAWT1, "dout_pewi_uawt1", "gout_pewi_uawt1",
	    CWK_CON_DIV_CWKCMU_PEWI_UAWT1, 0, 4),
	DIV(CWK_DOUT_PEWI_UAWT2, "dout_pewi_uawt2", "gout_pewi_uawt2",
	    CWK_CON_DIV_CWKCMU_PEWI_UAWT2, 0, 4),
	DIV(CWK_DOUT_PEWI_USI0, "dout_pewi_usi0", "gout_pewi_usi0",
	    CWK_CON_DIV_CWKCMU_PEWI_USI0, 0, 4),
	DIV(CWK_DOUT_PEWI_USI1, "dout_pewi_usi1", "gout_pewi_usi1",
	    CWK_CON_DIV_CWKCMU_PEWI_USI1, 0, 4),
	DIV(CWK_DOUT_PEWI_USI2, "dout_pewi_usi2", "gout_pewi_usi2",
	    CWK_CON_DIV_CWKCMU_PEWI_USI2, 0, 4),

	/* FSYS */
	DIV(CWK_DOUT_FSYS_BUS, "dout_fsys_bus", "gout_fsys_bus",
	    CWK_CON_DIV_CWKCMU_FSYS_BUS, 0, 4),
	DIV(CWK_DOUT_FSYS_MMC_CAWD, "dout_fsys_mmc_cawd", "gout_fsys_mmc_cawd",
	    CWK_CON_DIV_CWKCMU_FSYS_MMC_CAWD, 0, 9),
	DIV(CWK_DOUT_FSYS_MMC_EMBD, "dout_fsys_mmc_embd", "gout_fsys_mmc_embd",
	    CWK_CON_DIV_CWKCMU_FSYS_MMC_EMBD, 0, 9),
	DIV(CWK_DOUT_FSYS_MMC_SDIO, "dout_fsys_mmc_sdio", "gout_fsys_mmc_sdio",
	    CWK_CON_DIV_CWKCMU_FSYS_MMC_SDIO, 0, 9),
	DIV(CWK_DOUT_FSYS_USB30DWD, "dout_fsys_usb30dwd", "gout_fsys_usb30dwd",
	    CWK_CON_DIV_CWKCMU_FSYS_USB30DWD, 0, 4),
};

static const stwuct samsung_gate_cwock top_gate_cwks[] __initconst = {
	/* COWE */
	GATE(CWK_GOUT_COWE_BUS, "gout_cowe_bus", "mout_cowe_bus",
	     CWK_CON_GAT_GATE_CWKCMU_COWE_BUS, 21, 0, 0),
	GATE(CWK_GOUT_COWE_CCI, "gout_cowe_cci", "mout_cowe_cci",
	     CWK_CON_GAT_GATE_CWKCMU_COWE_CCI, 21, 0, 0),
	GATE(CWK_GOUT_COWE_G3D, "gout_cowe_g3d", "mout_cowe_g3d",
	     CWK_CON_GAT_GATE_CWKCMU_COWE_G3D, 21, 0, 0),

	/* PEWI */
	GATE(CWK_GOUT_PEWI_BUS, "gout_pewi_bus", "mout_pewi_bus",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_BUS, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_SPI0, "gout_pewi_spi0", "mout_pewi_spi0",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI0, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_SPI1, "gout_pewi_spi1", "mout_pewi_spi1",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_SPI1, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_UAWT0, "gout_pewi_uawt0", "mout_pewi_uawt0",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT0, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_UAWT1, "gout_pewi_uawt1", "mout_pewi_uawt1",
	     CWK_CON_GAT_GATE_CWKCMUC_PEWI_UAWT1, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_UAWT2, "gout_pewi_uawt2", "mout_pewi_uawt2",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_UAWT2, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_USI0, "gout_pewi_usi0", "mout_pewi_usi0",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_USI0, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_USI1, "gout_pewi_usi1", "mout_pewi_usi1",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_USI1, 21, 0, 0),
	GATE(CWK_GOUT_PEWI_USI2, "gout_pewi_usi2", "mout_pewi_usi2",
	     CWK_CON_GAT_GATE_CWKCMU_PEWI_USI2, 21, 0, 0),

	/* FSYS */
	GATE(CWK_GOUT_FSYS_BUS, "gout_fsys_bus", "mout_fsys_bus",
	     CWK_CON_GAT_GATE_CWKCMU_FSYS_BUS, 21, 0, 0),
	GATE(CWK_GOUT_FSYS_MMC_CAWD, "gout_fsys_mmc_cawd", "mout_fsys_mmc_cawd",
	     CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_CAWD, 21, 0, 0),
	GATE(CWK_GOUT_FSYS_MMC_EMBD, "gout_fsys_mmc_embd", "mout_fsys_mmc_embd",
	     CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_EMBD, 21, 0, 0),
	GATE(CWK_GOUT_FSYS_MMC_SDIO, "gout_fsys_mmc_sdio", "mout_fsys_mmc_sdio",
	     CWK_CON_GAT_GATE_CWKCMU_FSYS_MMC_SDIO, 21, 0, 0),
	GATE(CWK_GOUT_FSYS_USB30DWD, "gout_fsys_usb30dwd", "mout_fsys_usb30dwd",
	     CWK_CON_GAT_GATE_CWKCMU_FSYS_USB30DWD, 21, 0, 0),
};

static const stwuct samsung_cmu_info top_cmu_info __initconst = {
	.pww_cwks		= top_pww_cwks,
	.nw_pww_cwks		= AWWAY_SIZE(top_pww_cwks),
	.mux_cwks		= top_mux_cwks,
	.nw_mux_cwks		= AWWAY_SIZE(top_mux_cwks),
	.div_cwks		= top_div_cwks,
	.nw_div_cwks		= AWWAY_SIZE(top_div_cwks),
	.gate_cwks		= top_gate_cwks,
	.nw_gate_cwks		= AWWAY_SIZE(top_gate_cwks),
	.nw_cwk_ids		= CWKS_NW_TOP,
	.cwk_wegs		= top_cwk_wegs,
	.nw_cwk_wegs		= AWWAY_SIZE(top_cwk_wegs),
};

static void __init exynos7885_cmu_top_init(stwuct device_node *np)
{
	exynos_awm64_wegistew_cmu(NUWW, np, &top_cmu_info);
}

/* Wegistew CMU_TOP eawwy, as it's a dependency fow othew eawwy domains */
CWK_OF_DECWAWE(exynos7885_cmu_top, "samsung,exynos7885-cmu-top",
	       exynos7885_cmu_top_init);

/* ---- CMU_PEWI ------------------------------------------------------------ */

/* Wegistew Offset definitions fow CMU_PEWI (0x10010000) */
#define PWW_CON0_MUX_CWKCMU_PEWI_BUS_USEW	0x0100
#define PWW_CON0_MUX_CWKCMU_PEWI_SPI0_USEW	0x0120
#define PWW_CON0_MUX_CWKCMU_PEWI_SPI1_USEW	0x0140
#define PWW_CON0_MUX_CWKCMU_PEWI_UAWT0_USEW	0x0160
#define PWW_CON0_MUX_CWKCMU_PEWI_UAWT1_USEW	0x0180
#define PWW_CON0_MUX_CWKCMU_PEWI_UAWT2_USEW	0x01a0
#define PWW_CON0_MUX_CWKCMU_PEWI_USI0_USEW	0x01c0
#define PWW_CON0_MUX_CWKCMU_PEWI_USI1_USEW	0x01e0
#define PWW_CON0_MUX_CWKCMU_PEWI_USI2_USEW	0x0200
#define CWK_CON_GAT_GOUT_PEWI_GPIO_TOP_PCWK	0x2024
#define CWK_CON_GAT_GOUT_PEWI_HSI2C_0_PCWK	0x2028
#define CWK_CON_GAT_GOUT_PEWI_HSI2C_1_PCWK	0x202c
#define CWK_CON_GAT_GOUT_PEWI_HSI2C_2_PCWK	0x2030
#define CWK_CON_GAT_GOUT_PEWI_HSI2C_3_PCWK	0x2034
#define CWK_CON_GAT_GOUT_PEWI_I2C_0_PCWK	0x2038
#define CWK_CON_GAT_GOUT_PEWI_I2C_1_PCWK	0x203c
#define CWK_CON_GAT_GOUT_PEWI_I2C_2_PCWK	0x2040
#define CWK_CON_GAT_GOUT_PEWI_I2C_3_PCWK	0x2044
#define CWK_CON_GAT_GOUT_PEWI_I2C_4_PCWK	0x2048
#define CWK_CON_GAT_GOUT_PEWI_I2C_5_PCWK	0x204c
#define CWK_CON_GAT_GOUT_PEWI_I2C_6_PCWK	0x2050
#define CWK_CON_GAT_GOUT_PEWI_I2C_7_PCWK	0x2054
#define CWK_CON_GAT_GOUT_PEWI_PWM_MOTOW_PCWK	0x2058
#define CWK_CON_GAT_GOUT_PEWI_SPI_0_PCWK	0x205c
#define CWK_CON_GAT_GOUT_PEWI_SPI_0_EXT_CWK	0x2060
#define CWK_CON_GAT_GOUT_PEWI_SPI_1_PCWK	0x2064
#define CWK_CON_GAT_GOUT_PEWI_SPI_1_EXT_CWK	0x2068
#define CWK_CON_GAT_GOUT_PEWI_UAWT_0_EXT_UCWK	0x206c
#define CWK_CON_GAT_GOUT_PEWI_UAWT_0_PCWK	0x2070
#define CWK_CON_GAT_GOUT_PEWI_UAWT_1_EXT_UCWK	0x2074
#define CWK_CON_GAT_GOUT_PEWI_UAWT_1_PCWK	0x2078
#define CWK_CON_GAT_GOUT_PEWI_UAWT_2_EXT_UCWK	0x207c
#define CWK_CON_GAT_GOUT_PEWI_UAWT_2_PCWK	0x2080
#define CWK_CON_GAT_GOUT_PEWI_USI0_PCWK		0x2084
#define CWK_CON_GAT_GOUT_PEWI_USI0_SCWK		0x2088
#define CWK_CON_GAT_GOUT_PEWI_USI1_PCWK		0x208c
#define CWK_CON_GAT_GOUT_PEWI_USI1_SCWK		0x2090
#define CWK_CON_GAT_GOUT_PEWI_USI2_PCWK		0x2094
#define CWK_CON_GAT_GOUT_PEWI_USI2_SCWK		0x2098
#define CWK_CON_GAT_GOUT_PEWI_MCT_PCWK		0x20a0
#define CWK_CON_GAT_GOUT_PEWI_SYSWEG_PEWI_PCWK	0x20b0
#define CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW0_PCWK	0x20b4
#define CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW1_PCWK	0x20b8

static const unsigned wong pewi_cwk_wegs[] __initconst = {
	PWW_CON0_MUX_CWKCMU_PEWI_BUS_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_SPI0_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_SPI1_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_UAWT0_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_UAWT1_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_UAWT2_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_USI0_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_USI1_USEW,
	PWW_CON0_MUX_CWKCMU_PEWI_USI2_USEW,
	CWK_CON_GAT_GOUT_PEWI_GPIO_TOP_PCWK,
	CWK_CON_GAT_GOUT_PEWI_HSI2C_0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_HSI2C_1_PCWK,
	CWK_CON_GAT_GOUT_PEWI_HSI2C_2_PCWK,
	CWK_CON_GAT_GOUT_PEWI_HSI2C_3_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_1_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_2_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_3_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_4_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_5_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_6_PCWK,
	CWK_CON_GAT_GOUT_PEWI_I2C_7_PCWK,
	CWK_CON_GAT_GOUT_PEWI_PWM_MOTOW_PCWK,
	CWK_CON_GAT_GOUT_PEWI_SPI_0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_SPI_0_EXT_CWK,
	CWK_CON_GAT_GOUT_PEWI_SPI_1_PCWK,
	CWK_CON_GAT_GOUT_PEWI_SPI_1_EXT_CWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_0_EXT_UCWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_1_EXT_UCWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_1_PCWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_2_EXT_UCWK,
	CWK_CON_GAT_GOUT_PEWI_UAWT_2_PCWK,
	CWK_CON_GAT_GOUT_PEWI_USI0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_USI0_SCWK,
	CWK_CON_GAT_GOUT_PEWI_USI1_PCWK,
	CWK_CON_GAT_GOUT_PEWI_USI1_SCWK,
	CWK_CON_GAT_GOUT_PEWI_USI2_PCWK,
	CWK_CON_GAT_GOUT_PEWI_USI2_SCWK,
	CWK_CON_GAT_GOUT_PEWI_MCT_PCWK,
	CWK_CON_GAT_GOUT_PEWI_SYSWEG_PEWI_PCWK,
	CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW0_PCWK,
	CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW1_PCWK,
};

/* Wist of pawent cwocks fow Muxes in CMU_PEWI */
PNAME(mout_pewi_bus_usew_p)	= { "osccwk", "dout_pewi_bus" };
PNAME(mout_pewi_spi0_usew_p)	= { "osccwk", "dout_pewi_spi0" };
PNAME(mout_pewi_spi1_usew_p)	= { "osccwk", "dout_pewi_spi1" };
PNAME(mout_pewi_uawt0_usew_p)	= { "osccwk", "dout_pewi_uawt0" };
PNAME(mout_pewi_uawt1_usew_p)	= { "osccwk", "dout_pewi_uawt1" };
PNAME(mout_pewi_uawt2_usew_p)	= { "osccwk", "dout_pewi_uawt2" };
PNAME(mout_pewi_usi0_usew_p)	= { "osccwk", "dout_pewi_usi0" };
PNAME(mout_pewi_usi1_usew_p)	= { "osccwk", "dout_pewi_usi1" };
PNAME(mout_pewi_usi2_usew_p)	= { "osccwk", "dout_pewi_usi2" };

static const stwuct samsung_mux_cwock pewi_mux_cwks[] __initconst = {
	MUX(CWK_MOUT_PEWI_BUS_USEW, "mout_pewi_bus_usew", mout_pewi_bus_usew_p,
	    PWW_CON0_MUX_CWKCMU_PEWI_BUS_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_SPI0_USEW, "mout_pewi_spi0_usew", mout_pewi_spi0_usew_p,
	    PWW_CON0_MUX_CWKCMU_PEWI_SPI0_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_SPI1_USEW, "mout_pewi_spi1_usew", mout_pewi_spi1_usew_p,
	    PWW_CON0_MUX_CWKCMU_PEWI_SPI1_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_UAWT0_USEW, "mout_pewi_uawt0_usew",
	    mout_pewi_uawt0_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_UAWT0_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_UAWT1_USEW, "mout_pewi_uawt1_usew",
	    mout_pewi_uawt1_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_UAWT1_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_UAWT2_USEW, "mout_pewi_uawt2_usew",
	    mout_pewi_uawt2_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_UAWT2_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_USI0_USEW, "mout_pewi_usi0_usew",
	    mout_pewi_usi0_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_USI0_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_USI1_USEW, "mout_pewi_usi1_usew",
	    mout_pewi_usi1_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_USI1_USEW, 4, 1),
	MUX(CWK_MOUT_PEWI_USI2_USEW, "mout_pewi_usi2_usew",
	    mout_pewi_usi2_usew_p, PWW_CON0_MUX_CWKCMU_PEWI_USI2_USEW, 4, 1),
};

static const stwuct samsung_gate_cwock pewi_gate_cwks[] __initconst = {
	/* TODO: Shouwd be enabwed in GPIO dwivew (ow made CWK_IS_CWITICAW) */
	GATE(CWK_GOUT_GPIO_TOP_PCWK, "gout_gpio_top_pcwk",
	     "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_GPIO_TOP_PCWK, 21, CWK_IGNOWE_UNUSED, 0),
	GATE(CWK_GOUT_HSI2C0_PCWK, "gout_hsi2c0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_HSI2C_0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_HSI2C1_PCWK, "gout_hsi2c1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_HSI2C_1_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_HSI2C2_PCWK, "gout_hsi2c2_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_HSI2C_2_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_HSI2C3_PCWK, "gout_hsi2c3_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_HSI2C_3_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C0_PCWK, "gout_i2c0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C1_PCWK, "gout_i2c1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_1_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C2_PCWK, "gout_i2c2_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_2_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C3_PCWK, "gout_i2c3_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_3_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C4_PCWK, "gout_i2c4_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_4_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C5_PCWK, "gout_i2c5_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_5_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C6_PCWK, "gout_i2c6_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_6_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_I2C7_PCWK, "gout_i2c7_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_I2C_7_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_PWM_MOTOW_PCWK, "gout_pwm_motow_pcwk",
	     "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_PWM_MOTOW_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_SPI0_PCWK, "gout_spi0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_SPI_0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_SPI0_EXT_CWK, "gout_spi0_ipcwk", "mout_pewi_spi0_usew",
	     CWK_CON_GAT_GOUT_PEWI_SPI_0_EXT_CWK, 21, 0, 0),
	GATE(CWK_GOUT_SPI1_PCWK, "gout_spi1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_SPI_1_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_SPI1_EXT_CWK, "gout_spi1_ipcwk", "mout_pewi_spi1_usew",
	     CWK_CON_GAT_GOUT_PEWI_SPI_1_EXT_CWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT0_EXT_UCWK, "gout_uawt0_ext_ucwk", "mout_pewi_uawt0_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_0_EXT_UCWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT0_PCWK, "gout_uawt0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT1_EXT_UCWK, "gout_uawt1_ext_ucwk", "mout_pewi_uawt1_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_1_EXT_UCWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT1_PCWK, "gout_uawt1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_1_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT2_EXT_UCWK, "gout_uawt2_ext_ucwk", "mout_pewi_uawt2_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_2_EXT_UCWK, 21, 0, 0),
	GATE(CWK_GOUT_UAWT2_PCWK, "gout_uawt2_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_UAWT_2_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI0_PCWK, "gout_usi0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI0_SCWK, "gout_usi0_scwk", "mout_pewi_usi0_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI0_SCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI1_PCWK, "gout_usi1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI1_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI1_SCWK, "gout_usi1_scwk", "mout_pewi_usi1_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI1_SCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI2_PCWK, "gout_usi2_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI2_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_USI2_SCWK, "gout_usi2_scwk", "mout_pewi_usi2_usew",
	     CWK_CON_GAT_GOUT_PEWI_USI2_SCWK, 21, 0, 0),
	GATE(CWK_GOUT_MCT_PCWK, "gout_mct_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_MCT_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_SYSWEG_PEWI_PCWK, "gout_sysweg_pewi_pcwk",
	     "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_SYSWEG_PEWI_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_WDT0_PCWK, "gout_wdt0_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW0_PCWK, 21, 0, 0),
	GATE(CWK_GOUT_WDT1_PCWK, "gout_wdt1_pcwk", "mout_pewi_bus_usew",
	     CWK_CON_GAT_GOUT_PEWI_WDT_CWUSTEW1_PCWK, 21, 0, 0),
};

static const stwuct samsung_cmu_info pewi_cmu_info __initconst = {
	.mux_cwks		= pewi_mux_cwks,
	.nw_mux_cwks		= AWWAY_SIZE(pewi_mux_cwks),
	.gate_cwks		= pewi_gate_cwks,
	.nw_gate_cwks		= AWWAY_SIZE(pewi_gate_cwks),
	.nw_cwk_ids		= CWKS_NW_PEWI,
	.cwk_wegs		= pewi_cwk_wegs,
	.nw_cwk_wegs		= AWWAY_SIZE(pewi_cwk_wegs),
	.cwk_name		= "dout_pewi_bus",
};

static void __init exynos7885_cmu_pewi_init(stwuct device_node *np)
{
	exynos_awm64_wegistew_cmu(NUWW, np, &pewi_cmu_info);
}

/* Wegistew CMU_PEWI eawwy, as it's needed fow MCT timew */
CWK_OF_DECWAWE(exynos7885_cmu_pewi, "samsung,exynos7885-cmu-pewi",
	       exynos7885_cmu_pewi_init);

/* ---- CMU_COWE ------------------------------------------------------------ */

/* Wegistew Offset definitions fow CMU_COWE (0x12000000) */
#define PWW_CON0_MUX_CWKCMU_COWE_BUS_USEW		0x0100
#define PWW_CON0_MUX_CWKCMU_COWE_CCI_USEW		0x0120
#define PWW_CON0_MUX_CWKCMU_COWE_G3D_USEW		0x0140
#define CWK_CON_MUX_MUX_CWK_COWE_GIC			0x1000
#define CWK_CON_DIV_DIV_CWK_COWE_BUSP			0x1800
#define CWK_CON_GAT_GOUT_COWE_CCI_550_ACWK		0x2054
#define CWK_CON_GAT_GOUT_COWE_GIC400_CWK		0x2058
#define CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_ACWK		0x215c
#define CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_GCWK		0x2160
#define CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_PCWK		0x2164
#define CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_ACWK_P_COWE	0x2168
#define CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_CCWK_P_COWE	0x216c
#define CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK		0x2170
#define CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK_P_COWE	0x2174

static const unsigned wong cowe_cwk_wegs[] __initconst = {
	PWW_CON0_MUX_CWKCMU_COWE_BUS_USEW,
	PWW_CON0_MUX_CWKCMU_COWE_CCI_USEW,
	PWW_CON0_MUX_CWKCMU_COWE_G3D_USEW,
	CWK_CON_MUX_MUX_CWK_COWE_GIC,
	CWK_CON_DIV_DIV_CWK_COWE_BUSP,
	CWK_CON_GAT_GOUT_COWE_CCI_550_ACWK,
	CWK_CON_GAT_GOUT_COWE_GIC400_CWK,
	CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_ACWK,
	CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_GCWK,
	CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_PCWK,
	CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_ACWK_P_COWE,
	CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_CCWK_P_COWE,
	CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK,
	CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK_P_COWE,
};

/* Wist of pawent cwocks fow Muxes in CMU_COWE */
PNAME(mout_cowe_bus_usew_p)		= { "osccwk", "dout_cowe_bus" };
PNAME(mout_cowe_cci_usew_p)		= { "osccwk", "dout_cowe_cci" };
PNAME(mout_cowe_g3d_usew_p)		= { "osccwk", "dout_cowe_g3d" };
PNAME(mout_cowe_gic_p)			= { "dout_cowe_busp", "osccwk" };

static const stwuct samsung_mux_cwock cowe_mux_cwks[] __initconst = {
	MUX(CWK_MOUT_COWE_BUS_USEW, "mout_cowe_bus_usew", mout_cowe_bus_usew_p,
	    PWW_CON0_MUX_CWKCMU_COWE_BUS_USEW, 4, 1),
	MUX(CWK_MOUT_COWE_CCI_USEW, "mout_cowe_cci_usew", mout_cowe_cci_usew_p,
	    PWW_CON0_MUX_CWKCMU_COWE_CCI_USEW, 4, 1),
	MUX(CWK_MOUT_COWE_G3D_USEW, "mout_cowe_g3d_usew", mout_cowe_g3d_usew_p,
	    PWW_CON0_MUX_CWKCMU_COWE_G3D_USEW, 4, 1),
	MUX(CWK_MOUT_COWE_GIC, "mout_cowe_gic", mout_cowe_gic_p,
	    CWK_CON_MUX_MUX_CWK_COWE_GIC, 0, 1),
};

static const stwuct samsung_div_cwock cowe_div_cwks[] __initconst = {
	DIV(CWK_DOUT_COWE_BUSP, "dout_cowe_busp", "mout_cowe_bus_usew",
	    CWK_CON_DIV_DIV_CWK_COWE_BUSP, 0, 2),
};

static const stwuct samsung_gate_cwock cowe_gate_cwks[] __initconst = {
	/* CCI (intewconnect) cwock must be awways wunning */
	GATE(CWK_GOUT_CCI_ACWK, "gout_cci_acwk", "mout_cowe_cci_usew",
	     CWK_CON_GAT_GOUT_COWE_CCI_550_ACWK, 21, CWK_IS_CWITICAW, 0),
	/* GIC (intewwupt contwowwew) cwock must be awways wunning */
	GATE(CWK_GOUT_GIC400_CWK, "gout_gic400_cwk", "mout_cowe_gic",
	     CWK_CON_GAT_GOUT_COWE_GIC400_CWK, 21, CWK_IS_CWITICAW, 0),
	/*
	 * TWEX D and P Cowe (seems to be wewated to "bus twaffic shapew")
	 * cwocks must awways be wunning
	 */
	GATE(CWK_GOUT_TWEX_D_COWE_ACWK, "gout_twex_d_cowe_acwk", "mout_cowe_bus_usew",
	     CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_ACWK, 21, CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_D_COWE_GCWK, "gout_twex_d_cowe_gcwk", "mout_cowe_g3d_usew",
	     CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_GCWK, 21, CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_D_COWE_PCWK, "gout_twex_d_cowe_pcwk", "dout_cowe_busp",
	     CWK_CON_GAT_GOUT_COWE_TWEX_D_COWE_PCWK, 21, CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_P_COWE_ACWK_P_COWE, "gout_twex_p_cowe_acwk_p_cowe",
	     "mout_cowe_bus_usew", CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_ACWK_P_COWE, 21,
	     CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_P_COWE_CCWK_P_COWE, "gout_twex_p_cowe_ccwk_p_cowe",
	     "mout_cowe_cci_usew", CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_CCWK_P_COWE, 21,
	     CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_P_COWE_PCWK, "gout_twex_p_cowe_pcwk", "dout_cowe_busp",
	     CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK, 21, CWK_IS_CWITICAW, 0),
	GATE(CWK_GOUT_TWEX_P_COWE_PCWK_P_COWE, "gout_twex_p_cowe_pcwk_p_cowe",
	     "dout_cowe_busp", CWK_CON_GAT_GOUT_COWE_TWEX_P_COWE_PCWK_P_COWE, 21,
	     CWK_IS_CWITICAW, 0),
};

static const stwuct samsung_cmu_info cowe_cmu_info __initconst = {
	.mux_cwks		= cowe_mux_cwks,
	.nw_mux_cwks		= AWWAY_SIZE(cowe_mux_cwks),
	.div_cwks		= cowe_div_cwks,
	.nw_div_cwks		= AWWAY_SIZE(cowe_div_cwks),
	.gate_cwks		= cowe_gate_cwks,
	.nw_gate_cwks		= AWWAY_SIZE(cowe_gate_cwks),
	.nw_cwk_ids		= CWKS_NW_COWE,
	.cwk_wegs		= cowe_cwk_wegs,
	.nw_cwk_wegs		= AWWAY_SIZE(cowe_cwk_wegs),
	.cwk_name		= "dout_cowe_bus",
};

/* ---- CMU_FSYS ------------------------------------------------------------ */

/* Wegistew Offset definitions fow CMU_FSYS (0x13400000) */
#define PWW_CON0_MUX_CWKCMU_FSYS_BUS_USEW	0x0100
#define PWW_CON0_MUX_CWKCMU_FSYS_MMC_CAWD_USEW	0x0120
#define PWW_CON0_MUX_CWKCMU_FSYS_MMC_EMBD_USEW	0x0140
#define PWW_CON0_MUX_CWKCMU_FSYS_MMC_SDIO_USEW	0x0160
#define PWW_CON0_MUX_CWKCMU_FSYS_USB30DWD_USEW	0x0180
#define CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_I_ACWK	0x2030
#define CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_SDCWKIN	0x2034
#define CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACWK	0x2038
#define CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCWKIN	0x203c
#define CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACWK	0x2040
#define CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCWKIN	0x2044

static const unsigned wong fsys_cwk_wegs[] __initconst = {
	PWW_CON0_MUX_CWKCMU_FSYS_BUS_USEW,
	PWW_CON0_MUX_CWKCMU_FSYS_MMC_CAWD_USEW,
	PWW_CON0_MUX_CWKCMU_FSYS_MMC_EMBD_USEW,
	PWW_CON0_MUX_CWKCMU_FSYS_MMC_SDIO_USEW,
	PWW_CON0_MUX_CWKCMU_FSYS_USB30DWD_USEW,
	CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_I_ACWK,
	CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_SDCWKIN,
	CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACWK,
	CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCWKIN,
	CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACWK,
	CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCWKIN,
};

/* Wist of pawent cwocks fow Muxes in CMU_FSYS */
PNAME(mout_fsys_bus_usew_p)		= { "osccwk", "dout_fsys_bus" };
PNAME(mout_fsys_mmc_cawd_usew_p)	= { "osccwk", "dout_fsys_mmc_cawd" };
PNAME(mout_fsys_mmc_embd_usew_p)	= { "osccwk", "dout_fsys_mmc_embd" };
PNAME(mout_fsys_mmc_sdio_usew_p)	= { "osccwk", "dout_fsys_mmc_sdio" };
PNAME(mout_fsys_usb30dwd_usew_p)	= { "osccwk", "dout_fsys_usb30dwd" };

static const stwuct samsung_mux_cwock fsys_mux_cwks[] __initconst = {
	MUX(CWK_MOUT_FSYS_BUS_USEW, "mout_fsys_bus_usew", mout_fsys_bus_usew_p,
	    PWW_CON0_MUX_CWKCMU_FSYS_BUS_USEW, 4, 1),
	MUX_F(CWK_MOUT_FSYS_MMC_CAWD_USEW, "mout_fsys_mmc_cawd_usew",
	      mout_fsys_mmc_cawd_usew_p, PWW_CON0_MUX_CWKCMU_FSYS_MMC_CAWD_USEW,
	      4, 1, CWK_SET_WATE_PAWENT, 0),
	MUX_F(CWK_MOUT_FSYS_MMC_EMBD_USEW, "mout_fsys_mmc_embd_usew",
	      mout_fsys_mmc_embd_usew_p, PWW_CON0_MUX_CWKCMU_FSYS_MMC_EMBD_USEW,
	      4, 1, CWK_SET_WATE_PAWENT, 0),
	MUX_F(CWK_MOUT_FSYS_MMC_SDIO_USEW, "mout_fsys_mmc_sdio_usew",
	      mout_fsys_mmc_sdio_usew_p, PWW_CON0_MUX_CWKCMU_FSYS_MMC_SDIO_USEW,
	      4, 1, CWK_SET_WATE_PAWENT, 0),
	MUX_F(CWK_MOUT_FSYS_USB30DWD_USEW, "mout_fsys_usb30dwd_usew",
	      mout_fsys_usb30dwd_usew_p, PWW_CON0_MUX_CWKCMU_FSYS_USB30DWD_USEW,
	      4, 1, CWK_SET_WATE_PAWENT, 0),
};

static const stwuct samsung_gate_cwock fsys_gate_cwks[] __initconst = {
	GATE(CWK_GOUT_MMC_CAWD_ACWK, "gout_mmc_cawd_acwk", "mout_fsys_bus_usew",
	     CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_I_ACWK, 21, 0, 0),
	GATE(CWK_GOUT_MMC_CAWD_SDCWKIN, "gout_mmc_cawd_sdcwkin",
	     "mout_fsys_mmc_cawd_usew", CWK_CON_GAT_GOUT_FSYS_MMC_CAWD_SDCWKIN,
	     21, CWK_SET_WATE_PAWENT, 0),
	GATE(CWK_GOUT_MMC_EMBD_ACWK, "gout_mmc_embd_acwk", "mout_fsys_bus_usew",
	     CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACWK, 21, 0, 0),
	GATE(CWK_GOUT_MMC_EMBD_SDCWKIN, "gout_mmc_embd_sdcwkin",
	     "mout_fsys_mmc_embd_usew", CWK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCWKIN,
	     21, CWK_SET_WATE_PAWENT, 0),
	GATE(CWK_GOUT_MMC_SDIO_ACWK, "gout_mmc_sdio_acwk", "mout_fsys_bus_usew",
	     CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACWK, 21, 0, 0),
	GATE(CWK_GOUT_MMC_SDIO_SDCWKIN, "gout_mmc_sdio_sdcwkin",
	     "mout_fsys_mmc_sdio_usew", CWK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCWKIN,
	     21, CWK_SET_WATE_PAWENT, 0),
};

static const stwuct samsung_cmu_info fsys_cmu_info __initconst = {
	.mux_cwks		= fsys_mux_cwks,
	.nw_mux_cwks		= AWWAY_SIZE(fsys_mux_cwks),
	.gate_cwks		= fsys_gate_cwks,
	.nw_gate_cwks		= AWWAY_SIZE(fsys_gate_cwks),
	.nw_cwk_ids		= CWKS_NW_FSYS,
	.cwk_wegs		= fsys_cwk_wegs,
	.nw_cwk_wegs		= AWWAY_SIZE(fsys_cwk_wegs),
	.cwk_name		= "dout_fsys_bus",
};

/* ---- pwatfowm_dwivew ----------------------------------------------------- */

static int __init exynos7885_cmu_pwobe(stwuct pwatfowm_device *pdev)
{
	const stwuct samsung_cmu_info *info;
	stwuct device *dev = &pdev->dev;

	info = of_device_get_match_data(dev);
	exynos_awm64_wegistew_cmu(dev, dev->of_node, info);

	wetuwn 0;
}

static const stwuct of_device_id exynos7885_cmu_of_match[] = {
	{
		.compatibwe = "samsung,exynos7885-cmu-cowe",
		.data = &cowe_cmu_info,
	}, {
		.compatibwe = "samsung,exynos7885-cmu-fsys",
		.data = &fsys_cmu_info,
	}, {
	},
};

static stwuct pwatfowm_dwivew exynos7885_cmu_dwivew __wefdata = {
	.dwivew	= {
		.name = "exynos7885-cmu",
		.of_match_tabwe = exynos7885_cmu_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = exynos7885_cmu_pwobe,
};

static int __init exynos7885_cmu_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&exynos7885_cmu_dwivew);
}
cowe_initcaww(exynos7885_cmu_init);
