Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 04 13:16:09 2019
| Host         : DESKTOP-NPI80JI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx
| Design       : top_greedy_snake
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/C (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.605        0.000                      0                  753        0.070        0.000                      0                  753        4.500        0.000                       0                   465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.605        0.000                      0                  753        0.070        0.000                      0                  753        4.500        0.000                       0                   465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.076ns (15.223%)  route 5.992ns (84.777%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.037    12.380    U3/cube_y
    SLICE_X8Y104         FDCE                                         r  U3/cube_x_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X8Y104         FDCE                                         r  U3/cube_x_reg[14][5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y104         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U3/cube_x_reg[14][5]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[8][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.076ns (15.223%)  route 5.992ns (84.777%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.037    12.380    U3/cube_y
    SLICE_X8Y104         FDCE                                         r  U3/cube_y_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X8Y104         FDCE                                         r  U3/cube_y_reg[8][4]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y104         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U3/cube_y_reg[8][4]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 1.076ns (15.316%)  route 5.949ns (84.684%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.994    12.337    U3/cube_y
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.511    14.933    U3/CLK
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[15][0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDCE (Setup_fdce_C_CE)      -0.205    14.952    U3/cube_x_reg[15][0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[8][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 1.076ns (15.316%)  route 5.949ns (84.684%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.994    12.337    U3/cube_y
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.511    14.933    U3/CLK
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[8][3]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDCE (Setup_fdce_C_CE)      -0.205    14.952    U3/cube_x_reg[8][3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[9][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 1.076ns (15.316%)  route 5.949ns (84.684%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.994    12.337    U3/cube_y
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.511    14.933    U3/CLK
    SLICE_X11Y103        FDCE                                         r  U3/cube_x_reg[9][2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDCE (Setup_fdce_C_CE)      -0.205    14.952    U3/cube_x_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[8][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.076ns (15.362%)  route 5.928ns (84.638%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.973    12.315    U3/cube_y
    SLICE_X9Y104         FDCE                                         r  U3/cube_x_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X9Y104         FDCE                                         r  U3/cube_x_reg[8][2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y104         FDCE (Setup_fdce_C_CE)      -0.205    14.949    U3/cube_x_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[14][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.076ns (15.362%)  route 5.928ns (84.638%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.973    12.315    U3/cube_y
    SLICE_X9Y104         FDCE                                         r  U3/cube_y_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X9Y104         FDCE                                         r  U3/cube_y_reg[14][2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y104         FDCE (Setup_fdce_C_CE)      -0.205    14.949    U3/cube_y_reg[14][2]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[9][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 1.076ns (15.384%)  route 5.918ns (84.616%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.963    12.306    U3/cube_y
    SLICE_X11Y104        FDCE                                         r  U3/cube_x_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.511    14.933    U3/CLK
    SLICE_X11Y104        FDCE                                         r  U3/cube_x_reg[9][5]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y104        FDCE (Setup_fdce_C_CE)      -0.205    14.952    U3/cube_x_reg[9][5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[9][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.076ns (15.416%)  route 5.904ns (84.584%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.949    12.291    U3/cube_y
    SLICE_X9Y103         FDCE                                         r  U3/cube_x_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X9Y103         FDCE                                         r  U3/cube_x_reg[9][1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y103         FDCE (Setup_fdce_C_CE)      -0.205    14.949    U3/cube_x_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.076ns (15.416%)  route 5.904ns (84.584%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.709     5.311    U3/CLK
    SLICE_X4Y100         FDPE                                         r  U3/cube_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  U3/cube_y_reg[0][0]/Q
                         net (fo=25, routed)          1.724     7.491    U3/cube_y_reg[0][2]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  U3/cube_x[0][5]_i_63/O
                         net (fo=1, routed)           0.800     8.416    U3/cube_x[0][5]_i_63_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.540 f  U3/cube_x[0][5]_i_34/O
                         net (fo=1, routed)           1.224     9.764    U3/cube_x[0][5]_i_34_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.888 f  U3/cube_x[0][5]_i_11/O
                         net (fo=1, routed)           0.450    10.338    U3/cube_x[0][5]_i_11_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.462 f  U3/cube_x[0][5]_i_3/O
                         net (fo=5, routed)           0.756    11.218    U3/hit_wall1__19
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    11.342 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         0.949    12.291    U3/cube_y
    SLICE_X9Y103         FDCE                                         r  U3/cube_y_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.508    14.930    U3/CLK
    SLICE_X9Y103         FDCE                                         r  U3/cube_y_reg[15][5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y103         FDCE (Setup_fdce_C_CE)      -0.205    14.949    U3/cube_y_reg[15][5]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U2/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.450%)  route 0.182ns (42.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.605     1.524    U2/CLK
    SLICE_X2Y98          FDRE                                         r  U2/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.148     1.672 r  U2/random_num_reg[9]/Q
                         net (fo=8, routed)           0.182     1.855    U2/p_0_in_0[4]
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.098     1.953 r  U2/apple_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    U2/apple_x[1]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  U2/apple_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.872     2.037    U2/CLK
    SLICE_X3Y100         FDCE                                         r  U2/apple_x_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.091     1.882    U2/apple_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U2/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.400%)  route 0.215ns (46.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.605     1.524    U2/CLK
    SLICE_X2Y98          FDRE                                         r  U2/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.148     1.672 r  U2/random_num_reg[9]/Q
                         net (fo=8, routed)           0.215     1.887    U2/p_0_in_0[4]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.098     1.985 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.985    U2/apple_x[0]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.872     2.037    U2/CLK
    SLICE_X2Y100         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.121     1.912    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.324%)  route 0.297ns (58.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.605     1.524    U2/CLK
    SLICE_X2Y97          FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.297     1.985    U2/p_0_in_0[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.030 r  U2/apple_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.030    U2/apple_x[2]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  U2/apple_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.872     2.037    U2/CLK
    SLICE_X2Y100         FDCE                                         r  U2/apple_x_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.120     1.911    U2/apple_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U5/up_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/up_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.604     1.523    U5/CLK
    SLICE_X1Y95          FDCE                                         r  U5/up_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  U5/up_key_last_reg/Q
                         net (fo=1, routed)           0.097     1.762    U5/up_key_last
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  U5/up_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.807    U5/up_key_press_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  U5/up_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.877     2.042    U5/CLK
    SLICE_X2Y95          FDCE                                         r  U5/up_key_press_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.121     1.660    U5/up_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U5/down_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/down_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.604     1.523    U5/CLK
    SLICE_X1Y95          FDCE                                         r  U5/down_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  U5/down_key_last_reg/Q
                         net (fo=1, routed)           0.100     1.765    U5/down_key_last
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  U5/down_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.810    U5/down_key_press_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  U5/down_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.877     2.042    U5/CLK
    SLICE_X2Y95          FDCE                                         r  U5/down_key_press_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.121     1.660    U5/down_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U3/cube_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_num_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.599     1.518    U3/CLK
    SLICE_X3Y102         FDPE                                         r  U3/cube_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  U3/cube_num_reg[0]/Q
                         net (fo=19, routed)          0.103     1.763    U3/is_exist_reg[15]_0[0]
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  U3/cube_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U3/cube_num[1]_i_1_n_0
    SLICE_X2Y102         FDPE                                         r  U3/cube_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.872     2.037    U3/CLK
    SLICE_X2Y102         FDPE                                         r  U3/cube_num_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDPE (Hold_fdpe_C_D)         0.121     1.652    U3/cube_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U2/random_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/random_num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.605     1.524    U2/CLK
    SLICE_X3Y97          FDRE                                         r  U2/random_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U2/random_num_reg[1]/Q
                         net (fo=10, routed)          0.133     1.798    U2/random_num_reg_n_0_[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.048     1.846 r  U2/random_num[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U2/p_0_in[4]
    SLICE_X2Y97          FDRE                                         r  U2/random_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.878     2.043    U2/CLK
    SLICE_X2Y97          FDRE                                         r  U2/random_num_reg[4]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.131     1.668    U2/random_num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U5/right_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/right_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.604     1.523    U5/CLK
    SLICE_X1Y95          FDCE                                         r  U5/right_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  U5/right_key_last_reg/Q
                         net (fo=1, routed)           0.135     1.800    U5/right_key_last
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  U5/right_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.845    U5/right_key_press_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  U5/right_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.877     2.042    U5/CLK
    SLICE_X2Y95          FDCE                                         r  U5/right_key_press_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.121     1.660    U5/right_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U2/random_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/random_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.605     1.524    U2/CLK
    SLICE_X3Y97          FDRE                                         r  U2/random_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U2/random_num_reg[1]/Q
                         net (fo=10, routed)          0.133     1.798    U2/random_num_reg_n_0_[1]
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  U2/random_num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U2/p_0_in[3]
    SLICE_X2Y97          FDRE                                         r  U2/random_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.878     2.043    U2/CLK
    SLICE_X2Y97          FDRE                                         r  U2/random_num_reg[3]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120     1.657    U2/random_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/cube_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.599     1.518    U3/CLK
    SLICE_X2Y102         FDCE                                         r  U3/cube_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  U3/cube_num_reg[4]/Q
                         net (fo=4, routed)           0.083     1.766    U3/cube_num_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  U3/cube_num[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U3/cube_num[5]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  U3/cube_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.872     2.037    U3/CLK
    SLICE_X3Y102         FDCE                                         r  U3/cube_num_reg[5]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.092     1.623    U3/cube_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U1/clk_cnt_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     U1/clk_cnt_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     U1/clk_cnt_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U1/clk_cnt_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/clk_cnt_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U1/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U1/clk_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/clk_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     U1/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    U2/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    U2/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95    U2/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    U2/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U2/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U2/clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U2/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U2/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U2/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    U2/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    U6/point_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U6/addcube_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    U2/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    U2/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    U2/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    U2/clk_cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    U3/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    U3/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    U3/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    U3/cnt_reg[20]/C



