================================================================================ 
Commit: 40ae4e8d34b1b72dec891e5b0b43aab407302a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:50 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] SpineGating settings

McMiscSpineGating.EnableSpineGate must remain disabled in ddrioint but should be enabled for LP4 and LP5 post training before
register save restore.

Testing
SV tested the minibios on Lp4 which passed
DDR4 failed at RdMPR and we discovered that SpineGating should be enabled only for LP tech. Got confirmation from the phy team.
Tested on MRC DDR4 platform with SAGV enabled and both Controllers enabled. Passes all the way through memtest

Hsd-es-id: <2205463212>
Original commit date: Wed Jul 31 17:31:57 2019 -0700
Change-Id: Ic6f9a53112262d8cd0d559a735f5876115502d83
Original commit hash: 19a6ba1ecd0142d42a8fb6eab43c41dd9e2d67e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9ef15bddf6bd28024fd7a56adb6adb4c0ba7edb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:48 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x24

Update TGL Ax with Patch 0x24

Hsd-es-id: 2208130731

Original commit date: Mon Aug 5 10:40:58 2019 -0700
Change-Id: I0791d22d6de3f7d7ee31cccdedb819218d075786
Original commit hash: 5c635f319ac5f3f3b02ff2d8db411135516c641a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2abd88fa9d7e6ddc6c1aae5e3108b5175a0fc758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:46 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 5 17:37:01 2019 +0000
Original commit date: Mon Aug 5 17:37:01 2019 +0000
Original commit hash: 82cb124e01d29e7e3736e347a22aad9b09828927

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa5d81a01a5a4c65dee9dc011ef18953671a62ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:45 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Resolve MiniBIOS Memory Test Failure

Resolved MiniBIOS memory test failure introduced by
commit fc8c481978d3a5a0e810c785546846bd7467f3c8

Hsd-es-id: 1607346379
Original commit date: Fri Aug 2 18:29:37 2019 -0700
Change-Id: I549a0d3bec3d85aabe3e45b2ae79d2064228e562
Original commit hash: 6b0a7a388d85961473be8ef91472bb1a242a1729

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 38c705c5ae24bfcf514e3b81a1efd41d555a3e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:43 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Serial Io IP Block refactoring - Part 2 PeiSerialIoInitLib

- Move PeiSerialIoInitLib to Serial IO Ip Block

Hsd-es-id: 1409755078
Original commit date: Thu Aug 1 12:47:37 2019 -0700
Change-Id: I6e89329d0962383a622eae17db201d46b2648326
Original commit hash: 10022473c45dcd793d922efe84f4a3c882c64f74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 17611bb4638024f4d92becf3f4160dfe20575d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:36 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Revert "ClientOneSiliconPkg: TGP A0 PCH: PS8 iccmax register value gets override to other value during boot flow. Value is not retained with the value programmed in iFWI"

This reverts commit 5893236cddb8f2e25cfac6217b66c584d36301d3.

Hsd-es-id: 1409631538
Original commit date: Wed Jul 31 07:50:12 2019 -0700
Change-Id: Ia41f245c108e7b09c86ec6c781867798daae26f4
Original commit hash: 9c981686f27f0d5089b882c4cace8ecb31542818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 38adc45463bd48333bedb97e057e384c252964da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SmmCpuFeatureLib: Enable 5 level paging when CPU supports

UefiCpuPkg/PiSmmCpu driver by default enables 5 level paging when CPU
supports.
It doesn't cause problem to TGL platform because TGL CPU doesn't
support 5-level paging. But ADL CPU supports 5-level paging, if
SmmCpuFeatureLib doesn't set the CR4 BIT12 properly before using
the 5-level page table created by PiSmmCpu driver, system hangs.

The patch updates SmmCpuFeatureLib to set CR4 BIT12 when CPU
supports 5-level paging.

Hsd-es-id: 1607553182

Original commit date: Wed Jul 31 17:41:32 2019 +0800
Change-Id: Iec8a2fa7bed4b04cde1fb5619afce727e3c4021c
Original commit hash: fc9531c59909542c76560115bf38fd864758e151

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm

================================================================================ 
Commit: 952de12f9e304100966f311455dbb3ce0351127e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Aug 4 22:16:56 2019 -0700
Original commit date: Sun Aug 4 22:16:56 2019 -0700
Original commit hash: abef7227dae9285f0c6acc86d0ede36f1ec3e1e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 28c424bc115bbd80cd14758983976b18a31009f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Aug 4 21:54:07 2019 -0700
Original commit date: Sun Aug 4 21:54:07 2019 -0700
Original commit hash: a39799533db5b4e49bf365b26e0ef35c7d82569a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0528b6a0ae606ca57d7f589f4d8e5700d2c76d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove BP Core Version references under BIOS information in BIOS page and from FVI entries

Hsd-es-id: 2208018908
Original commit date: Fri Jul 26 13:01:04 2019 +0800
Change-Id: Ia4ccb80b2243b2514f37302142c25b7ed0d55b43
Original commit hash: e7f5f24a47edddb6865b59b4b95e14f173a73cb4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a20a819445bd878656a4d16c46c3b91e7f4e9ee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][A0/A2][CNVi] Capsule BIOS files not available in IFWI

Correct the path in capsule build scripts

Hsd-es-id: 2207631888
Original commit date: Fri Aug 2 15:10:07 2019 +0800
Change-Id: Idea2ef6decba66af49d0a20d8d62237ac8cb32b7
Original commit hash: 1cb1d666607d028aade2f7f2bbcee798fb16758e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat

================================================================================ 
Commit: a043ad949dab0276aad34e4c6602c1550b4ca0fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:19 2019 -0700 
-------------------------------------------------------------------------------- 
Mitigation to unblock internal validation when use 3rd party IOMMU un-compliant devices

Add exception list and one option for IOMMU.

Hsd-es-id: 2207475031
Original commit date: Fri Jul 26 16:09:20 2019 +0800
Change-Id: I4cd132ff369afba8155bf0a100fc46c8812f69ae
Original commit hash: b89bf3fdc0f0f21df495c8a92dcbb46e6d86a995

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf

================================================================================ 
Commit: 862649e3f0c4d17bdd1ba63cbd9387a754f79fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:12 2019 -0700 
-------------------------------------------------------------------------------- 
iTBT BIOS: iTBT KPI improvment Part2

1. Send CONNECT_TOPOLOGY in _ON method with data parameter equal to 1
2. Wait command complete in _PS0 methods of TBT DMA and PCIe RP.
3. Check the Presence Detect State before send CONNECT_TOPOLOGY.
4. Correct the interval in wait from 100ms to 1ms since the unit should be millisecond

Hsd-es-id: 1507271603
Original commit date: Wed Jul 3 06:05:02 2019 +0530
Change-Id: I5bf051691037bd03118dff076ad8baaccf4e3586
Original commit hash: ee9017cfccb8167b9719712c385d3ac27fb7562a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
TigerLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
TigerLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 80ead733e21793b37fa3d5efc3a0460b168c0aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0][TXT Enabling]SINIT flow with Internal Graphics enabled fails due to multiple reserved ranges in DMAR table programmed in BIOS

DISM reserved region should be skipped if it is not a 2LM boot.
Added API to detect 2LM boot and put a check for DISM reserved range.

Hsd-es-id: 1409623066
Original commit date: Fri Aug 2 15:30:23 2019 +0530
Change-Id: Ia383f290cab490825faa95ee2ba44f3393007d44
Original commit hash: ac4ef47593eb528a46995bef8ae23272818ac7b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 7219598523a8c01dfef2826d51d3c276708ecbb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:06 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 3 09:09:49 2019 -0700
Original commit date: Sat Aug 3 09:09:49 2019 -0700
Original commit hash: 76902ea0f239bb6a45f85b8129da9f48d0cbc6f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8272a26b432949e9b0062c2aad8e8ab07250725d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Aug 3 01:30:05 2019 -0700
Original commit date: Sat Aug 3 01:30:05 2019 -0700
Original commit hash: 6fe9324fc05120dee2ed3a5a4693aea55b3fd80d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b3159286e0b34e2e5b26447cfc6cc498f6ceaa63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:08:02 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/FspmWrapperPeim: Add TpmInitDone dependency

TCG mdules should run and TPM initialization has to be done earlier
 than FspmWrapperPeim where TXT init is part of it.
TXT/TPM are the features which can be on/off so we handle dependency this way.
If TXT/TPM is disabled, the dependency is not applied.

Hsd-es-id: 2208027051
Original commit date: Thu Jul 18 23:09:10 2019 -0700
Change-Id: I37a3853ed88c36cb2d439e6390adef1a0d7f726b
Original commit hash: 21e4f12b21fdf2a8bcd203de84c8e2ff476c3d85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.c
TigerLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.inf

================================================================================ 
Commit: b5c5c89b09918d5501d515a532c35c5ba7b3abc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:58 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Aug 3 03:33:12 2019 +0000
Original commit date: Sat Aug 3 03:33:12 2019 +0000
Original commit hash: a43b357039f1dd83ee98449a38ec36cfcbcb33d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ab0bdc3ca73950766de3d46f13e83e1867dbc9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:56 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Resolve MRC GCC build failure

Resolved MRC GCC build failure introduced in commit
51f3477fd5a3b719dfa64d6df67fba28f1a53af9

Turned off Power Training in safe mode

Hsd-es-id: 2208129902
Original commit date: Fri Aug 2 10:03:27 2019 -0700
Change-Id: I7a59fef195725722e079392f474f425dd88052dd
Original commit hash: 28768101ad910dfb3f96bf9be1167f91e312de06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 15dbac084cb1979eaf11410b1dbb85b944b0f98d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:54 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Aug 3 02:39:44 2019 +0000
Original commit date: Sat Aug 3 02:39:44 2019 +0000
Original commit hash: 88542704fd1a3f1c9e2d0f7329281ce80cc921f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a4e4908b568a87d14d76176f8094f828de09ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:53 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Resolve code size issue observerved after Power Training check-in

Disabled compilation of the following functions:
- TrainDDROptParamCliff
- MrcTurnAroundTiming
- ReadMprTraining

Hsd-es-id: 1409132130
Original commit date: Fri Aug 2 15:33:11 2019 -0700
Change-Id: Ibc82e25f29a5292810cfc1705a277fdedd2a37cf
Original commit hash: 13f1c6bc311d7190112e0e2be1404ad8fafde429

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ad4c5b8e2e4d8a3df14b4e3df6a5c129506ae163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:51 2019 -0700 
-------------------------------------------------------------------------------- 
Improve  'ACPI D3 cold settings' help text

Help text has been updated upon review for PM team to describe underlying functionality behavior

Hsd-es-id: https
Original commit date: Thu Aug 1 20:57:31 2019 -0700
Change-Id: I06f8d9c7cc59bd3bd17388d2305905f86e66e80f
Original commit hash: 08ea0d463e8b8d00294bc157603cfa85e9eef3de

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 579a3f9bae6935d52fabb35d7ceae9783a2346c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:50 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Adding support for TGL Y LP5 RVP

Hsd-es-id: 1504720107
Original commit date: Thu Aug 1 14:03:32 2019 -0700
Change-Id: I9c5773072dc550ab4923cc6bc651c04242c4d9ef
Original commit hash: 560ca5fda658744a86af3de1ef0b4f5f60ee40b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakePlatSamplePkg/Include/PlatformBoardId.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 87b9fde3b706df397e5c07a25edcca2b246c8d0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Aug 2 09:34:59 2019 -0700
Original commit date: Fri Aug 2 09:34:59 2019 -0700
Original commit hash: e9b15c33b38c46c2a0af3ddf5f194ec7cf26778b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 830bcce223216358f7a748935d5d78abf700326e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:30 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH][SA]PCIe convergence - create common IP block for Client CPU and PCH PCIe - take 1
Create PreMem file and move all premem functions there as a first step.
This is required since CpuPcie does the following configuration in premem and having a seperate file will be a cleaner solution.
ClockReqMsg, LinkDownGpio Config, Dekel Programming and brings the link up in Gen1 in Premem.

Hsd-es-id: 1607459865

Original commit date: Thu Jul 25 15:07:27 2019 +0530
Change-Id: I66cedb914d3c57b2d07ed38d6b3939badab96708
Original commit hash: dfd135ead2e4d0156176727baf31b9bc5b6f25fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 3abc0ac5512d1d1a0fae68350b63db74bc2df891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Aug 2 01:26:12 2019 -0700
Original commit date: Fri Aug 2 01:26:12 2019 -0700
Original commit hash: e20a2da078b1df724fa84fe8c47d6eeb9133f744

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f3fbcd15feb9a2b43bced81bb22a0d8ee130fc4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:26 2019 -0700 
-------------------------------------------------------------------------------- 
Move GnaRegs.h from Include to IncludePrivate

Hsd-es-id: 1607551867
Original commit date: Wed Jul 31 11:42:13 2019 +0530
Change-Id: I4d289f709e3c9c7986e931f6fc148b457fbb94ec
Original commit hash: 8dbae491f3d29da4d19d7de436e8bfd6c356edc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/GnaRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/GnaRegs.h

================================================================================ 
Commit: b1dc3550f815568c769a0d2b40699453048822a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:23 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Remove the duplicate TraceHub libraries from FspPkg

  Redirect TraceHub debug lib from FSP pkg to ClientOneSiliconPkg

Hsd-es-id: 1507331251
Original commit date: Sat Jul 27 21:09:48 2019 +0800
Change-Id: I3b594a647f57fb7a03609698bcabb48be9b7dc2c
Original commit hash: ba72fd9182d4bc4a15246b456549aafa234d76a8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Include/Library/TraceHubDebugLib.h
TigerLakeFspPkg/Include/Library/TraceHubHookLib.h
TigerLakeFspPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
TigerLakeFspPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
TigerLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
TigerLakeFspPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
TigerLakeFspPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc

================================================================================ 
Commit: 21438533538d5bfbe5e513806d150317d108b88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:21 2019 -0700 
-------------------------------------------------------------------------------- 
Replace tab characters with two spaces and trim trailing white space

Fri Aug 2 00:26:22 2019 -0700
Original commit date: Fri Aug 2 00:26:22 2019 -0700
Original commit hash: 2f51c936b37165f629476d00cb0c88b01f81e784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c

================================================================================ 
Commit: 4883f10b909c4f4f2cb83685d04a395f097c9419 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:18 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg : [TGL] Report FSP_ERROR_INFO_HOB when fatal error in FSP.

In FSP API mode, when FSP encountered fatal error
it will report error detail in FSP_ERROR_INFO_HOB
for bootloader to handle.
This is defined by FSP spec 2.1.

Hsd-es-id: 1507339858
Original commit date: Thu Aug 1 12:46:44 2019 +0800
Change-Id: I8d513d5fdec173f07769948bdb288e6e5f51685b
Original commit hash: 652cbf06cac8a90b5914882ba2050e6a3adec8f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Guid/FspErrorInfo.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/PeiDxeFspErrorInfoLib.inf
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/UniversalCommonLib.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/FspWrapper/CheckFspErrorInfoHob/CheckFspErrorInfoHobDxe.c
TigerLakePlatSamplePkg/FspWrapper/CheckFspErrorInfoHob/CheckFspErrorInfoHobDxe.inf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf

================================================================================ 
Commit: a3ca4e02106f28ca1e07e10816ecb0dc862be3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:16 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg : IAFW should store the Crash Log records into separate General Error Data Entry

Create separate structure for Mainlog, Telemetry and Trace Cpu Crashlog

Hsd-es-id: 2207392472
Original commit date: Tue Jul 30 19:25:52 2019 +0800
Change-Id: I862ac51e1c46ab671e74a661610e75bf8166541d
Original commit hash: 6075f66055186e810102995bb8c97eba05880348

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
TigerLakePlatSamplePkg/Include/Guid/CrashLog.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: f146c49d44515fc0c6ea7b7638349f3743fbe007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]TGL PM: EC doesnt get notification from BIOS on Low Power Mode

Removed useless code to send EC command.

Hsd-es-id: 1409514687
Original commit date: Mon Jul 29 11:44:52 2019 +0800
Change-Id: Ief873aa12513f3ac298e83db0450d301038e5cb4
Original commit hash: a8feab06943a9782fb3bc0f50aaf3186f2691ebf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 7e3877aba4526c72fcf7ded40bc94b73a7d32c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:11 2019 -0700 
-------------------------------------------------------------------------------- 
Move IGD Register header file from Fru\Include to Fru\IncludePrivate

Hsd-es-id: 1607527881
Original commit date: Sun Jul 28 14:22:56 2019 +0530
Change-Id: I0fc4ade2e04ec1cd4e90b1be1af68d1202dfe346
Original commit hash: 6cbf9aac4b19b219e2fa389b02cf3b561107257a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmmCpuPcieLib/DxeSmmCpuPcieLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 555e5c579587a1926f8ba59d8366fd98cb4c1944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove ICL specific settings from TGL code base for System Agent
	- Take 2 : Remove the ICL and Z0 GOP

Hsd-es-id: 2206761554
Original commit date: Tue Jul 30 23:55:24 2019 +0530
Change-Id: I288a458d88c5c2d0c516eb30310edbf5287d6702
Original commit hash: 8e9965264da1957f7b7359dc71af2c90a576a6f4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 121a4080904e339c5f62e1fdc06c8b2dc67b03f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U TGL-Y] [REGRESSION]Reset during wake from S3 observed

    1.Fixed getting BootMode error during S3 resume.
    2.Modify PreMemUpdateCapsuleBootMode function.
    3.Increased the ACPI reserved memory size to address memory resource issue during S3 cycle.

Hsd-es-id: 2208092411,1607515909
Original commit date: Thu Aug 1 15:38:19 2019 +0800
Change-Id: I8e6c3b6d58f08063f7d709705a320e0c6714f2a0
Original commit hash: b22c30cdfe1d84f2083d09d144eedc3ed1091621

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Library/PeiBootModeLib.h
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c

================================================================================ 
Commit: c246015dabfde6f86c5ae80a8ae167867ca2c8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:04 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 2 01:35:41 2019 +0000
Original commit date: Fri Aug 2 01:35:41 2019 +0000
Original commit hash: a1e256f25f6f7df832be8cc3482c6aa2e9cab9ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6576e68e87b65c734c035862674d583dfeb1eadb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:07:02 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - Power Training Cleanup

Removed TGL_POWER_TRAINING tags that have been resolved
Cleaned up the algorithms based on HAS reviews
Added 2MC support
Added Comp Optimization
Verified on DDR4 1/2R
Verified on LP4x 1/2R
Verified on LP5  1R

Change: Clean up Power Training Algorithms. Add Comp Optimization.

Hsd-es-id: 1409132130
Original commit date: Fri Jun 7 11:32:19 2019 -0700
Change-Id: I3e4e275be547b7b9b81978800a58981c88440db9
Original commit hash: 51f3477fd5a3b719dfa64d6df67fba28f1a53af9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 130c02d1a358e97dad177c634c9c7edacff90162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:54 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS Workaround required to avoid PCIe PTM bug preventing S0ix

Hsd-es-id: 1409192347

Original commit date: Tue Jul 23 12:48:03 2019 -0700
Change-Id: Iac3b2106faf9135b7f5293d8b3c6a22db7fe82b2
Original commit hash: 192ebf93c8d6d4bc6f49d68e92ff02596d99e9eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 57f23c3bb5f890c2a67b285b98b808f61908f3fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:53 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Serial Io IP Block refactoring - Part 1 PchSerialIoLib

- Move PchSerialIoLib to Serial IO Ip Block
- Remove Pch Prefix
- Rename Lib to SerialIoAccessLib (SerialIoLib is already used)

Hsd-es-id: 1409739883
Original commit date: Tue Jul 30 11:51:23 2019 -0700
Change-Id: I3e4f9c6c37cd64a7af2ad4152509316557500ea2
Original commit hash: 190d771da882bc9b19196668dc9d6f345a217539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SerialIoAccessLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/PeiDxeSmmSerialIoAccessLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
ClientOneSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
ClientOneSiliconPkg/Pch/Include/SerialIoDevices.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PeiI2cMasterLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibTgl.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeI2cMasterCommonLib/PeiDxeI2cMasterCommonLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiIcl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartIcl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiI2cMasterLib/I2cMasterPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiI2cMasterLib/PeiI2cMasterLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
TigerLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
TigerLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
TigerLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
TigerLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.inf
TigerLakePlatSamplePkg/Include/Library/GpioExpanderLib.h
TigerLakePlatSamplePkg/Include/Library/I2cAccessLib.h
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.c
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PssLib/PssLib.c
TigerLakePlatSamplePkg/Library/PssLib/PssLib.inf

================================================================================ 
Commit: 2cd905f5a3d8614b9a9a7bb3ce8c0c034e206bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 1 10:23:43 2019 -0700
Original commit date: Thu Aug 1 10:23:43 2019 -0700
Original commit hash: fce7ea91a99a7b3a814d70f1222d56fbec92f2a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6766a7c23865adaa1e03eaa446013de9f606621d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:45 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH]TcgSetupDxe: Refactor TCG structure update logic

The TPM BIOS knob does not control the state of dTPM devices, it is only meant
to report the TPM device that has been enumerated and for toggling the PTT state
when supported; the DISABLE option should only be available when PTT has
been detected and enabled on the platform.

The code was also refactored and cleaned up to properly initialize the values of
the currently detected TPM device.

Hsd-es-id: 2207682757
Original commit date: Tue Jul 9 16:08:27 2019 -0700
Change-Id: I96ed0fdee60a6986a0b1896c008ee8e1c3ce6adc
Original commit hash: 4a1843c6866acc0e1721e83eab3a670953e11c67

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c

================================================================================ 
Commit: eef70d11ac1249bdb79de959d299075d0c5e843e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:44 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 1 16:17:26 2019 +0000
Original commit date: Thu Aug 1 16:17:26 2019 +0000
Original commit hash: e257c4b7f8efef3dcbc04ff884b900e4c50320b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2870d61552325949e847ace4ce6e36165d63dfa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][C1S] Create a separate Ip Block to implement memory map related programming being done as part of SA.

Hsd-es-id: 1607346379
Original commit date: Tue Jun 11 10:27:33 2019 +0800
Change-Id: Ib01cf7abb898f46162fb6a575b08a4dfa4da9124
Original commit hash: fc8c481978d3a5a0e810c785546846bd7467f3c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: e51855fc5d5cdad1fbe43d7cbac8cc0ff538e2e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:37 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PolicyUpdate headers: Clean up duplicated PolicyUpdate headers

Clean up the duplicated policy update header files
in TigerLakePlatSamplePkg\Include\Library\
which are all present in
TigerLakePlatSamplePkg\Library\PeiPolicyUpdateLib\

Hsd-es-id: 1507331731

Original commit date: Wed Jul 31 20:15:28 2019 +0800
Change-Id: I11630dee3044a3072d0cdbe95890ced1ce214c46
Original commit hash: 042bd13b5bb8ddd8c8fdd26385bc65aba6a9cc88

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/Library/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Include/Library/PeiPchPolicyUpdate.h
TigerLakePlatSamplePkg/Include/Library/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Include/Library/PeiSiPolicyUpdate.h
TigerLakePlatSamplePkg/Include/Library/PeiTbtPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: ab2c075cdd2919ac42adc23a0c3a19ddcbaa10d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Aug 1 01:32:57 2019 -0700
Original commit date: Thu Aug 1 01:32:57 2019 -0700
Original commit hash: 297ed82646b6a381716bfed4486fe9751959a275

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e4425268297511fea55287c728c8e6d3efa396d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:29 2019 -0700 
-------------------------------------------------------------------------------- 
TGL Z1/A0 A0/A3: 2 Wire debug device blocking FIVR to transition to Lower Power states

When PDC is 2-wire DCI OOB, disable Trace Hubs.

Hsd-es-id: 1507338058
Original commit date: Wed Jul 31 10:10:45 2019 +0800
Change-Id: I391c6877ae872ae026f181dda1b41645f39e14bc
Original commit hash: 1c8fa01a3985ba83c68cce7d322e5a99faa8e3cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
TigerLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 7c72fef347aca08fe3abcdb7edaf04a55c15a4a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:28 2019 -0700 
-------------------------------------------------------------------------------- 
[ME] Use ClientOneSiliconPkg for server projects - prepare Client side

ClientOneSilicon has to be used on server side. 1st part that prepares Clien side for this
for ME-BIOS usage purposes

Original commit date: Tue Jul 9 12:10:35 2019 +0200
Change-Id: I73cc98a2cf0bfa60eaea6ade7528a3eedc17fcde
Original commit hash: 1cb779cb3bd3f17bb2aeca0cf3872fc385f605c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicy.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: cd8a2719ed95c7a172cfb52bcec3cf2be490016f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:24 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 1 06:49:24 2019 +0000
Original commit date: Thu Aug 1 06:49:24 2019 +0000
Original commit hash: b3940c5d356862bdbdc926a6be70af91edebec9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a90cdc9319e891e07634f570f9a88705dbb8240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:23 2019 -0700 
-------------------------------------------------------------------------------- 
[Catalog] Fixed non ASCII in ReadMe.md

Fixed non ASCII in ReadMe.md

Hsd-es-id: N/A
Original commit date: Thu Aug 1 14:24:54 2019 +0800
Change-Id: I5939dd8178351fe68c3ee094b467ebbcb7318c47
Original commit hash: 394bb945aa1d8476647adc4e9fbb644ce9850f1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReadMe.md

================================================================================ 
Commit: 876f28dbe0b9ac4a7d6123ecc66ace3fcd24db78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:22 2019 -0700 
-------------------------------------------------------------------------------- 
HG fan continuously rotating in OS without any workload

Fixed issue that HgMode policy was not updated in
FSP Dispatch mode.

Hsd-es-id: 1607377779
Original commit date: Wed Jul 31 16:44:35 2019 +0800
Change-Id: I5ce6879528fd1f2407e89e5de9ad95a2c9d9d995
Original commit hash: a6a51379446e1882ed3d553fb2998b94106c3712

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 490c6100cd8e9f77790423a1d5efd3fce1b06b10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:21 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:  [TGL][MRC] DG1 MRC - Sync with HSLE changes

Changes:
*Add a new define MRC_WAIT_TIMEOUT to replace inline values
*Prevent redefiniation of MRC_DEBUG_PRINT and BITS

Hsd-es-id: 1409530517
Original commit date: Tue Jun 18 20:42:31 2019 -0700
Change-Id: Ia0165f65056309f89e094caaabf42e5a869cedc9
Original commit hash: a4d96b03d2823cef4a7b68f4f7c8d6fee97810e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crc.h

================================================================================ 
Commit: 732b167156d67af6df65c2ac9cbebee67d4da153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:19 2019 -0700 
-------------------------------------------------------------------------------- 
FSP Dispatch mode cannot boot

Fixed below issues for dispatch mode after edk2-201905 sync completed:
1. SEC hang: PcdPeiCoreFv should point to FSPM FV location.
2. Tcg2ConfigPei hang: when deleting duplicate modules by FMMT, those
   modules in FV were not rebased properly so hang there. This is
   fixed by removing nested FvSecurity definition from FDF.
3. One of the EndOfPei callback hang: FSP-S hob processing step should
   be skipped from dispatch mode.

Hsd-es-id: 1507337297
Original commit date: Tue Jul 30 23:33:33 2019 +0800
Change-Id: I289ec98555370daf27f976458404d99a9ca06295
Original commit hash: 58f3f0d818a62985b0ccc30be70983688982a0c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/FspEndOfPei2/FspEndOfPei2Peim.inf
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: aad6ee17ecde7bfccb21642681558f0361144285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jul 31 20:13:27 2019 -0700
Original commit date: Wed Jul 31 20:13:27 2019 -0700
Original commit hash: cb33b26c26e7310ba9ec5e2689fa0d7e598e40d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4f29acc7a41fa2dcfc68658f96c3efd6f5041a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:09 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM] Move TwoLm Register header file to FRU IncludePrivate.

Hsd-es-id: 1409739337
Original commit date: Tue Jul 30 11:30:17 2019 -0700
Change-Id: Ia4a7d9c119cd7b9a62054e8a30b688231419b7c1
Original commit hash: a32670a9b0862fa9ec16cb3aed7764bf2d9f70fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c

================================================================================ 
Commit: a343569bedeeb344ec2c8084946cc8fa586198c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:08 2019 -0700 
-------------------------------------------------------------------------------- 
TGL[Security][VP_platform][Regression]:SW Guard Extensions (SGX) is coming by default "Disabled " instead of "Software controlled mode" in BIOS page.[TGL A0 PO]

Update patch table to remove SGX policy override

Hsd-es-id: 1607268870
Original commit date: Mon Jul 29 14:05:17 2019 -0700
Change-Id: I93dada04f45242de14d26d8ae4a481494a4efd03
Original commit hash: 02662baed5c1e548f71941ea41f43fbf81336a7f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 1ca26c8683a6a771f712de5e3e7751b1490a104d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:06 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 31 19:19:30 2019 +0000
Original commit date: Wed Jul 31 19:19:30 2019 +0000
Original commit hash: 62c63526d5880b6027c10f38005f0184c04a6320

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82a5d213a2e5e4377e8dd6453cc31a18191b3a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:05 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Minibios support for BomId support

Minibios is currently not pulling in the BOM_ID of the platform, it's only pulling in the Board_ID.  BOM_ID support is needed to identify the LPDDR4 interposer on the DDR4 base board and pull in proper collateral for DQ/DQS.  The BOM_ID of the current LP4 interposer is 0x2 but there will be additional interposers coming.

Hsd-es-id: <https
Original commit date: Tue Jul 16 15:21:28 2019 -0700
Change-Id: Ie28dc7b8717e40727f9fadb1f6a686a403e59fd0
Original commit hash: 1aa2a98d50c418c0dfc5eb801572bbf2a08da008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 97a17b6f0035664ceb5ff5ec01d6514163c2a518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:03 2019 -0700 
-------------------------------------------------------------------------------- 
TigeraLakePlatSamplePkg/Board: Remove Board folder

All Board source files have moved to TigerLakeBoardPkg.
This commit cleans up Board folder which is no longer used.

Hsd-es-id: 1507331731

Original commit date: Fri Jul 26 01:23:26 2019 -0700
Change-Id: I26fe792f45441f9e5e3d2e341a418e600fd8d6af
Original commit hash: 0185f17dcebbb5e8df94a6e80e730825e148a8e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.c
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.inf
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/Common.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.inf
TigerLakePlatSamplePkg/Board/BoardInit/Pei/Common.c
TigerLakePlatSamplePkg/Board/DefaultConfigStructures.dsc
TigerLakePlatSamplePkg/Board/DxeBoardInit.dsc
TigerLakePlatSamplePkg/Board/Include/BoardConfigInit.h
TigerLakePlatSamplePkg/Board/Include/BoardHook.h
TigerLakePlatSamplePkg/Board/Include/BoardInitTable.h
TigerLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInit.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableDefault.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclH.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclS.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglUPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglYPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.h
TigerLakePlatSamplePkg/Board/PeiBoardInit.dsc

================================================================================ 
Commit: 66e497972fe5fa698a6d6653eb2687f0a7a5bfde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:02 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/FvCsmSupport: Remove FvCsmSupport child FV from Advanced FV

TigerLake doesn't support CSM. Delete this empty FV.

Hsd-es-id: 1507331731
Original commit date: Fri Jul 26 02:11:26 2019 -0700
Change-Id: If9e22b1c9b6b8c6b2a4be0b1cec09d3002060441
Original commit hash: 269507aa3de99311d6dd2e106f982f0e3ebb8dae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 01ece02482a50209b6237fe9b3ebd75e5db84b8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:06:00 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 31 18:13:13 2019 +0000
Original commit date: Wed Jul 31 18:13:13 2019 +0000
Original commit hash: fc9122d20dd070d123dca98455d13d54235221e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b4f57e51c8a88879d7445d442f1b5a6c486f052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:58 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Update DQ and CCC pre-driver logic

DDR4 2R Fixes:
- Updated the pre-driver logic per the desginers's feedback:
  The intention of the math in the equation is to switch the
  pre-driver to VccIO for low valued of vddq, (i.e. when Vddq
  is less than VccIO by 7%)
- Revert Rcomp Down calculation for DDR4 2R systems
- Revert PBD starting values for PBD disabled configurations

Hsd-es-id: 2208091491
Original commit date: Mon Jul 29 15:35:43 2019 -0700
Change-Id: I4ce756214539f124196001e29fdebb98fd09483c
Original commit hash: 5ab0c62de3335a498cc5686d8d31b578d920d751

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 48180460c1a079626dffa932b0d11ccf47b7941e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 31 09:08:59 2019 -0700
Original commit date: Wed Jul 31 09:08:59 2019 -0700
Original commit hash: 0153a1dba999a3763a3978b63cff5e3e045f2acd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b68f9c4a8ef813b1c5ce27e9133e146f6e10a0bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:55 2019 -0700 
-------------------------------------------------------------------------------- 
FSP wrapper build will not patch DSC.

FSP base address PCD now will be updated in FDF
basing on flash map and no need to be patched
by script in build time.

Hsd-es-id: 1507323164
Original commit date: Fri Jun 28 16:28:10 2019 +0800
Change-Id: Icb9cb380fec65d565aa46105c4a6c5966f2e114b
Original commit hash: 9f2b5055d1ba194fc794b2a8381d2e5e0f0328e5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/bld.bat
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat
TigerLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperExtractGuidedLib/PeiFspWrapperExtractGuidedLib.c

================================================================================ 
Commit: 78d8fcb72968efee6b0dbddbe400ee5408ca2977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:52 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/postbuild script: Add FMMT failure check

Added FMMT failure check in postbuild script on running module remover
so we always can capture FMMT error in build process.
Otherwise the build image may potentially run unnecesary/unwanted modules.

Hsd-es-id: 2208106219
Original commit date: Tue Jul 30 21:41:51 2019 -0700
Change-Id: Ic7235555f77fd41b7bd5e1e8cf636c2192aaad81
Original commit hash: 9224f0ddd1f2a687591894a795841f01e61fb140

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 02b444adee9d07293002afc08f8268eaedd7e274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:49 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg: [TGL][IOTG] Update PcdFspImageIdString for embedded build from $TGLFSP$ to TGLI-FSP

Update PcdFspImageIdString for embedded build from $TGLFSP$ to TGLI-FSP

Hsd-es-id: 1507294132
Original commit date: Tue Jul 30 18:43:12 2019 +0800
Change-Id: Ie8c6564d58d511e2156a1a1384ebe34b4e26cc93
Original commit hash: 650e22dd4ae1bc2b1489af86f30bc0d4abc93612

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: 2aae885fdf9862e49f0022db154c78ce2bdda5c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:48 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg: Adding back BIOS ID file for Embedded Build

Adding back BIOS ID file for Embedded Build. Update TGLI as embedded build in BoardID string

Hsd-es-id: 1506130139
Original commit date: Wed Jul 17 22:45:41 2019 +0800
Change-Id: I672c79a0d5abfc6800f1d7c870341e9354c18b67
Original commit hash: 287538510e2f8b5d86ef9059c67dd6a3350cdf29

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosIdEmb.env
TigerLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: a801581f5ac1a208d56c91267bec1317ffc9c79d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jul 30 23:35:57 2019 -0700
Original commit date: Tue Jul 30 23:35:57 2019 -0700
Original commit hash: 4e36f0e7e40f48c9163d230db0a2c2a284090421

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 657fe712eff2f5ad6fbc0747eaac802a7989d174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:43 2019 -0700 
-------------------------------------------------------------------------------- 
HWP is still enabled when disabling it in BIOS setup

Hsd-es-id: 1807919158
Original commit date: Mon Jul 29 16:55:47 2019 +0530
Change-Id: Iba7ec1db378fe0b8ba91baa7e36fe47dc54a7f88
Original commit hash: d94fa80a3893e46206eaa723119fd153b271bca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8a6ad1ec452533d4c059260de75efdf6797cc3a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:38 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 31 03:39:28 2019 +0000
Original commit date: Wed Jul 31 03:39:28 2019 +0000
Original commit hash: a5acb758aa7bb7f75b412273ea1552d47354399c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72e2aff3ace6b31e25cc776587a5d153cb127ca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:36 2019 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/CometLakeFspPkg/CometLakeSiliconPkg/CometLakePlatSamplePkg: Cannot see any debug log in PEI phase after change to dispatcher mode

Use FspT UPD data to initialize serial port.
[Dependency OID1507170639]

Hsd-es-id: 1507170639
Original commit date: Tue Jul 23 20:20:02 2019 +0800
Change-Id: Ib8e770d631b6bdbeb68c8da78b97f7aee9f7007c
Original commit hash: 4054b362dfef81f8a0140e9e57969cb5dfde17ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf

================================================================================ 
Commit: ccb3b8a0352dec047172fe2da076b3d41a2ace09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Program TSCU Frequency of TraceHub upon xtal.

Hsd-es-id:2207938614
Original commit date: Tue Jul 9 17:11:24 2019 +0800
Change-Id: Ic5b524eace5223009c48a7dcd32c285f2ffa2be8
Original commit hash: a73a0352bd708569f2e076943498d026c071815e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: efe651f8a0260190790620f3ad86063e01721309 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:  [TGL][MRC] DG1 MRC - Sync with BDAT changes

Changes:
*Added the BDAT support in MiniBIOS
*Connected DG1 settings to MRC CMOS functions

Hsd-es-id: 1409530517
Original commit date: Tue Jul 23 00:12:00 2019 -0700
Change-Id: Iec1a6f5f02fa4adf9aaa8954eb980dad22233f75
Original commit hash: f31a6dbedbde5d2b7fc84e3f0bb00f31446ad306

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: dc8de8324661358acf820c33007fbd37a77458a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update TGL Bios default options in order to maximize S0ix coverage

Fine tune bios knob recipe values to aid POE and one step closer towards POR values

Hsd-es-id: https
Original commit date: Mon Jul 22 22:22:49 2019 -0700
Change-Id: I5dd0661d694040fc3cd9b07bba0885af8fd9d9ee
Original commit hash: 5ff4f1dbd2db18a68246249b009a969be578ad99

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: a611e71c15767f837da856f8a110fc3a67f5fcf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:25 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 30 23:26:11 2019 +0000
Original commit date: Tue Jul 30 23:26:11 2019 +0000
Original commit hash: a79b7e08aa8db3da523fdb632c81ecee7d0563c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9ccf19883285304a5f43d2c8f106cb3fda40778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:24 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] VccDLL Comp does not have the correct default values

Per DV:
1. Phasedrvpwrsaveon = 0, disablecccpbddlgating = 1, disabledatapbddlgating = 1, vccdllpipwrsave = 0, vccd llmdllpwrsave = 0, vccdllpbdpwrsave = 0 for first comp. Should be set to Phasedrvpwrsaveon = 1, disablecccpbddlgating = 0, disabledatapbddlgating = 0, vccdllpipwrsave = 1, vccdllmdllpwrsave = 1, vccdllpbdpwrsave = 1 after training done.
2. Pbiasleak0/pbiasleak1 to be set to 7, leakscale = 3.
3. Correct the Pbiascalibration formula
4. Sideclkpulse needs to be set to 7 before firstcomp. After Scomp is calculated, sideclkpulse is calculated based on Scomp code.

Hsd-es-id: 2207621700
Original commit date: Thu Jul 25 10:09:13 2019 -0700
Change-Id: Id587b2c9e94548c9fb6251e5abbdc8ede0f66990
Original commit hash: 8ca75c7597eca969a1f6429ce103bec0771bf179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5825bdea448e9b654ab4053e605bd6f089c44e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:22 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 30 22:48:43 2019 +0000
Original commit date: Tue Jul 30 22:48:43 2019 +0000
Original commit hash: 5564ce9baf7f93e6be3cca55127d72eec72b12ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc532e6490aa3217e0da51186af9c2d333523498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:21 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] LP4x ECT failing for G1 after MRC 3_0_19

The only change in the MRC version 3_0_19 that affected LP4 in anyway is the following :
We used to set BlockTrainReset to False at the beginning of ECT and set it to True at the end. BlockTrainReset was removed
because its only required for Clk training to sync the CA Pi with PiSyncDivider. But both Lp4 and Lp5 do not do Clk training
during ECT. Somehow BlockTrainReset must be set to False for LP4 G1 training. G2 works fine.

Testing
LP4 2133 G2 PASS
LP4 2933 G1 TGL Y PASS ECT but Wr1D fails. EV team has confirmed that Wr1D failure is unrelated to this change. Wr1D failed for 2933 even for a old MRC version 3_0_14

Hsd-es-id: <2208035856,2208091596>
Original commit date: Wed Jul 24 11:57:14 2019 -0700
Change-Id: Iae8ca005d2f15d3f6e28397e995802856622a4c1
Original commit hash: c61789964ff75847d9e12f09d8875db59277e3b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: ab5c7f68b0d0a0522680947645a46bc712279dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U A0]VMD exposes 3 undocumented IO BARs to software during PCI enumeration

Added CPU Stepping check for IO BAR WA to enable only for CPU A-Steppings since HW fix is approved for B0 and SP0 CPU steppings.

Hsd-es-id: 1409604640
Original commit date: Wed Jul 24 17:08:09 2019 -0700
Change-Id: I5748dedf9a145f498e01756630d922f20df8a7ca
Original commit hash: d74a4b283203f259c3c42849d72e9a607cb91a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: b5a34e69ed45334f3c8cecdf59dce60481883468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:16 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: Replace PCI0 reference with PC00
TigerLakeBoardPkg/Acpi: Replace PCI0 reference with PC00
TigerLakeOpenBoardPkg/Acpi: Replace PCI0 reference with PC00
TigerLakePlatSamplePkg/Features/Pep: Replace PCI0 reference with PC00

All PCI0 references were replaced by PC00. There seems to be some regression and PCI0 references were added back for some modules.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507324725
Original commit date: Thu Jul 25 15:25:51 2019 -0700
Change-Id: I1d737b3aaf2fc70b2b78df91ae61ead6e7e86281
Original commit hash: e87f73f6c4f18c084971f363ca8d87b7109f8670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PCI_DRC.ASL
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Video.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 787c490964045c31cdd6b4a6b9d6b7645c6e096c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:15 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] [PCIE] RTD3 device Initiated Exit Flow Failure
 - BIOS code flow \_L6F unable to trigger notify() message


Original commit date: Tue Jul 23 09:09:09 2019 -0700
Change-Id: I444a3832a4499d100c77c79adb54656b31057954
Original commit hash: a739436866c6ca26af223ba85e2676b8867c56d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 4c4ba2a3fe0fa49aef97901c2d2e100ef281da99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:14 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 30 20:27:52 2019 +0000
Original commit date: Tue Jul 30 20:27:52 2019 +0000
Original commit hash: 74f4365d89291400e529fbaa5af08b1e95d485cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11c425cec6f524f2976c66be97efcdde9708afcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:12 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-A0][MEM][MRC] Lp4x 4267 g2 No longer passing Read Mpr with Mrc 3.0.11 and above

Issue:
  When implementing the DDRIO HAS formula for global drift programming, LPDDR4 begins to fail above 3200.  Design reviewed the code and found it to be correct but could not explain why the HW was failing.  Until design comes back and provides an update, we will revert the value back to the previous bios (0) which was passing as a Workaround.

Change:
  Set DriftLimit for Global and Local to 0.

Hsd-es-id: 2208047247
Original commit date: Tue Jul 23 13:59:39 2019 -0700
Change-Id: I25f76f0e741db5630f50416e2dc5840ff8fba1a5
Original commit hash: a61ef38c15d23175dd6f6692c3ca15245b6199b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2eb30159e71870c3af901eb1b13b9e15d16fd42e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:07 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS change required in HWEQ settings to improve TGP-LP EV margins based on EV recommendation.

Hsd-es-id: 2208011376

Original commit date: Mon Jul 22 14:17:30 2019 -0700
Change-Id: Ib28ccc58a0bd15b599333759ae7432d2650aa560
Original commit hash: 839e5435e328e4283579f673169a11f63f70164e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c

================================================================================ 
Commit: c09b089bb735fa2bddb153cdb53774a74a0f8fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove ICL specific settings from TGL code base for System Agent

Hsd-es-id: 2206761554
Original commit date: Tue Jul 16 18:31:44 2019 +0530
Change-Id: Id20f3f929663640378f48dbbdab6f1afdf12431b
Original commit hash: 11b8a3f72dc83bd1af7f8f46aebcb362d5660d4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.asm
ClientOneSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.nasm
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: d0a32e4d51f8e88e54153eb5d2664518e0d5189e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:03 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x22

Update TGL Ax with Patch 0x22

Hsd-es-id: 1409650578

Original commit date: Mon Jul 29 15:56:33 2019 -0700
Change-Id: Ie1ef15a9f0ea3d9cdfc312fa405cd1649e598ccb
Original commit hash: 73e216a601c10f1269242491b8df00653ffff261

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d9056888b9298e3f4799fa66592bc683096212be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:05:00 2019 -0700 
-------------------------------------------------------------------------------- 
Improve error checking in BIOS Guard

Improve error checking in BIOS Guard and Spi Flash Common files.
Fix of original check in.

Hsd-es-id: 1409273169
Original commit date: Wed Jun 5 07:55:02 2019 -0700
Change-Id: Ib46e2153c64bff529b6c40f4192bc7df349ff5ba
Original commit hash: 9057ea5966fc1bfc64bd0437cbc29a674e6bf3bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: 8178bf8380f050c54e7efde5ea0536300d69fb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:04:55 2019 -0700 
-------------------------------------------------------------------------------- 
Assigning proper DdiConfig table and updating SPD for Y AEP.

Hsd-es-id: 2207472794
Original commit date: Mon Jul 29 14:25:14 2019 -0700
Change-Id: I06aab1e449b6b37c49d63ea02cd3c108009a1c32
Original commit hash: 0f13ef4d768a49bec85f5dac5b0673ff5572f4b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 06cc04a7bce2f77db9adb1c8669ab6e0699388a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:04:54 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL][IOTG] Fix MSR writing exception error when there is an invalid ACM binary

[TGL][IOTG] Fix MSR writing exception error when there is an invalid ACM binary

Hsd-es-id: 1507333000
Original commit date: Sun Jul 28 23:36:44 2019 +0800
Change-Id: I6aab7832012d83220edfa2df584c8d742e228330
Original commit hash: 3568362cf11279b60a469a2a302d6d43b8a2f45c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: 2237dc27cf508a0fda8a8c71d2ad1a4134e8c33f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:36 2019 -0700 
-------------------------------------------------------------------------------- 
Rework Get/Set Rule messages

Remove unsupported BIOS Rule Type Id.

Hsd-es-id: 1807970458
Original commit date: Mon Jul 29 16:00:06 2019 +0200
Change-Id: Ia491972f6aac4045e74ece55cbed44dbbe797a97
Original commit hash: e4ba5eb30af00c2487dbb70c747b47edef7bab5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h

================================================================================ 
Commit: 6e9a3b2f51744542b3f04935e9e819fda0e6e7fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jul 30 01:28:10 2019 -0700
Original commit date: Tue Jul 30 01:28:10 2019 -0700
Original commit hash: 0fc0cc5e5244525d377c08899d2691b240f34afc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 962bd6e3ef7891731ea3f0634d3bf6d1a081d5ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:28 2019 -0700 
-------------------------------------------------------------------------------- 
TGL PO: PD  Firmware version Not showing in BIOS platform settings Page

Sync PD Firmware Version feature from ICL

Hsd-es-id: 1409343267
Original commit date: Fri Jul 26 13:55:33 2019 +0800
Change-Id: Ia052e17036f0f5a5aadaaaf27e6e1e643a82098b
Original commit hash: 85d50ad0ca44150f2941ea5d119af09ccb8b9b0c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/Library/EcLib.h
TigerLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
TigerLakePlatSamplePkg/Library/BaseEcLibNull/BaseEcLibNull.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ecc243f51df9409e47a718dfcccc576ea8e4b7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:27 2019 -0700 
-------------------------------------------------------------------------------- 
TGL [TGL-PCH] New TGL Platform VR POR file WW2719

Changes:
TGL-U 28W VCCIN IccMax Perf. updated from 71A to 65A
TGL-U 28W  VCCIN TDC Performance updated from 48A to 43A
TGL-Y 9W PL2 Performance changed from 50W to 40W
TGL-Y 9W PL4 Performance changed from 86W to 83W
TGL-U 28W PL2 Performance changed from 88W to 64W.
TGL-U 28W PL4 Performance changed from 133W to 121W
TGL-U CTDP 15W PL2 Performance changed from 64W to 60W

Hsd-es-id: 1409637371
Original commit date: Thu Jul 18 11:27:09 2019 -0700
Change-Id: I1a1858818719908a547e7d4e029a85238e029308
Original commit hash: cd3771efae409b9a00a9de20a4f1c362c6c7f2da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: c6cacdd83da4254a1c57657bb2399bc52080c877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:15 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgConfig DefaultConfig DSC: PcdIgdIntHookEnable is duplicated

Remove duplicated PcdIgdIntHookEnable.

Hsd-es-id: 2207516165
Original commit date: Fri Jul 26 13:13:33 2019 -0700
Change-Id: I8bc40d5e8da92b1782c2fb76c39197caece6f725
Original commit hash: c2e97ddda65d8bd6938d2bfe51214c872bbbfba1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: b1e7055b68d56d0f0501d344a2daf88606cf476f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:09 2019 -0700 
-------------------------------------------------------------------------------- 
[Catalog] Support Catalog Tracehub Sven decode on BIOS for System Debug

Support Catalog Tracehub Sven decode

Hsd-es-id: 2206549278
Original commit date: Wed May 29 17:13:08 2019 +0800
Change-Id: I262ae1b4ab30834dd5f8f25f70601fdb30c6d5d0
Original commit hash: 40dfbe1e5181d81c6b3559ad53ddd76fa543154c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientSiliconPkg/Tools/Catalog/CatalogDecoder.py
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: f300730617e1b9470c8aea8d06d2c526f6588b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 12:00:01 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 29 18:58:22 2019 +0000
Original commit date: Mon Jul 29 18:58:22 2019 +0000
Original commit hash: e7c6375bc0826abe572ef2d1224ee66a85d1acf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 257cedf8ee5340bfdfdffadef5a48f3b460d257e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:59 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Fix ASCII build

previous uCode check in was submitted with the wrong end of line (LR insted of CRLR) causing the ASCII buid to fail.

Change:
	update the correc EOL in ucode file

Hsd-es-id: N/A

Original commit date: Mon Jul 29 11:30:36 2019 -0700
Change-Id: If941aee77ff216eb4bb590cc158860cfac9ed3c5
Original commit hash: 5108ce1bb0efb398be02f08daa64c809fc20daec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc

================================================================================ 
Commit: c3a9fc3224ff42aa37c4381fbc56f3dfbc57f77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:57 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 29 18:38:14 2019 +0000
Original commit date: Mon Jul 29 18:38:14 2019 +0000
Original commit hash: 281909ab26bd1ce83c033d5d9a917b9e97acc919

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d21034c77ba9feba940dad9bb1215a95036cf23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:56 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Update ucode patch in minibios

Update the ucode patch in minibios collateral from 0x8 to latest (0x20)

Hsd-es-id: 1409709769
Original commit date: Wed Jul 24 09:59:37 2019 +0800
Change-Id: Ia51f4da67b5e3e569f7165ead441c9269b6a2050
Original commit hash: 2c8b0631124fcbf81f41a3c56734221530fb8f55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc

================================================================================ 
Commit: acef36aa2228efc01899a72b317065240d201e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:54 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 29 17:56:38 2019 +0000
Original commit date: Mon Jul 29 17:56:38 2019 +0000
Original commit hash: 47e04ad0ce8038665cd90016dc89bfd12fdb0df9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90082af984eb7fbead0f7fbac79596cd2a62ad46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:53 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib: Adding Hybrid graphics pcd to the inf list

Missing HgEnable pcd in inf file was causing the skip of HybridGraphic init in PEI phase. That led to missing HG HOB and skipping the Hybrid Graphichs init in DXE phase.

Hsd-es-id: 1409512492
Original commit date: Thu Jul 25 16:16:02 2019 -0700
Change-Id: I9f6cad5d6050a3dfe3f3fdf27d8cad01bfcfbe3a
Original commit hash: 55cb7bf7cf2c6bc5445d08e1e58bc02f9b55287a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: 7294b27af99fa1697f29d93b168dfdb9fdda96ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Check PcdDisableVpdGpioTable before configuring PreMem and PostMem GPIO tables

Added a check condition of PcdDisableVpdGpioTable before configuring PreMem and PostMem GPIO tables. Added common interface to configure GPIO Table pointer.

Verified system booting to Shell/Setup

Hsd-es-id: 1607355931
Original commit date: Fri Jul 19 14:39:35 2019 +0530
Change-Id: Ifba4f481f95cd1b4d5352d3e3faf1b3f5f8aacf5
Original commit hash: 298ff47cc59924a8fc078ca17a2cbc69a389956e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/DefaultConfigStructures.dsc
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: f0d6d3555e327311de069f5f14ca6b1559c5e6be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:50 2019 -0700 
-------------------------------------------------------------------------------- 
Move Display GPIO Programming from Post-Mem to Pre-Mem phase

To avoid any timing issue for any eDP/MIPI during PEI Gfx phase, its better to program Display GPIOs in Pre-Mem phase.

Hsd-es-id: 1607514480
Original commit date: Fri Jul 26 10:52:51 2019 +0530
Change-Id: I77119f4b55071cbb845b64aee97a97b1db6cc4d6
Original commit hash: 9d4f2d8068b80c66c1691f70bdf1142c8d42263c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 89d8823751d8364dede7e3f3711625fb289eaf8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:48 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC][U/Y] Warm Resets turn into Fast Boots

Implementation ported from ICL
New fucntion MrcWmRegSetBits created to set scratchpad register.

Hsd-es-id: 1409671939

Original commit date: Thu Jul 18 12:58:29 2019 -0700
Change-Id: Ieb61d3d032c871d3008858685ab8a3180b0d4e7e
Original commit hash: d0321b3f31c43b4e8e068aeccad97fb590778508

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6d415419b957889cbdf89a9929ccb9576d044a40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 29 09:08:06 2019 -0700
Original commit date: Mon Jul 29 09:08:06 2019 -0700
Original commit hash: e739b643d51e5f164b886809afada27cf5e7fd71

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e95ca1675305d47ee0a01d586a86fd9bb62eec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:41 2019 -0700 
-------------------------------------------------------------------------------- 
_WAK method miss PCI-E hotplug check

BIOS should follow the spec check PCI-X/PCI and PCI-E OSC bits for Clear Hot Plug SCI Status bit

Hsd-es-id: 1507317631
Original commit date: Thu Jul 25 14:34:35 2019 +0800
Change-Id: I83f5c6f126b0c410c7722a9a75922b51ec636991
Original commit hash: 64d1da2eead77159d473a3f2e32d3ebeeb0a5d3c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: 7d9e7f4d42af0e3e1ba7b3f876c8ac63b25a95e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:40 2019 -0700 
-------------------------------------------------------------------------------- 
Remove GbePciePortNumber field from PCH_INFO_HOB

This field is no longer used by any of the supported
platforms so we remove it.

Hsd-es-id: 1805979829
Original commit date: Thu Jul 25 16:01:32 2019 +0200
Change-Id: I2c4fcf8b00b3c0c4b03a0d245d5a7715e3ef99e8
Original commit hash: b2ae57aae02f279f8d4da0c8f29d4d7cb8f2f1a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h

================================================================================ 
Commit: 64c224fd824fd96f891410fc5e92463d22afcf13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:38 2019 -0700 
-------------------------------------------------------------------------------- 
move SaRegsHostBridge.h to respective FRU folders

Hsd-es-id: 1607510066
Original commit date: Thu Jul 25 10:37:43 2019 +0530
Change-Id: Id21f0acf92f6668dbe3377c24d8cdf5761df53e6
Original commit hash: 76eb79b0146fa8ab48ebb49b64d668680e6ed521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: cecf02f8747e712f0d335c0785898f2b4370a8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 29 00:51:21 2019 -0700
Original commit date: Mon Jul 29 00:51:21 2019 -0700
Original commit hash: 9b45286b8b48b1c594798f80efa0749c814fd5e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2cba010790f7970af2d74e09e9d3255516366cca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Mon Jul 29 00:25:42 2019 -0700
Original commit date: Mon Jul 29 00:25:42 2019 -0700
Original commit hash: eb5c8f2114f279885af9b6507f0053133c7e007a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c

================================================================================ 
Commit: aa52fba8ae1a5bdd56f91030f038150d594bc1b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 29 00:09:26 2019 -0700
Original commit date: Mon Jul 29 00:09:26 2019 -0700
Original commit hash: aea043a499f3435abe53b12e39ac40cb53d4a692

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8cb6a356ae4db6cc897d4630c3f4d1c9bd1a95b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:29 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Heap Guard of Special Pool Feature doesn't work for flash read to get GbE UUID

SPI DXE protocol can only allocate the buffer for SmmCommunication before EndOfDxe.

Hsd-es-id: 2204514993
Original commit date: Fri Jul 26 15:04:13 2019 +0800
Change-Id: I7cd59e0facc3062c725e8daf207358714b5e77ce
Original commit hash: 00ea0f1c5ed5d4eec8523e8cc5709278f0c35e84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmDxe.c

================================================================================ 
Commit: 022353625dc7473a35b2fa5d3e6855f7f0b2526b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Capsule Image Geneneration,  Update process, and Seamless Recovery functionalities needs to readjusted to conform to MinPlatform Archictecute spec

Hsd-es-id: 1507171905
Original commit date: Thu Jun 6 14:23:46 2019 +0800
Change-Id: Ia570065ea21ca1ebc3a2514823e1a9f88e773c9e
Original commit hash: 0a8867d1b4b84e16b78e6999ef35027035fb69af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.inf
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleApp.efi
TigerLakePlatSamplePkg/CapsuleUpdateConfig/ClientBios.rom
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Descriptor.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Ec.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/GbE.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Me.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Pdt.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.h
TigerLakePlatSamplePkg/Include/Ppi/NvmExpressPassThruFeature.h
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
TigerLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 388ffeb686b87201cda2eba49e41c030e9c70181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Jul 28 01:26:04 2019 -0700
Original commit date: Sun Jul 28 01:26:04 2019 -0700
Original commit hash: 01adfe35ff3e20953bb5e170714be8968dd743ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b8123b82765d897ada3a8a77e703cf07d9036791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jul 28 00:59:31 2019 -0700
Original commit date: Sun Jul 28 00:59:31 2019 -0700
Original commit hash: f28571ceab11bc134942b3d3c2ae71c6f4d69ce8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c205f6450add4246270a4a24a61c97839267e99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Jul 27 01:25:51 2019 -0700
Original commit date: Sat Jul 27 01:25:51 2019 -0700
Original commit hash: 2bed5aa4ef4e71b9e69b3b5d3e921ec520952ec8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1c8f84fc61b14934a0e6a5520f855b5d9856ded1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Jul 27 00:25:38 2019 -0700
Original commit date: Sat Jul 27 00:25:38 2019 -0700
Original commit hash: 12377a9ac6ed26adad4f152ea78001d4b95a61b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d816f2188275b10f1a205ff69fdd8948f843e2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:07 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd.dsc: Increase ACPI Reserved Memory

Increased the ACPI reserved memory size to address memory resource issue during S3 cycle.

Hsd-es-id: 2208048989
Original commit date: Wed Jul 24 16:10:55 2019 -0700
Change-Id: I732b30773cd0340c106cad21feb2b727a955df6e
Original commit hash: e54e2b65978e9cb5cb5f2e8ce0c278d122aff72e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 6fe8121edffb4ac959d89f3fbc858cbdb388a29e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:06 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update Tsn library with additional check and registers updates

Add additional VEN ID check against 0xFFFF before TsnInit. Skip BAR during S3 bootmode.
Update additional TSN programming registers

Hsd-es-id: 1506953704
Original commit date: Mon Jul 22 20:43:18 2019 +0800
Change-Id: I6cf22c9bb655f0657a1ef94d96ebf6587f76c665
Original commit hash: 37c4a2c0a14805b2c5da1b0ffa86462a50b31a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: 893aa6dd85b22a7014c6564f13be690637235e68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:59:04 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakeHBoardConfigPatchTable: build error fix

Missing the end brace in the macro.

Hsd-es-id:1607438944
Original commit date: Fri Jul 26 14:57:07 2019 -0700
Change-Id: I5ff59618ecd4f886c1fd09752e2526769e4d7388
Original commit hash: abf350f8c1e5594748962caaf57b978318e98586

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: e74392da5da56e0d7a3e1760ed19ffdd884f0c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:57 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Fix C-state latency values for ACPI tables

Latency values were wrongly declared as hexadecimal for actual decimal values

Hsd-es-id: 2207992925
Original commit date: Fri Jul 19 15:56:18 2019 -0700
Change-Id: Ifcef783da19f732bb60ea078e137f36d2d5c0a18
Original commit hash: 66bd47338250d8a53722a52a1bb812721e6fd7a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h

================================================================================ 
Commit: 0a0e19330a634f5283ce035af83f84bce373025c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Change the naming of some setup options for CPU PCIe

Hsd-es-id:1607438944

Original commit date: Sat Jul 13 17:03:33 2019 +0530
Change-Id: Ie82eeadc191a43e76a6036d910594ad7cbad4897
Original commit hash: 52e5d55c65331889d22b3941924eca5f9d330a69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8f56a05cdeba96c87c811141a76e15583a197197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PCIe] PCIe Controller sends DLFE with Scale Flow Control bit cleared

PCIe Controller sends DLFE with bit-0 (Scale Flow Control) cleared. Per spec, the feature must be supported for Ports supporting 16GT/s or higher speed.

Hsd-es-id:2208027914

Original commit date: Fri Jul 19 09:29:53 2019 +0530
Change-Id: I6689cfa329fc0645379da35302bd6146a5c9a8f0
Original commit hash: f8d1bf2129d9f2558ed6af4cde3630879a9e31d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 257a6a7de1dea51dfa719f528d85a5e3d48fb772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:31 2019 -0700 
-------------------------------------------------------------------------------- 
SUT is getting hang at postcode 9C71 when Intel(R) Turbo Boost Max Technology 3.0 is Disabled

Hsd-es-id: 1607477328
Original commit date: Wed Jul 24 14:00:11 2019 +0530
Change-Id: Ic5703aa32d26196c490e2774d30dbab09ea0397a
Original commit hash: f33527cc593c192b6750e732a501242f0bc2caae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: a10ed3cb6d4af2274d7e060618bfcd16b73b75ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Fri Jul 26 00:31:46 2019 -0700
Original commit date: Fri Jul 26 00:31:46 2019 -0700
Original commit hash: 2a553745ff9dfd4f2f6c46dd5a5774c80bd9753e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template

================================================================================ 
Commit: e798557b2fadc3a0360c1af529ac085347348153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jul 26 00:06:25 2019 -0700
Original commit date: Fri Jul 26 00:06:25 2019 -0700
Original commit hash: 554f36d5abdf706791cc951e5ad3a6968dd178b3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8de998f471a72e55b77686d8cb38e7333cb25fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable PEI GOP by default in BIOS

It was disabled by default as a PO safe config.

Hsd-es-id: 1607497361
Original commit date: Wed Jul 24 13:05:55 2019 +0530
Change-Id: I1f1f5ab238be7d043b36e9ee10e1a37a85440500
Original commit hash: 9164bbc5472a9b9e1053d6e65fbfcb3de2a0a897

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 49d0f05bad368dbacd3ebe520b4b0e6c24ba5b1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:19 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg:[TGL] EDK201905 sync-up to consume PcdFspModeSelection.

Switch to PcdFspModeSelection and clean PcdFspApiModeEnable.

Hsd-es-id: 1507320446
Original commit date: Fri Jun 28 10:44:18 2019 +0800
Change-Id: Ieb24e5b27d6bf1d80320b4812cae23fbd333e014
Original commit hash: 2ecf262b2cb706acc1b51ac28293fcad5d0af98f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
TigerLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
TigerLakePlatSamplePkg/Include/Library/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Include/PolicyUpdateMacro.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.h
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: b6896a9116682f3ee045b2087ce2faacc404a0b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:11 2019 -0700 
-------------------------------------------------------------------------------- 
Silicon Init Code export versions of all TCSS fw ingredients to FVI table

Hsd-es-id: 2207298539
Original commit date: Wed Apr 10 16:12:06 2019 +0800
Change-Id: I009940ccbd9f2179eaf97b5c5c0ffb422ec62b9f
Original commit hash: 9859024460194ced2ee6d50b5a8f9284c4e2948f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf

================================================================================ 
Commit: 0df5a85a36d087e54411ea8e48760a15a7cce805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:08 2019 -0700 
-------------------------------------------------------------------------------- 
Increase Bios size to increase build robustness and future proofing

BIOS size need to increase from 10MB to 12MB

Hsd-es-id: https
Original commit date: Thu Jul 25 15:46:28 2019 -0700
Change-Id: I28a031f23945104d305435e28b1e06fe5a4cfd21
Original commit hash: 34991996946ca412664ce7bbce870ab8f83cf223

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 4c0d4cf40491074922b68b48b73205b99df7363c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:58:03 2019 -0700 
-------------------------------------------------------------------------------- 
Clean up the dependency of BpCommonPkg in server platforms.

Then BpCommonPkg can be removed. This change is clean up.
There is no functionality impact.

Hsd-es-id: None
Original commit date: Thu Jul 25 13:48:54 2019 +0800
Change-Id: Iec556fe3b35a2766ac71b54478716a605ebf51e1
Original commit hash: 3f60d451f9dfedbe4e50c9fbc4142d6950836428

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec

================================================================================ 
Commit: cc8ae2f403220eb20f14ea1cdac786aef45c89b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:59 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 25 18:58:13 2019 +0000
Original commit date: Thu Jul 25 18:58:13 2019 +0000
Original commit hash: 75ff454c3c4a45b05c18b0bae443cad0500ec2b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c466826ac22c82aa125b63e0e10c188e915a1a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:57 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0] TGL Y LPDDR4: DDR4 Latest BIOS NOT BOOTABLE Cat err

Resolved bug in MrcRestoreTrainingSaGv where a missmatch between the
Save and Restore flow resulted in LPDDR4 Fast Boot failuress.

Hsd-es-id: 1409712320
Original commit date: Wed Jul 24 14:00:32 2019 -0700
Change-Id: I2f9c19b7e3a7f1095f9f2039eab7aae1bcb5de54
Original commit hash: 8c121bde89943dd4aa8f071ede4c327fcd4081ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 90b9b3451d9a9dec865c2a5bc9875d26561a44f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:54 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate production patch 0x20

latest patch is delivered after sanity testing and needs to be merged.

Hsd-es-id: https
Original commit date: Wed Jul 24 06:18:32 2019 -0700
Change-Id: Ide05699cae43bf4fcf1a44fd6271b9d3bc276fc0
Original commit hash: 04ee783ba6f19a484946ce0cd5b32a32a84c7d5c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 997ce675c2c82e2c28995f710afbab6de880d545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:47 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Rework DNX Heci messages

Sort APIs by Group Id and Command Id within .c files

Hsd-es-id: 1807848480
Original commit date: Mon Jun 10 13:05:35 2019 +0200
Change-Id: I6426b0cd435a2a5639ec4e9363f17ce01ef03e27
Original commit hash: 087e3d82e1d71419e53b7ee300a87ae5852bc15f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: db5fb57e3b49e502385a2b286151aa2bec377266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:45 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH]Integrated Error Handler initialization updates to match BWG

Hsd-es-id: 1807875687
Original commit date: Mon Jun 17 14:39:44 2019 +0200
Change-Id: I613c21b94db394cf5b438611fd6653aa01e0c301
Original commit hash: 538263074d113d5683fa9eb8d95fcda45c643766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b1c9b170156d682951a54910cb4dc7093596753b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] [PCIE] Need to program the registers as per the BWG

there are some of the CPU PCIe registers which are not programmed according to BWG. That got captured through the BIOS checker script.

Hsd-es-id:1607458250

Original commit date: Wed Jul 17 14:37:25 2019 +0530
Change-Id: Ia16e5c152354ea22b1aaecd3e33dbc2702c66f42
Original commit hash: 185002a0c24d999f87fa2561bacc419c57dbd83a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 4154bcda75f968b599215535d970308a2b9eaf83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:42 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS Guide update for USB IP v18 programs, rev 17

HSII programming changed to 1
XHCI_ECN_REG 2:0 programming changed to 111b

Hsd-es-id: 1808001172
Original commit date: Wed Jul 10 13:57:46 2019 +0200
Change-Id: I1a212b46d86a2de334efebe1ac5a8d257c9499c1
Original commit hash: d5f8bcce02bc5da1c9b8f111f750a93560daa63f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 2aa2257934714014382e8360e87be12eec9b84f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:41 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Rework DNX Heci Messages

Fix Heci messages definitions
Fix output parameters (return variable instead of buffer)
Rework Heci messages bodies

Hsd-es-id: 1807848480
Original commit date: Fri Jun 7 16:29:07 2019 +0200
Change-Id: I0f6ae1d7dc32fd712b2bf9fc3478601bab68eba5
Original commit hash: be1e34c0434e17bd46a39064ac298c1047c3c0c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
TigerLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c

================================================================================ 
Commit: b731325e08bf9bb4ff8529eac941c47faf88e3cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:37 2019 -0700 
-------------------------------------------------------------------------------- 
Remove dependency of BpCommonPkg on client platforms

BpCommonPkg is to retire, so clean the dependency on
client platforms.

Hsd-es-id: None
Original commit date: Tue Jun 25 14:15:36 2019 +0800
Change-Id: Ic71644e571d080907054a59b9cce46492e015e01
Original commit hash: 3514bb24e4744f4cfb0ccde3d8acbefa4a4eac3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.inf
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.inf
ClientCommonPkg/Library/DxeLogoLib/DxeLogoLib.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/prep.bat
TigerLakeOpenBoardPkg/TigerLakeSimics/clnmintree.bat
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.inf
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.inf
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
TigerLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
TigerLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf

================================================================================ 
Commit: f324bb8e16fb9e1c7ebef4ea36b9800bb38de7ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:30 2019 -0700 
-------------------------------------------------------------------------------- 
[Catalog] Support Catalog Tracehub Sven decode on BIOS for System Debug

Support Catalog Tracehub Sven decode

Hsd-es-id: 1607255367
Original commit date: Tue Jun 18 11:47:21 2019 +0800
Change-Id: If1aa590961957b4f253a55d0fcb0f3ca8c46e0a7
Original commit hash: c5383987556234b80757183412bf94c0a8c1f989

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientOneSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientOneSiliconPkg/Tools/Catalog/ReadMe.md
ClientOneSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: 65eb3d1bc9531b88d7301a934a462952f03f1128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:26 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH]: Remove GbE port checking in PCIe setup

Since FIA lane muxing between GbE and PCIe is no
diferent from FIA lane muxing between SATA and PCIe

Hsd-es-id: 1805979829
Original commit date: Tue Jul 16 19:13:57 2019 +0200
Change-Id: If3b41fe3f42ec26f102964161475f127d4331c74
Original commit hash: d386defc85fac86ef651b5b177ef4305dd9151c5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePortMenu.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: ef25b97554fe48441bde7093499942113d1eb4ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:25 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] TGL-U42: DDR4 Latest BIOS NOT BOOTABLE v2292_00_216- \PcieLinkEq.c(757) assert

Hsd-es-id: 1409665144
Original commit date: Wed Jul 24 18:16:09 2019 +0200
Change-Id: I70b5e19fe4ec4e9961dcf80f6954fb89f7c5ab3a
Original commit hash: 809d7bbc574404befb05cce3c566bbd27639d303

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 08d7a940a0dbb9c43c9517652f5a8dcbdf944ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:22 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [1507186560] DP resource lock down - SW ability to release a DP resource (AKA Empty dongle support)

Resolution:  Need to sync up implemented ICL code change to TGL. For SW ability to release a DP resource.

Hsd-es-id: 1507186560
Original commit date: Mon Jun 17 14:29:17 2019 +0800
Change-Id: I745f3b6fd7db5ac45328e0e0366d00ea31940fb0
Original commit hash: 6193f25800d071212a91c21e0c01212a7ffec722

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 21001a81cfbfef14df16b2a285d09f2b26d4a5be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jul 25 00:18:46 2019 -0700
Original commit date: Thu Jul 25 00:18:46 2019 -0700
Original commit hash: b80b93e0a68bd4a9a9e82050c40f9ec53a5639b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0aa824ce6217570bac6fcd41e20c25a25154f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:18 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL U][Z1][STORAGE] Sporadically(5/10) Neptune harbor hard disk is not detecting under OPAL bios settings

Pull in storage controllers connection with drivers.

Hsd-es-id: 2207637675
Original commit date: Wed Jul 24 14:12:59 2019 +0800
Change-Id: Ia6477c998db170966891aac5164f766ea20c0cba
Original commit hash: a7e133b20c78f1ac3dea96c29ad2ec7818775cf8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: f5578f4f51272896a1c4ef6ef1eea9a8e51efdd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:17 2019 -0700 
-------------------------------------------------------------------------------- 
[Ebg] Criff update to fc-ebg-main-19ww26b

SMBUS HOST bdf has changed from 0/30/4 to 0/21/0

Hsd-es-id: 1808074537
Original commit date: Fri Jul 5 12:00:05 2019 +0200
Change-Id: I98f72124237b99e8c247daa683e1817a7435e2d4
Original commit hash: dde1123e12fd96bc80801fbbf24224750ecdf2d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer3.h

================================================================================ 
Commit: df984f4c7d9999464b6ba2408d794e3d6c3c53af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:11 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Add Edk2Platforms/Silicon/Intel into PACKAGES_PATH

Hsd-es-id: <none>
Original commit date: Thu Jun 27 15:15:06 2019 +0800
Change-Id: Ia5c04dcf17d8d98d72da6a47de800281f3f45c2b
Original commit hash: 6c058d6d5e6544cb75e911d853808b5c5a1cc193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/BuildFsp.cmd

================================================================================ 
Commit: 41522331fdabddc26ee5d1cad66af68a00ce2043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:10 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options

Hsd-es-id: 1409506382

Original commit date: Tue Jun 18 11:46:08 2019 +0530
Change-Id: Ic1ab765cfdc706d4475d8d43865126136e08e333
Original commit hash: 68ba9f2dd60bf967957fa64dd68613546a4f7d1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 32f37438f5b597b754713ba84523555c60057c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:07 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Testmenu: BIOS Changes for disabling MSBDD
Issue: This options is to disable Internal Graphics device so that OEMx basic display driver (MSBDD) does not gets enabled.
This is required by internal validation team to enable headless mode as Win10 RS5 beyond MSBDD is enabled by default.

Solution:
1. Added setup option inside the Test menu to handle below things.
2. Skipped SetBIOSDone from Bios flow
3. Clear bit4 of PCI reg( 0,0,0) offset 0x54 after PCI enumeration is complete.

Hsd-es-id: https://hsdes.intel.com/resource/1607102742
Original commit date: Wed Jul 10 09:40:08 2019 +0530
Change-Id: I69c7c75dd2f1347702e31efa5a07740186e52a53
Original commit hash: 686dbf74c6b4c4ce9360e6004585fc344574837a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: bdaff279820085c1c115a541ed74b0db00f5fd5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:57:06 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Revert "BIOS shall use phase -dependent implementation of getting NMI state for Cmos reads."

Hsd-es-id: 1409715690

Original commit date: Wed Jul 24 14:59:52 2019 -0700
Change-Id: Ia765d41135af8f04a86dad402f36791ae9e5a5e3
Original commit hash: c242a7dc57724ad5ce8ef7cec4f710f596345467

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer3.c

================================================================================ 
Commit: fa35ee0831148a662d4f54017ef8bb10457ff3b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:57 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/DebugLib: Fix to get more debug messages from PEI_CORE and DXE_CORE

- Replace PEI_CORE/DXE_CORE DebugLib from MinPlatform's DebugLib (BaseDebugLibSerialport)
  to TigerLakePlatSamplePkg's DebugLib (BaseDebugLibAllDebugPort).
  -- BaseDebugLibSerialPort only does SerialPortInitialize.
  -- BaseDebugLibAllDebugPort does SerialPortInitialize, RamDebugInitialize,
     Usb3DebugPortInitialize, SerialIoUartDebugInit according to PCD setting.
  We want to get debug messages from the ports being enabled,
  so replaced DebugLib instance to BaseDebugLibAllDebugPort.

Hsd-es-id: 1409429487
Original commit date: Fri Jul 5 00:05:30 2019 -0700
Change-Id: Ie4c169e72258d5ae985619b13c0bfee8af9cdab0
Original commit hash: 4be00e71c7dcac718eb9930fa51b9656466eb7ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 77999d3d707c4b8cb360c9d3b2d4b08fdf8adef3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:54 2019 -0700 
-------------------------------------------------------------------------------- 
TGLSmb usEnable policy is not checked before putting GPP_C0 in native mode, making this GPIO non-useable for other purposes
Hsd-es-id: 2207847036

Original commit date: Thu Jul 11 10:48:55 2019 -0700
Change-Id: I7062788a71c329cc62552cab48ecda3a1545b315
Original commit hash: 371d761bbcbb66d2612691f42097c4d177346586

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 155249f23329189fd3b67db7f668314638da4d75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:50 2019 -0700 
-------------------------------------------------------------------------------- 
Adjust memory type tables to prevent Memery type change reset on release bios

Modify default memory reserved size for different memory types.

Hsd-es-id: 2207721778
Original commit date: Mon Jul 22 12:40:57 2019 -0700
Change-Id: If0d12a8bff04e502a88850578be316c1b8d2a0a1
Original commit hash: e5e94cac0d0c65b88ce5ef0f2fd887a62b35b9d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 88cf3692f96d427907656899e6247f3ee1e2eaba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:40 2019 -0700 
-------------------------------------------------------------------------------- 
[CML] Clean up override folder under Intel/***pkg.

Retired RPPO-SKL-0033, RPPO-KBL-0043, RPPO-KBL-0057, RPPO-CNL-0051
RPPO-CNL-0063, RPPO-CNL-0083, RPPO-CML-0002, RPPO-CML-0003, SIPO-KBL-0002
and remove tag comment.
Remove already retired RPCO-0057 tag comment and code change.

Hsd-es-id: 1507293041
Original commit date: Mon Jul 15 10:44:44 2019 +0800
Change-Id: Ic3ffa8f4dfd82a0b8c0096cf892eeef47ee061ee
Original commit hash: a5acaa946f276f1e296f77fe9062a3b3f30af580

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Sio/NuvotonNct6776fDxe/ComponentName.c

================================================================================ 
Commit: da93ca14c3cb4512711342027028af82783861fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jul 24 01:28:02 2019 -0700
Original commit date: Wed Jul 24 01:28:02 2019 -0700
Original commit hash: 080c8494d52b4e898a207296f4714d6c55ad1d97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5baea23a20897c74de2534140e5b52d645023bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 24 00:33:51 2019 -0700
Original commit date: Wed Jul 24 00:33:51 2019 -0700
Original commit hash: c1feddeaf7091a203e22da31f680a956581b3152

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cd43f3c5de7c5498a87508aa9c2c7392319cda62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:29 2019 -0700 
-------------------------------------------------------------------------------- 
Incorrect logic order in SaveMebxConfig

Resolution: Change the status check order.
Impacted: All TGL platforms.

Original commit date: Thu Jul 18 10:54:45 2019 +0800
Change-Id: I9f7fd077971d2b6e445a95d95ff8a56f4b64d852
Original commit hash: ddea4a9f8ee3bc4cdd7d419b1170f37db7c6cc0e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtSaveMebxConfigDxe/AmtSaveMebxConfig.c

================================================================================ 
Commit: 3d8806a4fbf041d243f73d08024354dffebc1138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:27 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 24 06:03:11 2019 +0000
Original commit date: Wed Jul 24 06:03:11 2019 +0000
Original commit hash: 4e9f578fa8e3c17b6d33857138d7200daf5bc5ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb4709e3772f158cbbf08029e7d67260c2f6824d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:25 2019 -0700 
-------------------------------------------------------------------------------- 
Dekel recipe needs to be intercepted in the BIOS next release-Phase2

Since there was a gap in the dekel recipe file, DEKEL team has provided updated recipe which has more registers to program for DEKEL phy.

Hsd-es-id: 1607451309

Original commit date: Fri Jul 19 18:01:34 2019 +0530
Change-Id: I2b41db7a93a8511c0bbef74556ea9c48ae3cc814
Original commit hash: 9521eef9e4f6a5090c3453c48911600bebc1e37d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: d20ca38543c5cc5fdc62bf5906d9b23fb185fce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:24 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL Y minibios needs mrcoemplatform.c and Platformboardid.h to be updated to support TGL Y swizzle and spd and BoardID

- Updated SPD and swizzle table for TGL-Y CRB board
- Align to full BIOS implementation from:
  Intel\TigerLakeBoardPkg\TigerLakeYBoards\Library\BoardInitLib\Pei\BoardSaInitPreMemLib.c

Hsd-es-id: 1409566460
Original commit date: Thu Jul 18 14:03:33 2019 -0700
Change-Id: I553a3223c285563852eebd4644795f4e8f442fa9
Original commit hash: 2e4afba51caa08088953bbb5ffdf27700fddfc9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: e11af7e2df82ffc182b322735e83e144ac3b222c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:18 2019 -0700 
-------------------------------------------------------------------------------- 
Intel GNA Controller error in Intel PEP Checker tool - constraint required

Add GNA controller PEP constraint and enaable it by default.

Hsd-es-id: 2207721634

Original commit date: Wed Jul 3 17:08:06 2019 +0800
Change-Id: I79f0ef041d133269068a4286b408bd17f295a5d0
Original commit hash: a0c05dc50e9ddbac73caff06fd6fb12af39c6ad4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: e212f912d781d66aa677a6f3babaa9d21f8075c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jul 23 19:44:48 2019 -0700
Original commit date: Tue Jul 23 19:44:48 2019 -0700
Original commit hash: ea5f57f76b55d07ea87f9316f4592b1c019fed49

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: afa7ba65a7cf522fd17b2da92824fd383f99d695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 24 02:33:52 2019 +0000
Original commit date: Wed Jul 24 02:33:52 2019 +0000
Original commit hash: 6ae01552535cf52573557f73f5937d75ad6ed5d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44eeb4535e5d171d43df8bfa25490284545dc392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:13 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0] TGL-U42 DDR4 /TGL Y LPDDR4: DDR4 Latest BIOS NOT BOOTABLE MRC Cat err

Resolved bug in MrcCalcMaxVrefMargin which causes RMT to hang.

Hsd-es-id: 1409706005
Original commit date: Tue Jul 23 11:47:00 2019 -0700
Change-Id: Ib5375bc70eb2eebe5326228ea4f6e71e881da0cd
Original commit hash: df9a93f5858310ec03ea67fa4850e76569ffed36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 243937b2f0c1207d24b672e2b4beb5a941c977a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:56:00 2019 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A2]:BSOD is observed after Enabling PSMI SUPPORT.

This looks like same issue observed on ICL but did not port the changes to TGL.

Hsd-es-id: 1607475464
Original commit date: Tue Jul 23 13:32:47 2019 +0530
Change-Id: Ie7dcbf1d4508425fb5b9980a57e28d9f997bea09
Original commit hash: e1309eb2fdc4fe5211c2e751f689fcf155e97801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: d27ce70808daec3fcb1d7bd978abdedeb65d73a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:59 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS shall use phase -dependent implementation of getting NMI state for Cmos reads.
    Hsd-es-id: 1306593973

Original commit date: Tue Jul 23 14:53:38 2019 +0200
Change-Id: Ia323bf227974212cd4934c07087e0547424cf3ee
Original commit hash: ff6c1fe2b34be6d7a08b54765b9c6dc25e13f236

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer3.c

================================================================================ 
Commit: b1db6feb6909dd6fc0a2b3eced1bef57d29d4988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:55 2019 -0700 
-------------------------------------------------------------------------------- 
ADL: SMM Enable, Delayed, Blocked MSR's been changed from Bitvectors to Counters
- BIOS needs to remove support for HaswellLogProcEnBit in SMM SYNC Feature. ucode will update the counter in SMM MSR's(Blocked, Delayed and Enable)

Hsd-es-id: 1607278867
Original commit date: Fri Jul 19 12:35:46 2019 +0530
Change-Id: Ie440d7f81005b95f543ed909005bdef8142eb6c5
Original commit hash: 08a003fc71a82cc1e61209855df6c8f1dd40f278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: ace00ce6f2cb23463365b594c2e1c02b3fe25e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:52 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH]Refactor PchFiaGetGbePortNumber function

This function used to return the "PCIe port number" that
was "used for GbE". Since there is no direct dependence between
GbE and PCIe root ports this just introduced unneccessary coupling
while being confusing. The function has been changed to return
FIA lane index assigned to GbE controller.

Hsd-es-id: 1805979829
Original commit date: Tue Jul 16 17:57:44 2019 +0200
Change-Id: I8bbe42488d322511a7ae59a966f2648e46f3fe25
Original commit hash: 5b5d1debf765004a34e2bacf111251f7cbd364a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 4507aa6009f563f49990a94e11a6809b9539ef7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:48 2019 -0700 
-------------------------------------------------------------------------------- 
Create BASE Lib for Graphics Ip block

Hsd-es-id: 1607453161
Original commit date: Sat Jul 13 23:00:48 2019 +0530
Change-Id: I71493fda8f31db7ebc7d09db978722c9543f629f
Original commit hash: 0530a7fa3d1006dccb4d4ec765a7dfe551c89627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: ca1a27c502f8859014186041350c8ca78ed0759a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jul 23 00:08:15 2019 -0700
Original commit date: Tue Jul 23 00:08:15 2019 -0700
Original commit hash: ec45f389569d4d2d08e77ffab3d259bccc0b1f49

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0bf4d2f4b28e4a7c291d6407e35da65a1838bcb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:40 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] SaSsc is only supported in the plaform which are PCIe gen4 capable, so creating FRU library for all the projects so that unsupported projects will just skip this.
Hsd-es-id: 1607436387

Original commit date: Fri Jul 12 13:59:34 2019 +0530
Change-Id: I17229cb2a90cefebad8958775c0c5705e3e4bf81
Original commit hash: fa314d0a444eead7210dea40ae74077bc0656e8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: a05e4997cbbe82a80102861357f2e099703aaa85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PCIE] Hot-Plug Enabled with No Device fails to load Dekel FW BIOS Assert

When Hot-plug is enabled but no device is connected then DEKEL will not load and so it will return the FW download status to unsupported. So need to execute that flow only in case device is detected

Hsd-es-id: 2207924431

Original commit date: Fri Jul 12 16:34:13 2019 +0530
Change-Id: Iacd8ddad0042f91c7b690aed06564aa08ba0126c
Original commit hash: 4302c8e31a6cd40c4d6401a0a269d28475fe1a56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 26fb7db066e07cecda0c99fcda2ea7280152e527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:32 2019 -0700 
-------------------------------------------------------------------------------- 
Update Server platform to consume TraceHubLib from ClientOneSiliconPkg

After all modules consumes TraceHubLib from ClientOneSiliconPkg,
then TraceHubLib can be removed from BpCommonPkg.

Hsd-es-id: none
Original commit date: Wed Jul 3 23:00:46 2019 +0800
Change-Id: Id8864bb77245a73b01466a5fa14a143f3988f054
Original commit hash: 010909905cdf41a8bb0ca039200849ea4f9d7104

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Include/Library/TraceHubDebugLib.h
BpCommonPkg/Include/Library/TraceHubHookLib.h
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
BpCommonPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
BpCommonPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
BpCommonPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf

================================================================================ 
Commit: b54952903628f1861599fbd0bded8f109d402536 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:31 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd DSC: Set PCD Dmi/Ep/RegBar base addresses

Set PcdDmiBaseAddress, PcdEpBaseAddress, PcdRegBarBaseAddress.
The base addresses were missed on code merge activity before.

Hsd-es-id: 2207336058
Original commit date: Wed Apr 10 17:16:23 2019 +0800
Change-Id: Ibd2ea934d5f983c60029b5778a8f1f33af2e4cd0
Original commit hash: aa10bec7afc5dd9120942ab0ad2670c7e272b702

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 9bd1dfed7b5d5efd6b0fde73abbcb5976358bb73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:29 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 22 21:24:00 2019 +0000
Original commit date: Mon Jul 22 21:24:00 2019 +0000
Original commit hash: 8e9b2791301244b64fec138c30cbe82e54597eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e49c7c86ed4257be1c2aa2e76927de3525d9b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:27 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] TigerLakeBoardPkg/TestMenu Disable: TestMenu disable build failure fix

Hsd-es-id: 2208018652
Original commit date: Thu Jul 18 23:54:54 2019 -0700
Change-Id: I4c6e2716983830ca7e00b308d795da644b47fcd8
Original commit hash: 666df0bba070c6d9672e41a8ee67e336e91a79f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 267f5b54c47e35ae71dee52ab20c1fb06e96a052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:26 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Read Spd from smbus for memory down

Minibios currently always run EnableMemoryDown() which hard codes Spd information from the SPD table mLpddr4Ddp16Gb200b1r4267Spd defined in MrcOemPlatform.c.
However for memory down configuration, spd should be read from the smbus. Therefore EnableMemoryDown should be run if MemoryDownSupport is set and Spd is not present.

Testing
SV has tested this fix and it works on LP4 board

Hsd-es-id: <2207776649>
Original commit date: Thu Jul 18 16:16:44 2019 -0700
Change-Id: Ic4139af84797f45739fdf6aaaa10393e858fa870
Original commit hash: f708679ae3b3e6eb608c6a32b0140ff76223d7fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 448a12417eb57f88bb950fc1f262e0cf6b932617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:24 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Remove unused APIs from PchSerialIOUartLib

Remove functions:
- PchSerialIoUartInit
- PchSerialIoUartOut
- PchSerialIoUartIn
- PchSerialIoUartPoll

Hsd-es-id: 1409688974
Original commit date: Fri Jul 19 13:00:10 2019 -0700
Change-Id: Ibfd1735d3b49649f041d7bf5477c1039dcdccc49
Original commit hash: 82a1f8cc5a75338462b5e6e9b2925e722b017c98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
ClientOneSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 204abd5cc5fb76021f579c18c04f882d3701e3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:23 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Add support for  DIMM Vref changes in Desktop

- Added support for per-DIMM Vref register fields introduced
  on TGL-H. This implementation is based on the per-DIMM.
  Vref GetSet implementation from ICL.
- Removed register accesses to MR2_SHADOW MC register for
  TGL-H. This register is removed on TGL-P0.
- Enabled LocalStub support for TGL-P0 registers
- Added NoAdj MRC Hash bit to allow GetSets to turn
  off register offset adjustment on demand.
- Split MrcSaveRestore tables to prevent writing to
  registers that do no exist on the run-time architecture
  (TGL-U\Y vs TGL-h).
- Added workaround for Simics bug that causes MrcNormalMode
  function to hang:
  https://hsdes.intel.com/appstore/article/#/2207961965

Hsd-es-id: 2207692391
Original commit date: Tue Jul 9 16:02:29 2019 -0700
Change-Id: Ic8c00db7ad7c4b47211bfe1915efe11b26fc2f8a
Original commit hash: 2e5b2602533bda05f80604b0ce31695e1f137dd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f3ac9d43cdb51353ecf0144478b660fa83bbad95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 22 10:02:28 2019 +0000
Original commit date: Mon Jul 22 10:02:28 2019 +0000
Original commit hash: c9ec2831d4165a6a002324a74b011bddde42a64a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2919d4dbf5d89ed1b6d46f20dd57c50d6d13913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:14 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Fix Read/Write Timing Centering 2D and PBD

GetSet Update:
  Use Controller, Channel, Rank, Strobe instead of TransController, TransChannel, TransRank, TransStrobe for MrcGetSetUpdateHost.
  Update host structures RxDqPb and TxDqPb center only when GSM_UPDATE_HOST is set.
  Renamed RxDqBit to RxDqsBit

MrcGetMarginBit Update:
  Added new macro to allow compile time removal of algorithm debug prints.
  Cleaned up unused code.
  Removed PerBitDelayMid and PerBitDelayMax
  Added sign logic into direction selection after point test
  Cap PBD (Max and Min) for each direction
  Updated the code to remove MinMargin and drop speckle check since it cannot cover all speckle cases.
  Updated the change to CMargin to include the sign information when making the decision:
    For Left edge we increment PBD when failing and decrement PBD when passing.
    For Right edge we increment PBD when passing and decrement PBD when failing.
  MarginBit is updated to the current CMargin if the point is a pass.

DataTimeCentering2D Update:
  Disable ResetPerBit
  Removed Weight math from PBD code as there is no EH/EW weights being calculated.
  Renamed debug print "Wtd Ctr" to "Per Bit Offset".
    Table now prints the offset applied to the Per Bit code as a signed decimal.
  Removed DivBy math from final PBD calculation as it used EH/EW which aren't calculated.
  Added Final programming printing section with Start/Stop tags.
  Removed MaxMargin from PBD programming

Fixed initial TX DQ/DQS PBD placement:
  Original code placed them in the middle of their range, but TxDQS has less range than TxDQ.
  TxDqBitPi uses the same value as TxDQS to keep a matched delay in both paths.

Hsd-es-id: 2207756005, 2207801147
Original commit date: Fri Jun 28 17:43:36 2019 +0800
Change-Id: I13f40c246419621da530b6c07b48381e0913aaa6
Original commit hash: 3e4d51caa206ba705215da81d0bc2c42bf067d04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 49a81e4404f3bd43f2c9a2e516c7acfa35894669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 19 11:55:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Jul 22 01:28:07 2019 -0700
Original commit date: Mon Jul 22 01:28:07 2019 -0700
Original commit hash: 8f747955d55ef0b6afe3286e0e5acb4a2aa5131b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
