// Seed: 2223025721
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    input supply1 id_15
);
  wire id_17;
  assign id_8 = 1 ? id_12 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output wor id_4,
    output tri id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wor id_8
);
  assign id_4 = id_8 - id_3;
  assign id_6 = id_3;
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_8, id_4, id_8, id_1, id_4, id_7, id_1, id_7, id_3, id_8, id_1, id_8, id_3
  );
  wire id_11;
  assign id_5 = 1;
  wire id_12;
  integer id_13 = 1;
endmodule
