
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2e8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800d470  0800d470  0000e470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d934  0800d934  0000f178  2**0
                  CONTENTS
  4 .ARM          00000008  0800d934  0800d934  0000e934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d93c  0800d93c  0000f178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d93c  0800d93c  0000e93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d940  0800d940  0000e940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800d944  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f178  2**0
                  CONTENTS
 10 .bss          00002478  20000178  20000178  0000f178  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200025f0  200025f0  0000f178  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f178  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ac68  00000000  00000000  0000f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004661  00000000  00000000  00029e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001778  00000000  00000000  0002e478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000120d  00000000  00000000  0002fbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025353  00000000  00000000  00030dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ee6f  00000000  00000000  00056150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d11f7  00000000  00000000  00074fbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001461b6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006148  00000000  00000000  001461fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  0014c344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000178 	.word	0x20000178
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d458 	.word	0x0800d458

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000017c 	.word	0x2000017c
 80001c4:	0800d458 	.word	0x0800d458

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
Axis_Config_t Rotbot_axis_target[NUM_AXIT_ROBOT]={0,};
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f005 ff52 	bl	8006368 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f005 ff4e 	bl	8006368 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f005 ff4a 	bl	8006368 <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f005 ff3a 	bl	8006368 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f005 ff36 	bl	8006368 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 ff32 	bl	8006368 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000418 	.word	0x20000418
 8000524:	20000460 	.word	0x20000460
 8000528:	20000388 	.word	0x20000388
 800052c:	200004f0 	.word	0x200004f0
 8000530:	200003d0 	.word	0x200003d0
 8000534:	20000340 	.word	0x20000340

08000538 <Copy_target_fromPC>:
void Copy_target_fromPC(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e04f      	b.n	80005e4 <Copy_target_fromPC+0xac>
	{
		Rotbot_axis_target[i].target_position = Get_Holding_Registers(Rotbot_axis[i].indexaxis);
 8000544:	4a2b      	ldr	r2, [pc, #172]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3340      	adds	r3, #64	@ 0x40
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f00c fa6b 	bl	800ca30 <Get_Holding_Registers>
 800055a:	4603      	mov	r3, r0
 800055c:	ee07 3a90 	vmov	s15, r3
 8000560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000564:	4924      	ldr	r1, [pc, #144]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	4613      	mov	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	4413      	add	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	440b      	add	r3, r1
 8000572:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].target_speed=     Get_Holding_Registers(Rotbot_axis[i].indexaxis +1);
 8000576:	4a1f      	ldr	r2, [pc, #124]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	214c      	movs	r1, #76	@ 0x4c
 800057c:	fb01 f303 	mul.w	r3, r1, r3
 8000580:	4413      	add	r3, r2
 8000582:	3340      	adds	r3, #64	@ 0x40
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	f00c fa50 	bl	800ca30 <Get_Holding_Registers>
 8000590:	4603      	mov	r3, r0
 8000592:	ee07 3a90 	vmov	s15, r3
 8000596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800059a:	4917      	ldr	r1, [pc, #92]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	4613      	mov	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4413      	add	r3, r2
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	440b      	add	r3, r1
 80005a8:	3304      	adds	r3, #4
 80005aa:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].max_limit =       Get_Holding_Registers(Rotbot_axis[i].indexaxis +2);
 80005ae:	4a11      	ldr	r2, [pc, #68]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	214c      	movs	r1, #76	@ 0x4c
 80005b4:	fb01 f303 	mul.w	r3, r1, r3
 80005b8:	4413      	add	r3, r2
 80005ba:	3340      	adds	r3, #64	@ 0x40
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	3302      	adds	r3, #2
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f00c fa34 	bl	800ca30 <Get_Holding_Registers>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4618      	mov	r0, r3
 80005cc:	490a      	ldr	r1, [pc, #40]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	4613      	mov	r3, r2
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	4413      	add	r3, r2
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	440b      	add	r3, r1
 80005da:	3308      	adds	r3, #8
 80005dc:	6018      	str	r0, [r3, #0]
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3301      	adds	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	ddac      	ble.n	8000544 <Copy_target_fromPC+0xc>
	}
}
 80005ea:	bf00      	nop
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000194 	.word	0x20000194
 80005f8:	20000278 	.word	0x20000278

080005fc <Reset_position>:
void Reset_position(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 8000602:	2300      	movs	r3, #0
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	e067      	b.n	80006d8 <Reset_position+0xdc>
	{
		Rotbot_axis[i].current_pos =0x00U;
 8000608:	4a38      	ldr	r2, [pc, #224]	@ (80006ec <Reset_position+0xf0>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	214c      	movs	r1, #76	@ 0x4c
 800060e:	fb01 f303 	mul.w	r3, r1, r3
 8000612:	4413      	add	r3, r2
 8000614:	3314      	adds	r3, #20
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 800061a:	4a34      	ldr	r2, [pc, #208]	@ (80006ec <Reset_position+0xf0>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	214c      	movs	r1, #76	@ 0x4c
 8000620:	fb01 f303 	mul.w	r3, r1, r3
 8000624:	4413      	add	r3, r2
 8000626:	3318      	adds	r3, #24
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 800062c:	4a2f      	ldr	r2, [pc, #188]	@ (80006ec <Reset_position+0xf0>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	214c      	movs	r1, #76	@ 0x4c
 8000632:	fb01 f303 	mul.w	r3, r1, r3
 8000636:	4413      	add	r3, r2
 8000638:	3324      	adds	r3, #36	@ 0x24
 800063a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800063e:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 8000640:	4a2a      	ldr	r2, [pc, #168]	@ (80006ec <Reset_position+0xf0>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	214c      	movs	r1, #76	@ 0x4c
 8000646:	fb01 f303 	mul.w	r3, r1, r3
 800064a:	4413      	add	r3, r2
 800064c:	3328      	adds	r3, #40	@ 0x28
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000652:	4a26      	ldr	r2, [pc, #152]	@ (80006ec <Reset_position+0xf0>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	214c      	movs	r1, #76	@ 0x4c
 8000658:	fb01 f303 	mul.w	r3, r1, r3
 800065c:	4413      	add	r3, r2
 800065e:	332c      	adds	r3, #44	@ 0x2c
 8000660:	f04f 0200 	mov.w	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 8000666:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <Reset_position+0xf0>)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	214c      	movs	r1, #76	@ 0x4c
 800066c:	fb01 f303 	mul.w	r3, r1, r3
 8000670:	4413      	add	r3, r2
 8000672:	3331      	adds	r3, #49	@ 0x31
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000678:	4a1c      	ldr	r2, [pc, #112]	@ (80006ec <Reset_position+0xf0>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	214c      	movs	r1, #76	@ 0x4c
 800067e:	fb01 f303 	mul.w	r3, r1, r3
 8000682:	4413      	add	r3, r2
 8000684:	3334      	adds	r3, #52	@ 0x34
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 800068a:	4a18      	ldr	r2, [pc, #96]	@ (80006ec <Reset_position+0xf0>)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	214c      	movs	r1, #76	@ 0x4c
 8000690:	fb01 f303 	mul.w	r3, r1, r3
 8000694:	4413      	add	r3, r2
 8000696:	3320      	adds	r3, #32
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 800069c:	4a13      	ldr	r2, [pc, #76]	@ (80006ec <Reset_position+0xf0>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	214c      	movs	r1, #76	@ 0x4c
 80006a2:	fb01 f303 	mul.w	r3, r1, r3
 80006a6:	4413      	add	r3, r2
 80006a8:	3330      	adds	r3, #48	@ 0x30
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 80006ae:	4a0f      	ldr	r2, [pc, #60]	@ (80006ec <Reset_position+0xf0>)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	214c      	movs	r1, #76	@ 0x4c
 80006b4:	fb01 f303 	mul.w	r3, r1, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	3338      	adds	r3, #56	@ 0x38
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 80006c0:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <Reset_position+0xf0>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	214c      	movs	r1, #76	@ 0x4c
 80006c6:	fb01 f303 	mul.w	r3, r1, r3
 80006ca:	4413      	add	r3, r2
 80006cc:	3332      	adds	r3, #50	@ 0x32
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	3301      	adds	r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b02      	cmp	r3, #2
 80006dc:	dd94      	ble.n	8000608 <Reset_position+0xc>
	}
}
 80006de:	bf00      	nop
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	20000194 	.word	0x20000194

080006f0 <Robot_Init>:
void Robot_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 80006f4:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <Robot_Init+0xa0>)
 80006f6:	4a27      	ldr	r2, [pc, #156]	@ (8000794 <Robot_Init+0xa4>)
 80006f8:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 80006fa:	4b25      	ldr	r3, [pc, #148]	@ (8000790 <Robot_Init+0xa0>)
 80006fc:	4a26      	ldr	r2, [pc, #152]	@ (8000798 <Robot_Init+0xa8>)
 80006fe:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 8000700:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <Robot_Init+0xa0>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000706:	4b22      	ldr	r3, [pc, #136]	@ (8000790 <Robot_Init+0xa0>)
 8000708:	2204      	movs	r2, #4
 800070a:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 800070c:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <Robot_Init+0xa0>)
 800070e:	4a23      	ldr	r2, [pc, #140]	@ (800079c <Robot_Init+0xac>)
 8000710:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=&Rotbot_axis_target[AXIT_X_ROBOT].max_limit;
 8000712:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <Robot_Init+0xa0>)
 8000714:	4a22      	ldr	r2, [pc, #136]	@ (80007a0 <Robot_Init+0xb0>)
 8000716:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_X_ROBOT].indexaxis=0x00U;
 8000718:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <Robot_Init+0xa0>)
 800071a:	2200      	movs	r2, #0
 800071c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <Robot_Init+0xa0>)
 8000722:	4a20      	ldr	r2, [pc, #128]	@ (80007a4 <Robot_Init+0xb4>)
 8000724:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <Robot_Init+0xa0>)
 8000728:	4a1f      	ldr	r2, [pc, #124]	@ (80007a8 <Robot_Init+0xb8>)
 800072a:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <Robot_Init+0xa0>)
 800072e:	2200      	movs	r2, #0
 8000730:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <Robot_Init+0xa0>)
 8000734:	2200      	movs	r2, #0
 8000736:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <Robot_Init+0xa0>)
 800073a:	4a1c      	ldr	r2, [pc, #112]	@ (80007ac <Robot_Init+0xbc>)
 800073c:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=&Rotbot_axis_target[AXIT_Y_ROBOT].max_limit;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <Robot_Init+0xa0>)
 8000740:	4a1b      	ldr	r2, [pc, #108]	@ (80007b0 <Robot_Init+0xc0>)
 8000742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Y_ROBOT].indexaxis=0x03U;
 8000746:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <Robot_Init+0xa0>)
 8000748:	2203      	movs	r2, #3
 800074a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <Robot_Init+0xa0>)
 8000750:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <Robot_Init+0xc4>)
 8000752:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <Robot_Init+0xa0>)
 8000758:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <Robot_Init+0xc8>)
 800075a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <Robot_Init+0xa0>)
 8000760:	2208      	movs	r2, #8
 8000762:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <Robot_Init+0xa0>)
 8000768:	2200      	movs	r2, #0
 800076a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <Robot_Init+0xa0>)
 8000770:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <Robot_Init+0xcc>)
 8000772:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=&Rotbot_axis_target[AXIT_Z_ROBOT].max_limit;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <Robot_Init+0xa0>)
 8000778:	4a11      	ldr	r2, [pc, #68]	@ (80007c0 <Robot_Init+0xd0>)
 800077a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Rotbot_axis[AXIT_Z_ROBOT].indexaxis=0x06U;
 800077e:	4b04      	ldr	r3, [pc, #16]	@ (8000790 <Robot_Init+0xa0>)
 8000780:	2206      	movs	r2, #6
 8000782:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	Reset_position();
 8000786:	f7ff ff39 	bl	80005fc <Reset_position>
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000194 	.word	0x20000194
 8000794:	20000340 	.word	0x20000340
 8000798:	20000388 	.word	0x20000388
 800079c:	08001651 	.word	0x08001651
 80007a0:	20000280 	.word	0x20000280
 80007a4:	200003d0 	.word	0x200003d0
 80007a8:	20000460 	.word	0x20000460
 80007ac:	0800168d 	.word	0x0800168d
 80007b0:	2000028c 	.word	0x2000028c
 80007b4:	200004f0 	.word	0x200004f0
 80007b8:	20000418 	.word	0x20000418
 80007bc:	080016c5 	.word	0x080016c5
 80007c0:	20000298 	.word	0x20000298

080007c4 <MC_MoveAbsolute>:
    axis->counter_pos=0x00U;
    axis->current_speed=SET_SPEED_1000HZ;
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b07      	cmp	r3, #7
 80007da:	d077      	beq.n	80008cc <MC_MoveAbsolute+0x108>
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d071      	beq.n	80008cc <MC_MoveAbsolute+0x108>

		// 2. Gán các tham số mục tiêu
		if(pos >= *(axis->max_axis)) pos= *(axis->max_axis);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	db03      	blt.n	80007fc <MC_MoveAbsolute+0x38>
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	60bb      	str	r3, [r7, #8]
		if(pos <= 0x00U) pos=100U;// tránh chạm home liên tục sinh ngắt
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d101      	bne.n	8000806 <MC_MoveAbsolute+0x42>
 8000802:	2364      	movs	r3, #100	@ 0x64
 8000804:	60bb      	str	r3, [r7, #8]
		axis->target_pos = pos;
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	68ba      	ldr	r2, [r7, #8]
 800080a:	619a      	str	r2, [r3, #24]
		axis->target_speed = speed;
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
		axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a30      	ldr	r2, [pc, #192]	@ (80008d8 <MC_MoveAbsolute+0x114>)
 8000816:	fba2 2303 	umull	r2, r3, r2, r3
 800081a:	099b      	lsrs	r3, r3, #6
 800081c:	3b01      	subs	r3, #1
 800081e:	4a2f      	ldr	r2, [pc, #188]	@ (80008dc <MC_MoveAbsolute+0x118>)
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4413      	add	r3, r2
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	62da      	str	r2, [r3, #44]	@ 0x2c
		// 3. Xác định hướng di chuyển
		if (axis->target_pos > axis->current_pos) {
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	699a      	ldr	r2, [r3, #24]
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	695b      	ldr	r3, [r3, #20]
 8000832:	429a      	cmp	r2, r3
 8000834:	dd04      	ble.n	8000840 <MC_MoveAbsolute+0x7c>
			axis->direction = 0x00; // Chạy tiến
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2200      	movs	r2, #0
 800083a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800083e:	e009      	b.n	8000854 <MC_MoveAbsolute+0x90>
		} else if (axis->target_pos < axis->current_pos) {
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	699a      	ldr	r2, [r3, #24]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	429a      	cmp	r2, r3
 800084a:	da41      	bge.n	80008d0 <MC_MoveAbsolute+0x10c>
			axis->direction = 0x01; // Chạy lùi
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2201      	movs	r2, #1
 8000850:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		} else
		{
			return; // Đã ở đúng vị trí
		}
	    //  Chọn hướng đi cho chân DIR
		if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	691b      	ldr	r3, [r3, #16]
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800085e:	4610      	mov	r0, r2
 8000860:	4798      	blx	r3
 8000862:	4603      	mov	r3, r0
 8000864:	461a      	mov	r2, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800086c:	429a      	cmp	r2, r3
 800086e:	d006      	beq.n	800087e <MC_MoveAbsolute+0xba>
		{
			axis->Set_Direction_Pin(axis->direction);
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	691b      	ldr	r3, [r3, #16]
 8000874:	68fa      	ldr	r2, [r7, #12]
 8000876:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800087a:	4610      	mov	r0, r2
 800087c:	4798      	blx	r3
		}
		axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	699a      	ldr	r2, [r3, #24]
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	429a      	cmp	r2, r3
 8000888:	dd05      	ble.n	8000896 <MC_MoveAbsolute+0xd2>
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	699a      	ldr	r2, [r3, #24]
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	e004      	b.n	80008a0 <MC_MoveAbsolute+0xdc>
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	695a      	ldr	r2, [r3, #20]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	61d3      	str	r3, [r2, #28]
		// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
		axis->state = START_RUN;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2201      	movs	r2, #1
 80008a8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->busy = 0x01U;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	2201      	movs	r2, #1
 80008b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		axis->done = 0x00U;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	2200      	movs	r2, #0
 80008b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	    axis->counter_pos=0x00U;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2200      	movs	r2, #0
 80008c0:	621a      	str	r2, [r3, #32]
	    axis->current_speed=SET_SPEED_1000HZ;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80008ca:	e002      	b.n	80008d2 <MC_MoveAbsolute+0x10e>
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008cc:	bf00      	nop
 80008ce:	e000      	b.n	80008d2 <MC_MoveAbsolute+0x10e>
			return; // Đã ở đúng vị trí
 80008d0:	bf00      	nop
	    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 80008d2:	3710      	adds	r7, #16
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	10624dd3 	.word	0x10624dd3
 80008dc:	0800d4b8 	.word	0x0800d4b8

080008e0 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2200      	movs	r2, #0
 80008f0:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2200      	movs	r2, #0
 80008fa:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	69da      	ldr	r2, [r3, #28]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d106      	bne.n	8000928 <Timer_PWM_Chanal_Start+0x48>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	69da      	ldr	r2, [r3, #28]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	635a      	str	r2, [r3, #52]	@ 0x34
 8000926:	e01e      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d107      	bne.n	8000940 <Timer_PWM_Chanal_Start+0x60>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69d9      	ldr	r1, [r3, #28]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	460b      	mov	r3, r1
 800093c:	6393      	str	r3, [r2, #56]	@ 0x38
 800093e:	e012      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	2b08      	cmp	r3, #8
 8000946:	d107      	bne.n	8000958 <Timer_PWM_Chanal_Start+0x78>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	69d9      	ldr	r1, [r3, #28]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	460b      	mov	r3, r1
 8000954:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000956:	e006      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	69d9      	ldr	r1, [r3, #28]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	460b      	mov	r3, r1
 8000964:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2201      	movs	r2, #1
 800096e:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000984:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <Timer_PWM_Chanal_Start+0xbc>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000998:	635a      	str	r2, [r3, #52]	@ 0x34
 800099a:	e01b      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	2b04      	cmp	r3, #4
 80009a2:	d106      	bne.n	80009b2 <Timer_PWM_Chanal_Start+0xd2>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009ae:	6393      	str	r3, [r2, #56]	@ 0x38
 80009b0:	e010      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	2b08      	cmp	r3, #8
 80009b8:	d106      	bne.n	80009c8 <Timer_PWM_Chanal_Start+0xe8>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009c6:	e005      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009d2:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2201      	movs	r2, #1
 80009dc:	615a      	str	r2, [r3, #20]
}
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d036      	beq.n	8000a6c <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689b      	ldr	r3, [r3, #8]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d105      	bne.n	8000a12 <MC_MoveHomeAbsolute+0x28>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a10:	e018      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d105      	bne.n	8000a26 <MC_MoveHomeAbsolute+0x3c>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	2300      	movs	r3, #0
 8000a22:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a24:	e00e      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	2b08      	cmp	r3, #8
 8000a2c:	d105      	bne.n	8000a3a <MC_MoveHomeAbsolute+0x50>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	2300      	movs	r3, #0
 8000a36:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000a38:	e004      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	695a      	ldr	r2, [r3, #20]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f042 0201 	orr.w	r2, r2, #1
 8000a56:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 8000a6c:	2301      	movs	r3, #1
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 8000a80:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <Interrup_gpio_OX+0x88>)
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	4a1f      	ldr	r2, [pc, #124]	@ (8000b04 <Interrup_gpio_OX+0x88>)
 8000a86:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a8a:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d105      	bne.n	8000aa0 <Interrup_gpio_OX+0x24>
 8000a94:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9e:	e018      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	2b04      	cmp	r3, #4
 8000aa6:	d105      	bne.n	8000ab4 <Interrup_gpio_OX+0x38>
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	6393      	str	r3, [r2, #56]	@ 0x38
 8000ab2:	e00e      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2b08      	cmp	r3, #8
 8000aba:	d105      	bne.n	8000ac8 <Interrup_gpio_OX+0x4c>
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000ac6:	e004      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	695a      	ldr	r2, [r3, #20]
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f042 0201 	orr.w	r2, r2, #1
 8000ae4:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000af4:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	40020000 	.word	0x40020000
 8000b08:	20000194 	.word	0x20000194

08000b0c <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000b10:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <Interrup_gpio_OY+0x8c>)
 8000b12:	695b      	ldr	r3, [r3, #20]
 8000b14:	4a20      	ldr	r2, [pc, #128]	@ (8000b98 <Interrup_gpio_OY+0x8c>)
 8000b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b1a:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d105      	bne.n	8000b30 <Interrup_gpio_OY+0x24>
 8000b24:	4b1d      	ldr	r3, [pc, #116]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2e:	e018      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b30:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b34:	2b04      	cmp	r3, #4
 8000b36:	d105      	bne.n	8000b44 <Interrup_gpio_OY+0x38>
 8000b38:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b42:	e00e      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b48:	2b08      	cmp	r3, #8
 8000b4a:	d105      	bne.n	8000b58 <Interrup_gpio_OY+0x4c>
 8000b4c:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b56:	e004      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b62:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	695a      	ldr	r2, [r3, #20]
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f042 0201 	orr.w	r2, r2, #1
 8000b74:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000b86:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	20000194 	.word	0x20000194

08000ba0 <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000ba4:	4b26      	ldr	r3, [pc, #152]	@ (8000c40 <Interrup_gpio_OZ+0xa0>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
 8000ba8:	4a25      	ldr	r2, [pc, #148]	@ (8000c40 <Interrup_gpio_OZ+0xa0>)
 8000baa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bae:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d106      	bne.n	8000bc8 <Interrup_gpio_OZ+0x28>
 8000bba:	4b22      	ldr	r3, [pc, #136]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bc6:	e01d      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	d106      	bne.n	8000be0 <Interrup_gpio_OZ+0x40>
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bde:	e011      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000be0:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000be2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d106      	bne.n	8000bf8 <Interrup_gpio_OZ+0x58>
 8000bea:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000bf6:	e005      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	2300      	movs	r3, #0
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	695a      	ldr	r2, [r3, #20]
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f042 0201 	orr.w	r2, r2, #1
 8000c1a:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000c24:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	40020800 	.word	0x40020800
 8000c44:	20000194 	.word	0x20000194

08000c48 <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d10b      	bne.n	8000c70 <Motor_Busy+0x28>
 8000c58:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c5a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d105      	bne.n	8000c70 <Motor_Busy+0x28>
 8000c64:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c66:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <Motor_Busy+0x2c>
 8000c70:	2301      	movs	r3, #1
 8000c72:	e000      	b.n	8000c76 <Motor_Busy+0x2e>
 8000c74:	2300      	movs	r3, #0
 8000c76:	b2db      	uxtb	r3, r3
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	20000194 	.word	0x20000194

08000c88 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint16_t time=0x00U;
	if( *home_tep == 0x01)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d105      	bne.n	8000ca6 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000c9a:	4ba3      	ldr	r3, [pc, #652]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000ca6:	4ba0      	ldr	r3, [pc, #640]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	2b03      	cmp	r3, #3
 8000cae:	f200 81a4 	bhi.w	8000ffa <Move_Home_3Step+0x372>
 8000cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb8 <Move_Home_3Step+0x30>)
 8000cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb8:	08000cc9 	.word	0x08000cc9
 8000cbc:	08000d6d 	.word	0x08000d6d
 8000cc0:	08000e75 	.word	0x08000e75
 8000cc4:	08000f45 	.word	0x08000f45
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000cc8:	4b98      	ldr	r3, [pc, #608]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d125      	bne.n	8000d1c <Move_Home_3Step+0x94>
			{
				if(Motor_Busy()==0x00U)
 8000cd0:	f7ff ffba 	bl	8000c48 <Motor_Busy>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d120      	bne.n	8000d1c <Move_Home_3Step+0x94>
				{
					Rotbot_axis[2].current_pos=13000U;
 8000cda:	4b95      	ldr	r3, [pc, #596]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000cdc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000ce0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_Z_ROBOT)==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,5000U);// di chuyển về home
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f000 ff53 	bl	8001b90 <Get_State_Sensor>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d105      	bne.n	8000cfc <Move_Home_3Step+0x74>
 8000cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	488f      	ldr	r0, [pc, #572]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000cf8:	f7ff fd64 	bl	80007c4 <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000cfc:	4b8e      	ldr	r3, [pc, #568]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	4b8c      	ldr	r3, [pc, #560]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d06:	801a      	strh	r2, [r3, #0]
 8000d08:	4b8b      	ldr	r3, [pc, #556]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d905      	bls.n	8000d1c <Move_Home_3Step+0x94>
					{
						onetime=0x01U;
 8000d10:	4b86      	ldr	r3, [pc, #536]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000d16:	4b88      	ldr	r3, [pc, #544]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);// nếu chạm home thì dừng
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f000 ff37 	bl	8001b90 <Get_State_Sensor>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <Move_Home_3Step+0xa6>
 8000d28:	4882      	ldr	r0, [pc, #520]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000d2a:	f7ff fe5e 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000d2e:	f7ff ff8b 	bl	8000c48 <Motor_Busy>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d115      	bne.n	8000d64 <Move_Home_3Step+0xdc>
			{
				if(++time>=1000U)
 8000d38:	4b80      	ldr	r3, [pc, #512]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b7e      	ldr	r3, [pc, #504]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d42:	801a      	strh	r2, [r3, #0]
 8000d44:	4b7d      	ldr	r3, [pc, #500]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d4c:	f0c0 8157 	bcc.w	8000ffe <Move_Home_3Step+0x376>
				{
					time =0x00U;
 8000d50:	4b7a      	ldr	r3, [pc, #488]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	801a      	strh	r2, [r3, #0]
					step=0x02U;
 8000d56:	4b74      	ldr	r3, [pc, #464]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000d5c:	4b73      	ldr	r3, [pc, #460]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000d62:	e14c      	b.n	8000ffe <Move_Home_3Step+0x376>
			else time=0x00U;
 8000d64:	4b75      	ldr	r3, [pc, #468]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	801a      	strh	r2, [r3, #0]
		break;
 8000d6a:	e148      	b.n	8000ffe <Move_Home_3Step+0x376>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d145      	bne.n	8000e00 <Move_Home_3Step+0x178>
			{
				if(Motor_Busy()==0x00U)
 8000d74:	f7ff ff68 	bl	8000c48 <Motor_Busy>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d140      	bne.n	8000e00 <Move_Home_3Step+0x178>
				{
					Rotbot_axis[0].current_pos=55000U;
 8000d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d80:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000d84:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos=28000U;
 8000d86:	4b6a      	ldr	r3, [pc, #424]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d88:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000d8c:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos=13000U;
 8000d8e:	4b68      	ldr	r3, [pc, #416]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d90:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000d94:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_X_ROBOT) ==0x00U ) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1500U);
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 fef9 	bl	8001b90 <Get_State_Sensor>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d105      	bne.n	8000db0 <Move_Home_3Step+0x128>
 8000da4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000da8:	2100      	movs	r1, #0
 8000daa:	4861      	ldr	r0, [pc, #388]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000dac:	f7ff fd0a 	bl	80007c4 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f000 feed 	bl	8001b90 <Get_State_Sensor>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d105      	bne.n	8000dc8 <Move_Home_3Step+0x140>
 8000dbc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	485f      	ldr	r0, [pc, #380]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000dc4:	f7ff fcfe 	bl	80007c4 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1500U);
 8000dc8:	2002      	movs	r0, #2
 8000dca:	f000 fee1 	bl	8001b90 <Get_State_Sensor>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d105      	bne.n	8000de0 <Move_Home_3Step+0x158>
 8000dd4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4856      	ldr	r0, [pc, #344]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000ddc:	f7ff fcf2 	bl	80007c4 <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000de0:	4b55      	ldr	r3, [pc, #340]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	4b53      	ldr	r3, [pc, #332]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dea:	801a      	strh	r2, [r3, #0]
 8000dec:	4b52      	ldr	r3, [pc, #328]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d905      	bls.n	8000e00 <Move_Home_3Step+0x178>
					{
				    	onetime=0x01U;
 8000df4:	4b4d      	ldr	r3, [pc, #308]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 fec5 	bl	8001b90 <Get_State_Sensor>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d002      	beq.n	8000e12 <Move_Home_3Step+0x18a>
 8000e0c:	4848      	ldr	r0, [pc, #288]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e0e:	f7ff fdec 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f000 febc 	bl	8001b90 <Get_State_Sensor>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <Move_Home_3Step+0x19c>
 8000e1e:	4848      	ldr	r0, [pc, #288]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000e20:	f7ff fde3 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000e24:	2002      	movs	r0, #2
 8000e26:	f000 feb3 	bl	8001b90 <Get_State_Sensor>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <Move_Home_3Step+0x1ae>
 8000e30:	4840      	ldr	r0, [pc, #256]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000e32:	f7ff fdda 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000e36:	f7ff ff07 	bl	8000c48 <Motor_Busy>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d115      	bne.n	8000e6c <Move_Home_3Step+0x1e4>
			{
				if(++time>=1000U)
 8000e40:	4b3e      	ldr	r3, [pc, #248]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4b3c      	ldr	r3, [pc, #240]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e4a:	801a      	strh	r2, [r3, #0]
 8000e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e54:	f0c0 80d5 	bcc.w	8001002 <Move_Home_3Step+0x37a>
				{
					time =0x00U;
 8000e58:	4b38      	ldr	r3, [pc, #224]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
					step=0x03U;
 8000e5e:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000e60:	2203      	movs	r2, #3
 8000e62:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000e64:	4b31      	ldr	r3, [pc, #196]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000e6a:	e0ca      	b.n	8001002 <Move_Home_3Step+0x37a>
			else time=0x00U;
 8000e6c:	4b33      	ldr	r3, [pc, #204]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
		break;
 8000e72:	e0c6      	b.n	8001002 <Move_Home_3Step+0x37a>
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000e74:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d121      	bne.n	8000ec0 <Move_Home_3Step+0x238>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000e88:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000e90:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e94:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e98:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e9a:	f7ff fc93 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000e9e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000ea2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000ea6:	4826      	ldr	r0, [pc, #152]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000ea8:	f7ff fc8c 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000eac:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000eb0:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000eb4:	481f      	ldr	r0, [pc, #124]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000eb6:	f7ff fc85 	bl	80007c4 <MC_MoveAbsolute>
				onetime=0x01U;
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000ec0:	f7ff fec2 	bl	8000c48 <Motor_Busy>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f040 809d 	bne.w	8001006 <Move_Home_3Step+0x37e>
			{

				if(++time>=1000U)
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ed6:	801a      	strh	r2, [r3, #0]
 8000ed8:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ee0:	f0c0 8091 	bcc.w	8001006 <Move_Home_3Step+0x37e>
				{
					time =0x00U;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	801a      	strh	r2, [r3, #0]
					step=0x04U;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000eec:	2204      	movs	r2, #4
 8000eee:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f02:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f08:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f10:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000f12:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f14:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000f18:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f20:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
		}
		break;
 8000f24:	e06f      	b.n	8001006 <Move_Home_3Step+0x37e>
 8000f26:	bf00      	nop
 8000f28:	2000029c 	.word	0x2000029c
 8000f2c:	2000029d 	.word	0x2000029d
 8000f30:	20000194 	.word	0x20000194
 8000f34:	2000022c 	.word	0x2000022c
 8000f38:	2000029e 	.word	0x2000029e
 8000f3c:	200002a0 	.word	0x200002a0
 8000f40:	200001e0 	.word	0x200001e0
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000f44:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <Move_Home_3Step+0x390>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d120      	bne.n	8000f8e <Move_Home_3Step+0x306>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000f4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f50:	2100      	movs	r1, #0
 8000f52:	4832      	ldr	r0, [pc, #200]	@ (800101c <Move_Home_3Step+0x394>)
 8000f54:	f7ff fc36 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000f58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4830      	ldr	r0, [pc, #192]	@ (8001020 <Move_Home_3Step+0x398>)
 8000f60:	f7ff fc30 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000f64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f68:	2100      	movs	r1, #0
 8000f6a:	482e      	ldr	r0, [pc, #184]	@ (8001024 <Move_Home_3Step+0x39c>)
 8000f6c:	f7ff fc2a 	bl	80007c4 <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000f70:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <Move_Home_3Step+0x394>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000f78:	4b28      	ldr	r3, [pc, #160]	@ (800101c <Move_Home_3Step+0x394>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000f80:	4b26      	ldr	r3, [pc, #152]	@ (800101c <Move_Home_3Step+0x394>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000f88:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <Move_Home_3Step+0x390>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fdfe 	bl	8001b90 <Get_State_Sensor>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d002      	beq.n	8000fa0 <Move_Home_3Step+0x318>
 8000f9a:	4820      	ldr	r0, [pc, #128]	@ (800101c <Move_Home_3Step+0x394>)
 8000f9c:	f7ff fd25 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fdf5 	bl	8001b90 <Get_State_Sensor>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <Move_Home_3Step+0x32a>
 8000fac:	481c      	ldr	r0, [pc, #112]	@ (8001020 <Move_Home_3Step+0x398>)
 8000fae:	f7ff fd1c 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f000 fdec 	bl	8001b90 <Get_State_Sensor>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <Move_Home_3Step+0x33c>
 8000fbe:	4819      	ldr	r0, [pc, #100]	@ (8001024 <Move_Home_3Step+0x39c>)
 8000fc0:	f7ff fd13 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000fc4:	f7ff fe40 	bl	8000c48 <Motor_Busy>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d11d      	bne.n	800100a <Move_Home_3Step+0x382>
			{
				if(++time>=1000U)
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4b14      	ldr	r3, [pc, #80]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fd8:	801a      	strh	r2, [r3, #0]
 8000fda:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fe2:	d312      	bcc.n	800100a <Move_Home_3Step+0x382>
				{
					time =0x00U;
 8000fe4:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <Move_Home_3Step+0x390>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <Move_Home_3Step+0x3a4>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e009      	b.n	800100e <Move_Home_3Step+0x386>
			}
		}
		break;

		default:
		break;
 8000ffa:	bf00      	nop
 8000ffc:	e006      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8000ffe:	bf00      	nop
 8001000:	e004      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8001002:	bf00      	nop
 8001004:	e002      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8001006:	bf00      	nop
 8001008:	e000      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 800100a:	bf00      	nop
	}
	return 0x00U;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2000029d 	.word	0x2000029d
 800101c:	20000194 	.word	0x20000194
 8001020:	200001e0 	.word	0x200001e0
 8001024:	2000022c 	.word	0x2000022c
 8001028:	200002a0 	.word	0x200002a0
 800102c:	2000029c 	.word	0x2000029c

08001030 <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 800103c:	4b5d      	ldr	r3, [pc, #372]	@ (80011b4 <MC_MoveLinear+0x184>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	429a      	cmp	r2, r3
 8001044:	dd08      	ble.n	8001058 <MC_MoveLinear+0x28>
 8001046:	4b5b      	ldr	r3, [pc, #364]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001056:	e007      	b.n	8001068 <MC_MoveLinear+0x38>
 8001058:	4b56      	ldr	r3, [pc, #344]	@ (80011b4 <MC_MoveLinear+0x184>)
 800105a:	695a      	ldr	r2, [r3, #20]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001068:	edc7 7a07 	vstr	s15, [r7, #28]
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 800106c:	4b51      	ldr	r3, [pc, #324]	@ (80011b4 <MC_MoveLinear+0x184>)
 800106e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	429a      	cmp	r2, r3
 8001074:	dd08      	ble.n	8001088 <MC_MoveLinear+0x58>
 8001076:	4b4f      	ldr	r3, [pc, #316]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001086:	e007      	b.n	8001098 <MC_MoveLinear+0x68>
 8001088:	4b4a      	ldr	r3, [pc, #296]	@ (80011b4 <MC_MoveLinear+0x184>)
 800108a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001098:	edc7 7a06 	vstr	s15, [r7, #24]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 800109c:	ed97 7a07 	vldr	s14, [r7, #28]
 80010a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80010a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ac:	dd01      	ble.n	80010b2 <MC_MoveLinear+0x82>
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	e000      	b.n	80010b4 <MC_MoveLinear+0x84>
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,Rotbot_axis_target[2].target_speed);
 80010b6:	4b40      	ldr	r3, [pc, #256]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010b8:	edd3 7a07 	vldr	s15, [r3, #28]
 80010bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c0:	ee17 2a90 	vmov	r2, s15
 80010c4:	6879      	ldr	r1, [r7, #4]
 80010c6:	483d      	ldr	r0, [pc, #244]	@ (80011bc <MC_MoveLinear+0x18c>)
 80010c8:	f7ff fb7c 	bl	80007c4 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 80010cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80010d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	d101      	bne.n	80010de <MC_MoveLinear+0xae>
 80010da:	2300      	movs	r3, #0
 80010dc:	e065      	b.n	80011aa <MC_MoveLinear+0x17a>
	float freq_max =(float) (Rotbot_axis_target[0].target_speed > Rotbot_axis_target[1].target_speed) ? Rotbot_axis_target[0].target_speed : Rotbot_axis_target[1].target_speed;
 80010de:	4b36      	ldr	r3, [pc, #216]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80010e4:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010e6:	edd3 7a04 	vldr	s15, [r3, #16]
 80010ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	dd02      	ble.n	80010fa <MC_MoveLinear+0xca>
 80010f4:	4b30      	ldr	r3, [pc, #192]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	e001      	b.n	80010fe <MC_MoveLinear+0xce>
 80010fa:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010fc:	691b      	ldr	r3, [r3, #16]
 80010fe:	613b      	str	r3, [r7, #16]

	int32_t freqx=(int32_t)((freq_max*deltaX/Lmax));
 8001100:	ed97 7a04 	vldr	s14, [r7, #16]
 8001104:	edd7 7a07 	vldr	s15, [r7, #28]
 8001108:	ee67 6a27 	vmul.f32	s13, s14, s15
 800110c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001118:	ee17 3a90 	vmov	r3, s15
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24

	if(freqx > Rotbot_axis_target[0].target_speed) freqx=Rotbot_axis_target[0].target_speed;
 800111e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001128:	4b23      	ldr	r3, [pc, #140]	@ (80011b8 <MC_MoveLinear+0x188>)
 800112a:	edd3 7a01 	vldr	s15, [r3, #4]
 800112e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	dd07      	ble.n	8001148 <MC_MoveLinear+0x118>
 8001138:	4b1f      	ldr	r3, [pc, #124]	@ (80011b8 <MC_MoveLinear+0x188>)
 800113a:	edd3 7a01 	vldr	s15, [r3, #4]
 800113e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001142:	ee17 3a90 	vmov	r3, s15
 8001146:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t freqy=(int32_t)((freq_max*deltaY/Lmax));
 8001148:	ed97 7a04 	vldr	s14, [r7, #16]
 800114c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001150:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001154:	ed97 7a05 	vldr	s14, [r7, #20]
 8001158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001160:	ee17 3a90 	vmov	r3, s15
 8001164:	623b      	str	r3, [r7, #32]

	if(freqy > Rotbot_axis_target[1].target_speed) freqy=Rotbot_axis_target[1].target_speed;
 8001166:	6a3b      	ldr	r3, [r7, #32]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MC_MoveLinear+0x188>)
 8001172:	edd3 7a04 	vldr	s15, [r3, #16]
 8001176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800117a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117e:	dd07      	ble.n	8001190 <MC_MoveLinear+0x160>
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <MC_MoveLinear+0x188>)
 8001182:	edd3 7a04 	vldr	s15, [r3, #16]
 8001186:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118a:	ee17 3a90 	vmov	r3, s15
 800118e:	623b      	str	r3, [r7, #32]

	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	461a      	mov	r2, r3
 8001194:	68f9      	ldr	r1, [r7, #12]
 8001196:	4807      	ldr	r0, [pc, #28]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001198:	f7ff fb14 	bl	80007c4 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	461a      	mov	r2, r3
 80011a0:	68b9      	ldr	r1, [r7, #8]
 80011a2:	4807      	ldr	r0, [pc, #28]	@ (80011c0 <MC_MoveLinear+0x190>)
 80011a4:	f7ff fb0e 	bl	80007c4 <MC_MoveAbsolute>
	return 0x01U;
 80011a8:	2301      	movs	r3, #1
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3728      	adds	r7, #40	@ 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000194 	.word	0x20000194
 80011b8:	20000278 	.word	0x20000278
 80011bc:	2000022c 	.word	0x2000022c
 80011c0:	200001e0 	.word	0x200001e0

080011c4 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	603a      	str	r2, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
 80011d0:	460b      	mov	r3, r1
 80011d2:	71bb      	strb	r3, [r7, #6]
	switch(status)
 80011d4:	79bb      	ldrb	r3, [r7, #6]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d050      	beq.n	800127c <MC_MoveHandle+0xb8>
 80011da:	2b03      	cmp	r3, #3
 80011dc:	dc58      	bgt.n	8001290 <MC_MoveHandle+0xcc>
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d002      	beq.n	80011e8 <MC_MoveHandle+0x24>
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d018      	beq.n	8001218 <MC_MoveHandle+0x54>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 80011e6:	e053      	b.n	8001290 <MC_MoveHandle+0xcc>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*(*(Rotbot_axis[axis].max_axis)),3000U);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	224c      	movs	r2, #76	@ 0x4c
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	4a2a      	ldr	r2, [pc, #168]	@ (800129c <MC_MoveHandle+0xd8>)
 80011f2:	1898      	adds	r0, r3, r2
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a29      	ldr	r2, [pc, #164]	@ (800129c <MC_MoveHandle+0xd8>)
 80011f8:	214c      	movs	r1, #76	@ 0x4c
 80011fa:	fb01 f303 	mul.w	r3, r1, r3
 80011fe:	4413      	add	r3, r2
 8001200:	3344      	adds	r3, #68	@ 0x44
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	fb02 f303 	mul.w	r3, r2, r3
 800120c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fad7 	bl	80007c4 <MC_MoveAbsolute>
		break;
 8001216:	e03c      	b.n	8001292 <MC_MoveHandle+0xce>
			if(dir==0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d119      	bne.n	8001252 <MC_MoveHandle+0x8e>
				int32_t value = (Rotbot_axis[axis].current_pos > 10U) ? Rotbot_axis[axis].current_pos - 10U : 0x00U;
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	4a1e      	ldr	r2, [pc, #120]	@ (800129c <MC_MoveHandle+0xd8>)
 8001222:	214c      	movs	r1, #76	@ 0x4c
 8001224:	fb01 f303 	mul.w	r3, r1, r3
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b0a      	cmp	r3, #10
 8001230:	bf38      	it	cc
 8001232:	230a      	movcc	r3, #10
 8001234:	3b0a      	subs	r3, #10
 8001236:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	224c      	movs	r2, #76	@ 0x4c
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	4a16      	ldr	r2, [pc, #88]	@ (800129c <MC_MoveHandle+0xd8>)
 8001242:	4413      	add	r3, r2
 8001244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001248:	68f9      	ldr	r1, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff faba 	bl	80007c4 <MC_MoveAbsolute>
		break;
 8001250:	e01f      	b.n	8001292 <MC_MoveHandle+0xce>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 10U,5000U);
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	224c      	movs	r2, #76	@ 0x4c
 8001256:	fb02 f303 	mul.w	r3, r2, r3
 800125a:	4a10      	ldr	r2, [pc, #64]	@ (800129c <MC_MoveHandle+0xd8>)
 800125c:	1898      	adds	r0, r3, r2
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4a0e      	ldr	r2, [pc, #56]	@ (800129c <MC_MoveHandle+0xd8>)
 8001262:	214c      	movs	r1, #76	@ 0x4c
 8001264:	fb01 f303 	mul.w	r3, r1, r3
 8001268:	4413      	add	r3, r2
 800126a:	3314      	adds	r3, #20
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	330a      	adds	r3, #10
 8001270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001274:	4619      	mov	r1, r3
 8001276:	f7ff faa5 	bl	80007c4 <MC_MoveAbsolute>
		break;
 800127a:	e00a      	b.n	8001292 <MC_MoveHandle+0xce>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	224c      	movs	r2, #76	@ 0x4c
 8001280:	fb02 f303 	mul.w	r3, r2, r3
 8001284:	4a05      	ldr	r2, [pc, #20]	@ (800129c <MC_MoveHandle+0xd8>)
 8001286:	4413      	add	r3, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fbae 	bl	80009ea <MC_MoveHomeAbsolute>
		break;
 800128e:	e000      	b.n	8001292 <MC_MoveHandle+0xce>
		break;
 8001290:	bf00      	nop
	}
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000194 	.word	0x20000194

080012a0 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	3b01      	subs	r3, #1
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	f200 80ae 	bhi.w	800141c <Rotbot_controler+0x17c>
 80012c0:	a201      	add	r2, pc, #4	@ (adr r2, 80012c8 <Rotbot_controler+0x28>)
 80012c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c6:	bf00      	nop
 80012c8:	080012dd 	.word	0x080012dd
 80012cc:	0800130d 	.word	0x0800130d
 80012d0:	08001391 	.word	0x08001391
 80012d4:	080013af 	.word	0x080013af
 80012d8:	080013fb 	.word	0x080013fb
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff faff 	bl	80008e0 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d104      	bne.n	80012f8 <Rotbot_controler+0x58>
			{
				axis->state =HOME_STOPPING;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2205      	movs	r2, #5
 80012f2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80012f6:	e003      	b.n	8001300 <Rotbot_controler+0x60>
				//time1khz=0x00U;
			}
			else
			{
				axis->state = ACCELERATING;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2202      	movs	r2, #2
 80012fc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 800130a:	e08e      	b.n	800142a <Rotbot_controler+0x18a>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001310:	2b64      	cmp	r3, #100	@ 0x64
 8001312:	d916      	bls.n	8001342 <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a1a      	ldr	r2, [r3, #32]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001320:	1e5a      	subs	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2203      	movs	r2, #3
 800132a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001332:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001336:	d919      	bls.n	800136c <Rotbot_controler+0xcc>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001340:	e014      	b.n	800136c <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800134c:	4a92      	ldr	r2, [pc, #584]	@ (8001598 <Rotbot_controler+0x2f8>)
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	edd3 7a00 	vldr	s15, [r3]
 8001356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800135e:	ee17 3a90 	vmov	r3, s15
 8001362:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001366:	461a      	mov	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69db      	ldr	r3, [r3, #28]
 800137a:	461a      	mov	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	429a      	cmp	r2, r3
 8001384:	d84c      	bhi.n	8001420 <Rotbot_controler+0x180>
        	{
        		axis->state = DECELERATING;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2204      	movs	r2, #4
 800138a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 800138e:	e047      	b.n	8001420 <Rotbot_controler+0x180>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	461a      	mov	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	1ad2      	subs	r2, r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d83f      	bhi.n	8001424 <Rotbot_controler+0x184>
			{
        		axis->state = DECELERATING;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2204      	movs	r2, #4
 80013a8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 80013ac:	e03a      	b.n	8001424 <Rotbot_controler+0x184>
        case DECELERATING:
        	axis->ramp_time--;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013b2:	1e5a      	subs	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013bc:	2b00      	cmp	r3, #0
 80013be:	dc02      	bgt.n	80013c6 <Rotbot_controler+0x126>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ca:	2b64      	cmp	r3, #100	@ 0x64
 80013cc:	d82c      	bhi.n	8001428 <Rotbot_controler+0x188>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013d8:	4a6f      	ldr	r2, [pc, #444]	@ (8001598 <Rotbot_controler+0x2f8>)
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ea:	ee17 3a90 	vmov	r3, s15
 80013ee:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 80013f8:	e016      	b.n	8001428 <Rotbot_controler+0x188>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	461a      	mov	r2, r3
 8001400:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001404:	429a      	cmp	r2, r3
 8001406:	d904      	bls.n	8001412 <Rotbot_controler+0x172>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800140e:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 8001410:	e00b      	b.n	800142a <Rotbot_controler+0x18a>
				axis->current_speed =SET_SPEED_500HZ;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001418:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 800141a:	e006      	b.n	800142a <Rotbot_controler+0x18a>
        default:
            break;
 800141c:	bf00      	nop
 800141e:	e004      	b.n	800142a <Rotbot_controler+0x18a>
            break;
 8001420:	bf00      	nop
 8001422:	e002      	b.n	800142a <Rotbot_controler+0x18a>
        	break;
 8001424:	bf00      	nop
 8001426:	e000      	b.n	800142a <Rotbot_controler+0x18a>
        	break;
 8001428:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b01      	cmp	r3, #1
 8001434:	f040 80eb 	bne.w	800160e <Rotbot_controler+0x36e>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143c:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 8001440:	d936      	bls.n	80014b0 <Rotbot_controler+0x210>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001446:	461a      	mov	r2, r3
 8001448:	4b54      	ldr	r3, [pc, #336]	@ (800159c <Rotbot_controler+0x2fc>)
 800144a:	fbb3 f3f2 	udiv	r3, r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	62da      	str	r2, [r3, #44]	@ 0x2c
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d106      	bne.n	8001478 <Rotbot_controler+0x1d8>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68ba      	ldr	r2, [r7, #8]
 8001472:	0852      	lsrs	r2, r2, #1
 8001474:	635a      	str	r2, [r3, #52]	@ 0x34
 8001476:	e01b      	b.n	80014b0 <Rotbot_controler+0x210>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b04      	cmp	r3, #4
 800147e:	d106      	bne.n	800148e <Rotbot_controler+0x1ee>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	085b      	lsrs	r3, r3, #1
 800148a:	6393      	str	r3, [r2, #56]	@ 0x38
 800148c:	e010      	b.n	80014b0 <Rotbot_controler+0x210>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b08      	cmp	r3, #8
 8001494:	d106      	bne.n	80014a4 <Rotbot_controler+0x204>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	085b      	lsrs	r3, r3, #1
 80014a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80014a2:	e005      	b.n	80014b0 <Rotbot_controler+0x210>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	085b      	lsrs	r3, r3, #1
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b8:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d112      	bne.n	80014ea <Rotbot_controler+0x24a>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	6952      	ldr	r2, [r2, #20]
 80014d0:	4413      	add	r3, r2
 80014d2:	461a      	mov	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80014e2:	441a      	add	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	615a      	str	r2, [r3, #20]
 80014e8:	e011      	b.n	800150e <Rotbot_controler+0x26e>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6952      	ldr	r2, [r2, #20]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001508:	1a9a      	subs	r2, r3, r2
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Update_Input_Register(axis->indexaxis,axis->current_pos,axis->current_speed,(uint16_t)axis->state);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	695b      	ldr	r3, [r3, #20]
 8001520:	b299      	uxth	r1, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	b29a      	uxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f00b fa2c 	bl	800c98c <Update_Input_Register>
        axis->counter_pos = curent_counter;
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001540:	2b01      	cmp	r3, #1
 8001542:	d148      	bne.n	80015d6 <Rotbot_controler+0x336>
        {
        	axis->homing=0x00U;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->done = 0x00U;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d105      	bne.n	8001570 <Rotbot_controler+0x2d0>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2200      	movs	r2, #0
 800156c:	635a      	str	r2, [r3, #52]	@ 0x34
 800156e:	e01c      	b.n	80015aa <Rotbot_controler+0x30a>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b04      	cmp	r3, #4
 8001576:	d105      	bne.n	8001584 <Rotbot_controler+0x2e4>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2300      	movs	r3, #0
 8001580:	6393      	str	r3, [r2, #56]	@ 0x38
 8001582:	e012      	b.n	80015aa <Rotbot_controler+0x30a>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b08      	cmp	r3, #8
 800158a:	d109      	bne.n	80015a0 <Rotbot_controler+0x300>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	2300      	movs	r3, #0
 8001594:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001596:	e008      	b.n	80015aa <Rotbot_controler+0x30a>
 8001598:	0800d580 	.word	0x0800d580
 800159c:	000f4240 	.word	0x000f4240
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	2300      	movs	r3, #0
 80015a8:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015be:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f042 0201 	orr.w	r2, r2, #1
 80015d2:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 80015d4:	e01b      	b.n	800160e <Rotbot_controler+0x36e>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	695a      	ldr	r2, [r3, #20]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d003      	beq.n	80015ea <Rotbot_controler+0x34a>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d111      	bne.n	800160e <Rotbot_controler+0x36e>
            axis->current_speed = SET_SPEED_1000HZ;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop

08001618 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	e00b      	b.n	800163c <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	224c      	movs	r2, #76	@ 0x4c
 8001628:	fb02 f303 	mul.w	r3, r2, r3
 800162c:	4a07      	ldr	r2, [pc, #28]	@ (800164c <MC_Control_Interrupt+0x34>)
 800162e:	4413      	add	r3, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fe35 	bl	80012a0 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	3301      	adds	r3, #1
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b02      	cmp	r3, #2
 8001640:	ddf0      	ble.n	8001624 <MC_Control_Interrupt+0xc>
	}
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000194 	.word	0x20000194

08001650 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	461a      	mov	r2, r3
 800165e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001662:	4809      	ldr	r0, [pc, #36]	@ (8001688 <Set_Direction_OX+0x38>)
 8001664:	f002 fe4a 	bl	80042fc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 8001668:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166c:	4806      	ldr	r0, [pc, #24]	@ (8001688 <Set_Direction_OX+0x38>)
 800166e:	f002 fe2d 	bl	80042cc <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <Set_Direction_OX+0x2c>
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <Set_Direction_OX+0x2e>
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40020000 	.word	0x40020000

0800168c <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	461a      	mov	r2, r3
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	4808      	ldr	r0, [pc, #32]	@ (80016c0 <Set_Direction_OY+0x34>)
 800169e:	f002 fe2d 	bl	80042fc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 80016a2:	2180      	movs	r1, #128	@ 0x80
 80016a4:	4806      	ldr	r0, [pc, #24]	@ (80016c0 <Set_Direction_OY+0x34>)
 80016a6:	f002 fe11 	bl	80042cc <HAL_GPIO_ReadPin>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <Set_Direction_OY+0x28>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <Set_Direction_OY+0x2a>
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40020800 	.word	0x40020800

080016c4 <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	461a      	mov	r2, r3
 80016d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016d6:	4809      	ldr	r0, [pc, #36]	@ (80016fc <Set_Direction_OZ+0x38>)
 80016d8:	f002 fe10 	bl	80042fc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 80016dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016e0:	4806      	ldr	r0, [pc, #24]	@ (80016fc <Set_Direction_OZ+0x38>)
 80016e2:	f002 fdf3 	bl	80042cc <HAL_GPIO_ReadPin>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <Set_Direction_OZ+0x2c>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <Set_Direction_OZ+0x2e>
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40020800 	.word	0x40020800

08001700 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 8001706:	4b21      	ldr	r3, [pc, #132]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	4a1f      	ldr	r2, [pc, #124]	@ (800178c <TIM7_Interrupt+0x8c>)
 800170e:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 8001710:	f7ff ff82 	bl	8001618 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 8001714:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800171c:	4293      	cmp	r3, r2
 800171e:	d330      	bcc.n	8001782 <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 8001720:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	e027      	b.n	800177c <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 800172c:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <TIM7_Interrupt+0x90>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	4413      	add	r3, r2
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8001738:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <TIM7_Interrupt+0x90>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	011b      	lsls	r3, r3, #4
 800173e:	4413      	add	r3, r2
 8001740:	330c      	adds	r3, #12
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	da0f      	bge.n	8001768 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8001748:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <TIM7_Interrupt+0x90>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	011b      	lsls	r3, r3, #4
 800174e:	4413      	add	r3, r2
 8001750:	330c      	adds	r3, #12
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001758:	3301      	adds	r3, #1
 800175a:	490d      	ldr	r1, [pc, #52]	@ (8001790 <TIM7_Interrupt+0x90>)
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	440a      	add	r2, r1
 8001762:	320c      	adds	r2, #12
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e006      	b.n	8001776 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001768:	4a09      	ldr	r2, [pc, #36]	@ (8001790 <TIM7_Interrupt+0x90>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	011b      	lsls	r3, r3, #4
 800176e:	4413      	add	r3, r2
 8001770:	330c      	adds	r3, #12
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3301      	adds	r3, #1
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b05      	cmp	r3, #5
 8001780:	ddd4      	ble.n	800172c <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000304 	.word	0x20000304
 8001790:	200002a4 	.word	0x200002a4

08001794 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	4a16      	ldr	r2, [pc, #88]	@ (80017fc <Delay_SetTimer+0x68>)
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4413      	add	r3, r2
 80017a8:	3304      	adds	r3, #4
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	4a12      	ldr	r2, [pc, #72]	@ (80017fc <Delay_SetTimer+0x68>)
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	4413      	add	r3, r2
 80017b6:	3308      	adds	r3, #8
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4a10      	ldr	r2, [pc, #64]	@ (8001800 <Delay_SetTimer+0x6c>)
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	490e      	ldr	r1, [pc, #56]	@ (80017fc <Delay_SetTimer+0x68>)
 80017c4:	011b      	lsls	r3, r3, #4
 80017c6:	440b      	add	r3, r1
 80017c8:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <Delay_SetTimer+0x68>)
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	4413      	add	r3, r2
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	4a09      	ldr	r2, [pc, #36]	@ (80017fc <Delay_SetTimer+0x68>)
 80017d8:	011b      	lsls	r3, r3, #4
 80017da:	4413      	add	r3, r2
 80017dc:	3308      	adds	r3, #8
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	440a      	add	r2, r1
 80017e4:	4905      	ldr	r1, [pc, #20]	@ (80017fc <Delay_SetTimer+0x68>)
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	440b      	add	r3, r1
 80017ea:	330c      	adds	r3, #12
 80017ec:	601a      	str	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	200002a4 	.word	0x200002a4
 8001800:	20000304 	.word	0x20000304

08001804 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	4a16      	ldr	r2, [pc, #88]	@ (800186c <Delay_GetTimer+0x68>)
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	4916      	ldr	r1, [pc, #88]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	440b      	add	r3, r1
 800181a:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4a14      	ldr	r2, [pc, #80]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	4413      	add	r3, r2
 8001824:	3304      	adds	r3, #4
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d119      	bne.n	8001860 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a10      	ldr	r2, [pc, #64]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	490d      	ldr	r1, [pc, #52]	@ (8001870 <Delay_GetTimer+0x6c>)
 800183a:	011b      	lsls	r3, r3, #4
 800183c:	440b      	add	r3, r1
 800183e:	330c      	adds	r3, #12
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d30c      	bcc.n	8001860 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	4a09      	ldr	r2, [pc, #36]	@ (8001870 <Delay_GetTimer+0x6c>)
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	4413      	add	r3, r2
 800184e:	3308      	adds	r3, #8
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ff9c 	bl	8001794 <Delay_SetTimer>
			return 0x01U;
 800185c:	2301      	movs	r3, #1
 800185e:	e000      	b.n	8001862 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000304 	.word	0x20000304
 8001870:	200002a4 	.word	0x200002a4

08001874 <Gpio_read_input>:
	{ Out_put_Duphong9  },
};

volatile static Input_state_Sesor   sensor;
uint32_t Gpio_read_input(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 800187a:	4b5a      	ldr	r3, [pc, #360]	@ (80019e4 <Gpio_read_input+0x170>)
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	603b      	str	r3, [r7, #0]
	uint32_t input=0x00U;
 8001880:	2300      	movs	r3, #0
 8001882:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <Gpio_read_input+0x22>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <Gpio_read_input+0x34>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f043 0302 	orr.w	r3, r3, #2
 80018a6:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	f003 0304 	and.w	r3, r3, #4
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <Gpio_read_input+0x46>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_3) input |= (1<<3);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d003      	beq.n	80018cc <Gpio_read_input+0x58>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_4) input |= (1<<4);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <Gpio_read_input+0x6a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f043 0310 	orr.w	r3, r3, #16
 80018dc:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_5) input |= (1<<5);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f003 0320 	and.w	r3, r3, #32
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <Gpio_read_input+0x7c>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 80018f0:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <Gpio_read_input+0x174>)
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_0) input |= (1<<6);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <Gpio_read_input+0x94>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001906:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<7);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <Gpio_read_input+0xa6>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001918:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<17);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <Gpio_read_input+0xb8>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192a:	607b      	str	r3, [r7, #4]
	idr =GPIOE->IDR;
 800192c:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <Gpio_read_input+0x178>)
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_7) input |= (1<<8);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <Gpio_read_input+0xd0>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001942:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_8) input |= (1<<9);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <Gpio_read_input+0xe2>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001954:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_9) input |= (1<<10);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <Gpio_read_input+0xf4>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001966:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<11);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <Gpio_read_input+0x106>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001978:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_11) input |= (1<<12);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <Gpio_read_input+0x118>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800198a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<13);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <Gpio_read_input+0x12a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800199c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_13) input |= (1<<14);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <Gpio_read_input+0x13c>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ae:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_14) input |= (1<<15);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <Gpio_read_input+0x14e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019c0:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_15) input |= (1<<16);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <Gpio_read_input+0x160>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019d2:	607b      	str	r3, [r7, #4]
	return input;
 80019d4:	687b      	ldr	r3, [r7, #4]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40020800 	.word	0x40020800
 80019e8:	40020400 	.word	0x40020400
 80019ec:	40021000 	.word	0x40021000

080019f0 <Gpio_input>:

void Gpio_input()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
	uint32_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 80019f6:	f7ff ff3d 	bl	8001874 <Gpio_read_input>
 80019fa:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < NUM_SENSORS; i++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	e041      	b.n	8001a86 <Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x00U :0x01U;
 8001a02:	2201      	movs	r2, #1
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf0c      	ite	eq
 8001a14:	2301      	moveq	r3, #1
 8001a16:	2300      	movne	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	71fb      	strb	r3, [r7, #7]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <Gpio_input+0xa8>)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4413      	add	r3, r2
 8001a22:	3312      	adds	r3, #18
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	79fa      	ldrb	r2, [r7, #7]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d11c      	bne.n	8001a68 <Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 8001a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8001a98 <Gpio_input+0xa8>)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4413      	add	r3, r2
 8001a34:	3324      	adds	r3, #36	@ 0x24
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d80e      	bhi.n	8001a5c <Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 8001a3e:	4a16      	ldr	r2, [pc, #88]	@ (8001a98 <Gpio_input+0xa8>)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	3324      	adds	r3, #36	@ 0x24
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	b2d9      	uxtb	r1, r3
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <Gpio_input+0xa8>)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	3324      	adds	r3, #36	@ 0x24
 8001a56:	460a      	mov	r2, r1
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	e00b      	b.n	8001a74 <Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a98 <Gpio_input+0xa8>)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4413      	add	r3, r2
 8001a62:	79fa      	ldrb	r2, [r7, #7]
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	e005      	b.n	8001a74 <Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <Gpio_input+0xa8>)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3324      	adds	r3, #36	@ 0x24
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001a74:	4a08      	ldr	r2, [pc, #32]	@ (8001a98 <Gpio_input+0xa8>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	4413      	add	r3, r2
 8001a7a:	3312      	adds	r3, #18
 8001a7c:	79fa      	ldrb	r2, [r7, #7]
 8001a7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2b11      	cmp	r3, #17
 8001a8a:	d9ba      	bls.n	8001a02 <Gpio_input+0x12>
    }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000308 	.word	0x20000308

08001a9c <Task_gpio_input>:
void Task_gpio_input(void)// copy dữ liệu sang địa chỉ 10000
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
	uint32_t gpio_input=0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	e010      	b.n	8001ace <Task_gpio_input+0x32>
	{
		if(sensor.Sensor_State[i])
 8001aac:	4a17      	ldr	r2, [pc, #92]	@ (8001b0c <Task_gpio_input+0x70>)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d006      	beq.n	8001ac8 <Task_gpio_input+0x2c>
		{
			gpio_input |=1UL<<i;
 8001aba:	2201      	movs	r2, #1
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3301      	adds	r3, #1
 8001acc:	603b      	str	r3, [r7, #0]
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	2b11      	cmp	r3, #17
 8001ad2:	d9eb      	bls.n	8001aac <Task_gpio_input+0x10>
		}
	}
	Set_Inputs_Database(0x00U,(uint8_t)(gpio_input>>0U));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	4619      	mov	r1, r3
 8001ada:	2000      	movs	r0, #0
 8001adc:	f00a ff94 	bl	800ca08 <Set_Inputs_Database>
	//Inputs_Database[0]=(uint8_t)(gpio_input>>0U);
	Set_Inputs_Database(0x01U,(uint8_t)((uint8_t)(gpio_input>>8U)));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	0a1b      	lsrs	r3, r3, #8
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f00a ff8d 	bl	800ca08 <Set_Inputs_Database>
	//Inputs_Database[1]=(uint8_t)(gpio_input>>8U);

	Set_Inputs_Database(0x02U,(uint8_t)((gpio_input>>16U)&(0x03U)));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	0c1b      	lsrs	r3, r3, #16
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	4619      	mov	r1, r3
 8001afc:	2002      	movs	r0, #2
 8001afe:	f00a ff83 	bl	800ca08 <Set_Inputs_Database>
	//Inputs_Database[2] |= (uint8_t)((gpio_input>>16U)&(0x03U));
	// gán gpio_input sang mảng Inputs_Database[0] -> 18 bit
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000308 	.word	0x20000308

08001b10 <Task_gpio_output>:
void Task_gpio_output(void)// copy dữ liệu sang địa chỉ 10000
{
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001b16:	2002      	movs	r0, #2
 8001b18:	f00a ff60 	bl	800c9dc <Get_Coild>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	461c      	mov	r4, r3
						 ( (uint32_t)Get_Coild(3) << 8  ) |
 8001b20:	2003      	movs	r0, #3
 8001b22:	f00a ff5b 	bl	800c9dc <Get_Coild>
 8001b26:	4603      	mov	r3, r0
 8001b28:	021b      	lsls	r3, r3, #8
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001b2a:	431c      	orrs	r4, r3
						 ( (uint32_t)Get_Coild(4) << 16 ) ;
 8001b2c:	2004      	movs	r0, #4
 8001b2e:	f00a ff55 	bl	800c9dc <Get_Coild>
 8001b32:	4603      	mov	r3, r0
 8001b34:	041b      	lsls	r3, r3, #16
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001b36:	4323      	orrs	r3, r4
 8001b38:	60bb      	str	r3, [r7, #8]
	uint8_t state=0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	e01b      	b.n	8001b7c <Task_gpio_output+0x6c>
	{
		state =(gpio_output&(1UL<<i)) ? 0x00U:0x01U;
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	fa22 f303 	lsr.w	r3, r2, r3
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	bf0c      	ite	eq
 8001b54:	2301      	moveq	r3, #1
 8001b56:	2300      	movne	r3, #0
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	71fb      	strb	r3, [r7, #7]
		if (Gpio_output[i].handler != NULL)
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b8c <Task_gpio_output+0x7c>)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d006      	beq.n	8001b76 <Task_gpio_output+0x66>
		{
			Gpio_output[i].handler(state);
 8001b68:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <Task_gpio_output+0x7c>)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b70:	79fa      	ldrb	r2, [r7, #7]
 8001b72:	4610      	mov	r0, r2
 8001b74:	4798      	blx	r3
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b11      	cmp	r3, #17
 8001b80:	d9e0      	bls.n	8001b44 <Task_gpio_output+0x34>
		}
	}
}
 8001b82:	bf00      	nop
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd90      	pop	{r4, r7, pc}
 8001b8c:	20000000 	.word	0x20000000

08001b90 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	4a04      	ldr	r2, [pc, #16]	@ (8001bb0 <Get_State_Sensor+0x20>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	b2db      	uxtb	r3, r3
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	20000308 	.word	0x20000308

08001bb4 <Out_put_Xilanh1>:

void Out_put_Xilanh1(uint8_t status)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, status );
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2108      	movs	r1, #8
 8001bc4:	4803      	ldr	r0, [pc, #12]	@ (8001bd4 <Out_put_Xilanh1+0x20>)
 8001bc6:	f002 fb99 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40020c00 	.word	0x40020c00

08001bd8 <Out_put_Xilanh2>:
void Out_put_Xilanh2(uint8_t status)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4, status );
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	461a      	mov	r2, r3
 8001be6:	2110      	movs	r1, #16
 8001be8:	4803      	ldr	r0, [pc, #12]	@ (8001bf8 <Out_put_Xilanh2+0x20>)
 8001bea:	f002 fb87 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40020c00 	.word	0x40020c00

08001bfc <Out_put_Vacum_hut1>:
void Out_put_Vacum_hut1(uint8_t status)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5, status );
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	2120      	movs	r1, #32
 8001c0c:	4803      	ldr	r0, [pc, #12]	@ (8001c1c <Out_put_Vacum_hut1+0x20>)
 8001c0e:	f002 fb75 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40020c00 	.word	0x40020c00

08001c20 <Out_put_Vacum_hut2>:
void Out_put_Vacum_hut2(uint8_t status)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6, status );
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	2140      	movs	r1, #64	@ 0x40
 8001c30:	4803      	ldr	r0, [pc, #12]	@ (8001c40 <Out_put_Vacum_hut2+0x20>)
 8001c32:	f002 fb63 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40020c00 	.word	0x40020c00

08001c44 <Out_put_Vacum_nha1>:
void Out_put_Vacum_nha1(uint8_t status)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7, status );
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	461a      	mov	r2, r3
 8001c52:	2180      	movs	r1, #128	@ 0x80
 8001c54:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <Out_put_Vacum_nha1+0x20>)
 8001c56:	f002 fb51 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40020c00 	.word	0x40020c00

08001c68 <Out_put_Vacum_nha2>:
void Out_put_Vacum_nha2(uint8_t status)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, status );
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	461a      	mov	r2, r3
 8001c76:	2108      	movs	r1, #8
 8001c78:	4803      	ldr	r0, [pc, #12]	@ (8001c88 <Out_put_Vacum_nha2+0x20>)
 8001c7a:	f002 fb3f 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020400 	.word	0x40020400

08001c8c <Out_put_Den_xanh>:
void Out_put_Den_xanh(uint8_t status)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, status );
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2110      	movs	r1, #16
 8001c9c:	4803      	ldr	r0, [pc, #12]	@ (8001cac <Out_put_Den_xanh+0x20>)
 8001c9e:	f002 fb2d 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40020400 	.word	0x40020400

08001cb0 <Out_put_Den_do>:
void Out_put_Den_do(uint8_t status)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5, status );
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	4803      	ldr	r0, [pc, #12]	@ (8001cd0 <Out_put_Den_do+0x20>)
 8001cc2:	f002 fb1b 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40020400 	.word	0x40020400

08001cd4 <Out_put_Den_coi>:
void Out_put_Den_coi(uint8_t status)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8, status );
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ce6:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <Out_put_Den_coi+0x20>)
 8001ce8:	f002 fb08 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <Out_put_Duphong1>:
void Out_put_Duphong1(uint8_t status)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9, status );
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	461a      	mov	r2, r3
 8001d06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d0a:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <Out_put_Duphong1+0x20>)
 8001d0c:	f002 faf6 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40020400 	.word	0x40020400

08001d1c <Out_put_Duphong2>:
void Out_put_Duphong2(uint8_t status)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0, status );
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <Out_put_Duphong2+0x20>)
 8001d2e:	f002 fae5 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000

08001d40 <Out_put_Duphong3>:
void Out_put_Duphong3(uint8_t status)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1, status );
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2102      	movs	r1, #2
 8001d50:	4803      	ldr	r0, [pc, #12]	@ (8001d60 <Out_put_Duphong3+0x20>)
 8001d52:	f002 fad3 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000

08001d64 <Out_put_Duphong4>:
void Out_put_Duphong4(uint8_t status)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, status );
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	461a      	mov	r2, r3
 8001d72:	2104      	movs	r1, #4
 8001d74:	4803      	ldr	r0, [pc, #12]	@ (8001d84 <Out_put_Duphong4+0x20>)
 8001d76:	f002 fac1 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000

08001d88 <Out_put_Duphong5>:
void Out_put_Duphong5(uint8_t status)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3, status );
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	461a      	mov	r2, r3
 8001d96:	2108      	movs	r1, #8
 8001d98:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <Out_put_Duphong5+0x20>)
 8001d9a:	f002 faaf 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40021000 	.word	0x40021000

08001dac <Out_put_Duphong6>:
void Out_put_Duphong6(uint8_t status)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4, status );
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	461a      	mov	r2, r3
 8001dba:	2110      	movs	r1, #16
 8001dbc:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <Out_put_Duphong6+0x20>)
 8001dbe:	f002 fa9d 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <Out_put_Duphong7>:
void Out_put_Duphong7(uint8_t status)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5, status );
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	2120      	movs	r1, #32
 8001de0:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <Out_put_Duphong7+0x20>)
 8001de2:	f002 fa8b 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000

08001df4 <Out_put_Duphong8>:
void Out_put_Duphong8(uint8_t status)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6, status );
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	461a      	mov	r2, r3
 8001e02:	2140      	movs	r1, #64	@ 0x40
 8001e04:	4803      	ldr	r0, [pc, #12]	@ (8001e14 <Out_put_Duphong8+0x20>)
 8001e06:	f002 fa79 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000

08001e18 <Out_put_Duphong9>:
void Out_put_Duphong9(uint8_t status)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, status );
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e2a:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <Out_put_Duphong9+0x20>)
 8001e2c:	f002 fa66 	bl	80042fc <HAL_GPIO_WritePin>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40020800 	.word	0x40020800

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e40:	f001 fafe 	bl	8003440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e44:	f000 f842 	bl	8001ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e48:	f000 fcba 	bl	80027c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e4c:	f000 fc90 	bl	8002770 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001e50:	f009 fffe 	bl	800be50 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001e54:	f000 f8a4 	bl	8001fa0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001e58:	f000 f9ce 	bl	80021f8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001e5c:	f000 fa5a 	bl	8002314 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001e60:	f000 f956 	bl	8002110 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001e64:	f000 fb78 	bl	8002558 <MX_TIM8_Init>
  MX_TIM5_Init();
 8001e68:	f000 faca 	bl	8002400 <MX_TIM5_Init>
  MX_TIM7_Init();
 8001e6c:	f000 fb3e 	bl	80024ec <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001e70:	f000 fc2a 	bl	80026c8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001e74:	f000 fc52 	bl	800271c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8001e78:	f7fe fb1e 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 8001e7c:	f7fe fc38 	bl	80006f0 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001e80:	2101      	movs	r1, #1
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff fc86 	bl	8001794 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001e88:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e8c:	2003      	movs	r0, #3
 8001e8e:	f7ff fc81 	bl	8001794 <Delay_SetTimer>
  HMI_Init();
 8001e92:	f00a fcd1 	bl	800c838 <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001e96:	480b      	ldr	r0, [pc, #44]	@ (8001ec4 <main+0x88>)
 8001e98:	f004 f99c 	bl	80061d4 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 // bổ sung watdog sau khi chạy ok
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff fcb1 	bl	8001804 <Delay_GetTimer>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <main+0x8c>)
 8001ea8:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8001eaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <main+0x8c>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d105      	bne.n	8001ebe <main+0x82>
		{
			Task_Run_HMI();
 8001eb2:	f000 fe87 	bl	8002bc4 <Task_Run_HMI>
			Task_gpio_output();
 8001eb6:	f7ff fe2b 	bl	8001b10 <Task_gpio_output>
			Task_gpio_input();
 8001eba:	f7ff fdef 	bl	8001a9c <Task_gpio_input>
		}
		Task_Run_Home();
 8001ebe:	f000 fec3 	bl	8002c48 <Task_Run_Home>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001ec2:	e7eb      	b.n	8001e9c <main+0x60>
 8001ec4:	200004a8 	.word	0x200004a8
 8001ec8:	20000688 	.word	0x20000688

08001ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b094      	sub	sp, #80	@ 0x50
 8001ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ed2:	f107 0320 	add.w	r3, r7, #32
 8001ed6:	2230      	movs	r2, #48	@ 0x30
 8001ed8:	2100      	movs	r1, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f00b fa90 	bl	800d400 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	4b28      	ldr	r3, [pc, #160]	@ (8001f98 <SystemClock_Config+0xcc>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	4a27      	ldr	r2, [pc, #156]	@ (8001f98 <SystemClock_Config+0xcc>)
 8001efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f00:	4b25      	ldr	r3, [pc, #148]	@ (8001f98 <SystemClock_Config+0xcc>)
 8001f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	4b22      	ldr	r3, [pc, #136]	@ (8001f9c <SystemClock_Config+0xd0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a21      	ldr	r2, [pc, #132]	@ (8001f9c <SystemClock_Config+0xd0>)
 8001f16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f9c <SystemClock_Config+0xd0>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f32:	2302      	movs	r3, #2
 8001f34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f40:	23a8      	movs	r3, #168	@ 0xa8
 8001f42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f44:	2302      	movs	r3, #2
 8001f46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f48:	2307      	movs	r3, #7
 8001f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f4c:	f107 0320 	add.w	r3, r7, #32
 8001f50:	4618      	mov	r0, r3
 8001f52:	f003 fc57 	bl	8005804 <HAL_RCC_OscConfig>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f5c:	f000 fd7f 	bl	8002a5e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f60:	230f      	movs	r3, #15
 8001f62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f64:	2302      	movs	r3, #2
 8001f66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f6c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001f72:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	2105      	movs	r1, #5
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 feb8 	bl	8005cf4 <HAL_RCC_ClockConfig>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f8a:	f000 fd68 	bl	8002a5e <Error_Handler>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3750      	adds	r7, #80	@ 0x50
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40007000 	.word	0x40007000

08001fa0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b09a      	sub	sp, #104	@ 0x68
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001fb4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fce:	f107 0320 	add.w	r3, r7, #32
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]
 8001fde:	615a      	str	r2, [r3, #20]
 8001fe0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fe2:	463b      	mov	r3, r7
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f00b fa09 	bl	800d400 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fee:	4b46      	ldr	r3, [pc, #280]	@ (8002108 <MX_TIM1_Init+0x168>)
 8001ff0:	4a46      	ldr	r2, [pc, #280]	@ (800210c <MX_TIM1_Init+0x16c>)
 8001ff2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001ff4:	4b44      	ldr	r3, [pc, #272]	@ (8002108 <MX_TIM1_Init+0x168>)
 8001ff6:	2253      	movs	r2, #83	@ 0x53
 8001ff8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b43      	ldr	r3, [pc, #268]	@ (8002108 <MX_TIM1_Init+0x168>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002000:	4b41      	ldr	r3, [pc, #260]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002002:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002006:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b3f      	ldr	r3, [pc, #252]	@ (8002108 <MX_TIM1_Init+0x168>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800200e:	4b3e      	ldr	r3, [pc, #248]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002010:	2200      	movs	r2, #0
 8002012:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002014:	4b3c      	ldr	r3, [pc, #240]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002016:	2280      	movs	r2, #128	@ 0x80
 8002018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800201a:	483b      	ldr	r0, [pc, #236]	@ (8002108 <MX_TIM1_Init+0x168>)
 800201c:	f004 f88a 	bl	8006134 <HAL_TIM_Base_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002026:	f000 fd1a 	bl	8002a5e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800202a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800202e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002030:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002034:	4619      	mov	r1, r3
 8002036:	4834      	ldr	r0, [pc, #208]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002038:	f004 fc10 	bl	800685c <HAL_TIM_ConfigClockSource>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002042:	f000 fd0c 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002046:	4830      	ldr	r0, [pc, #192]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002048:	f004 f934 	bl	80062b4 <HAL_TIM_PWM_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8002052:	f000 fd04 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002056:	2305      	movs	r3, #5
 8002058:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800205a:	2310      	movs	r3, #16
 800205c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800205e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002062:	4619      	mov	r1, r3
 8002064:	4828      	ldr	r0, [pc, #160]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002066:	f004 fcc0 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002070:	f000 fcf5 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002074:	2340      	movs	r3, #64	@ 0x40
 8002076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002078:	2380      	movs	r3, #128	@ 0x80
 800207a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800207c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002080:	4619      	mov	r1, r3
 8002082:	4821      	ldr	r0, [pc, #132]	@ (8002108 <MX_TIM1_Init+0x168>)
 8002084:	f005 f8cc 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800208e:	f000 fce6 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002092:	2360      	movs	r3, #96	@ 0x60
 8002094:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800209a:	2300      	movs	r3, #0
 800209c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800209e:	2300      	movs	r3, #0
 80020a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020a6:	2300      	movs	r3, #0
 80020a8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020ae:	f107 0320 	add.w	r3, r7, #32
 80020b2:	2200      	movs	r2, #0
 80020b4:	4619      	mov	r1, r3
 80020b6:	4814      	ldr	r0, [pc, #80]	@ (8002108 <MX_TIM1_Init+0x168>)
 80020b8:	f004 fb0e 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80020c2:	f000 fccc 	bl	8002a5e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020e4:	463b      	mov	r3, r7
 80020e6:	4619      	mov	r1, r3
 80020e8:	4807      	ldr	r0, [pc, #28]	@ (8002108 <MX_TIM1_Init+0x168>)
 80020ea:	f005 f915 	bl	8007318 <HAL_TIMEx_ConfigBreakDeadTime>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80020f4:	f000 fcb3 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020f8:	4803      	ldr	r0, [pc, #12]	@ (8002108 <MX_TIM1_Init+0x168>)
 80020fa:	f000 ff61 	bl	8002fc0 <HAL_TIM_MspPostInit>

}
 80020fe:	bf00      	nop
 8002100:	3768      	adds	r7, #104	@ 0x68
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20000340 	.word	0x20000340
 800210c:	40010000 	.word	0x40010000

08002110 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08e      	sub	sp, #56	@ 0x38
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]
 8002124:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002126:	f107 031c 	add.w	r3, r7, #28
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002130:	463b      	mov	r3, r7
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	611a      	str	r2, [r3, #16]
 800213e:	615a      	str	r2, [r3, #20]
 8002140:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002142:	4b2c      	ldr	r3, [pc, #176]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 8002144:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002148:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800214a:	4b2a      	ldr	r3, [pc, #168]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	4b28      	ldr	r3, [pc, #160]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002156:	4b27      	ldr	r3, [pc, #156]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 8002158:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800215c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215e:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002164:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 8002166:	2280      	movs	r2, #128	@ 0x80
 8002168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800216a:	4822      	ldr	r0, [pc, #136]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 800216c:	f003 ffe2 	bl	8006134 <HAL_TIM_Base_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002176:	f000 fc72 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800217a:	481e      	ldr	r0, [pc, #120]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 800217c:	f004 f89a 	bl	80062b4 <HAL_TIM_PWM_Init>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002186:	f000 fc6a 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800218a:	2307      	movs	r3, #7
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800218e:	2300      	movs	r3, #0
 8002190:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002196:	4619      	mov	r1, r3
 8002198:	4816      	ldr	r0, [pc, #88]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 800219a:	f004 fc26 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80021a4:	f000 fc5b 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80021a8:	2350      	movs	r3, #80	@ 0x50
 80021aa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80021ac:	2380      	movs	r3, #128	@ 0x80
 80021ae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021b0:	f107 031c 	add.w	r3, r7, #28
 80021b4:	4619      	mov	r1, r3
 80021b6:	480f      	ldr	r0, [pc, #60]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 80021b8:	f005 f832 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80021c2:	f000 fc4c 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c6:	2360      	movs	r3, #96	@ 0x60
 80021c8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021d6:	463b      	mov	r3, r7
 80021d8:	2204      	movs	r2, #4
 80021da:	4619      	mov	r1, r3
 80021dc:	4805      	ldr	r0, [pc, #20]	@ (80021f4 <MX_TIM2_Init+0xe4>)
 80021de:	f004 fa7b 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80021e8:	f000 fc39 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021ec:	bf00      	nop
 80021ee:	3738      	adds	r7, #56	@ 0x38
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000388 	.word	0x20000388

080021f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b092      	sub	sp, #72	@ 0x48
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800220c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002226:	463b      	mov	r3, r7
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
 8002234:	615a      	str	r2, [r3, #20]
 8002236:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002238:	4b34      	ldr	r3, [pc, #208]	@ (800230c <MX_TIM3_Init+0x114>)
 800223a:	4a35      	ldr	r2, [pc, #212]	@ (8002310 <MX_TIM3_Init+0x118>)
 800223c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800223e:	4b33      	ldr	r3, [pc, #204]	@ (800230c <MX_TIM3_Init+0x114>)
 8002240:	2253      	movs	r2, #83	@ 0x53
 8002242:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b31      	ldr	r3, [pc, #196]	@ (800230c <MX_TIM3_Init+0x114>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800224a:	4b30      	ldr	r3, [pc, #192]	@ (800230c <MX_TIM3_Init+0x114>)
 800224c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002250:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b2e      	ldr	r3, [pc, #184]	@ (800230c <MX_TIM3_Init+0x114>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002258:	4b2c      	ldr	r3, [pc, #176]	@ (800230c <MX_TIM3_Init+0x114>)
 800225a:	2280      	movs	r2, #128	@ 0x80
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800225e:	482b      	ldr	r0, [pc, #172]	@ (800230c <MX_TIM3_Init+0x114>)
 8002260:	f003 ff68 	bl	8006134 <HAL_TIM_Base_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800226a:	f000 fbf8 	bl	8002a5e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002272:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002274:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002278:	4619      	mov	r1, r3
 800227a:	4824      	ldr	r0, [pc, #144]	@ (800230c <MX_TIM3_Init+0x114>)
 800227c:	f004 faee 	bl	800685c <HAL_TIM_ConfigClockSource>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002286:	f000 fbea 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800228a:	4820      	ldr	r0, [pc, #128]	@ (800230c <MX_TIM3_Init+0x114>)
 800228c:	f004 f812 	bl	80062b4 <HAL_TIM_PWM_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8002296:	f000 fbe2 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800229a:	2305      	movs	r3, #5
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800229e:	2320      	movs	r3, #32
 80022a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80022a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a6:	4619      	mov	r1, r3
 80022a8:	4818      	ldr	r0, [pc, #96]	@ (800230c <MX_TIM3_Init+0x114>)
 80022aa:	f004 fb9e 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 80022b4:	f000 fbd3 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80022b8:	2340      	movs	r3, #64	@ 0x40
 80022ba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022c0:	f107 031c 	add.w	r3, r7, #28
 80022c4:	4619      	mov	r1, r3
 80022c6:	4811      	ldr	r0, [pc, #68]	@ (800230c <MX_TIM3_Init+0x114>)
 80022c8:	f004 ffaa 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80022d2:	f000 fbc4 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022d6:	2360      	movs	r3, #96	@ 0x60
 80022d8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022de:	2300      	movs	r3, #0
 80022e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022e6:	463b      	mov	r3, r7
 80022e8:	2200      	movs	r2, #0
 80022ea:	4619      	mov	r1, r3
 80022ec:	4807      	ldr	r0, [pc, #28]	@ (800230c <MX_TIM3_Init+0x114>)
 80022ee:	f004 f9f3 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80022f8:	f000 fbb1 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022fc:	4803      	ldr	r0, [pc, #12]	@ (800230c <MX_TIM3_Init+0x114>)
 80022fe:	f000 fe5f 	bl	8002fc0 <HAL_TIM_MspPostInit>

}
 8002302:	bf00      	nop
 8002304:	3748      	adds	r7, #72	@ 0x48
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200003d0 	.word	0x200003d0
 8002310:	40000400 	.word	0x40000400

08002314 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08e      	sub	sp, #56	@ 0x38
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800231a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	60da      	str	r2, [r3, #12]
 8002328:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002334:	463b      	mov	r3, r7
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	609a      	str	r2, [r3, #8]
 800233e:	60da      	str	r2, [r3, #12]
 8002340:	611a      	str	r2, [r3, #16]
 8002342:	615a      	str	r2, [r3, #20]
 8002344:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002346:	4b2c      	ldr	r3, [pc, #176]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 8002348:	4a2c      	ldr	r2, [pc, #176]	@ (80023fc <MX_TIM4_Init+0xe8>)
 800234a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800234c:	4b2a      	ldr	r3, [pc, #168]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 800234e:	2200      	movs	r2, #0
 8002350:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002352:	4b29      	ldr	r3, [pc, #164]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 8002354:	2200      	movs	r2, #0
 8002356:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002358:	4b27      	ldr	r3, [pc, #156]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 800235a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800235e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002360:	4b25      	ldr	r3, [pc, #148]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 8002362:	2200      	movs	r2, #0
 8002364:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002366:	4b24      	ldr	r3, [pc, #144]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 8002368:	2280      	movs	r2, #128	@ 0x80
 800236a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800236c:	4822      	ldr	r0, [pc, #136]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 800236e:	f003 fee1 	bl	8006134 <HAL_TIM_Base_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002378:	f000 fb71 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800237c:	481e      	ldr	r0, [pc, #120]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 800237e:	f003 ff99 	bl	80062b4 <HAL_TIM_PWM_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002388:	f000 fb69 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800238c:	2307      	movs	r3, #7
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8002390:	2330      	movs	r3, #48	@ 0x30
 8002392:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002394:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002398:	4619      	mov	r1, r3
 800239a:	4817      	ldr	r0, [pc, #92]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 800239c:	f004 fb25 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80023a6:	f000 fb5a 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80023aa:	2340      	movs	r3, #64	@ 0x40
 80023ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80023ae:	2380      	movs	r3, #128	@ 0x80
 80023b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	4619      	mov	r1, r3
 80023b8:	480f      	ldr	r0, [pc, #60]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 80023ba:	f004 ff31 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80023c4:	f000 fb4b 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c8:	2360      	movs	r3, #96	@ 0x60
 80023ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023d4:	2300      	movs	r3, #0
 80023d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023d8:	463b      	mov	r3, r7
 80023da:	2200      	movs	r2, #0
 80023dc:	4619      	mov	r1, r3
 80023de:	4806      	ldr	r0, [pc, #24]	@ (80023f8 <MX_TIM4_Init+0xe4>)
 80023e0:	f004 f97a 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80023ea:	f000 fb38 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023ee:	bf00      	nop
 80023f0:	3738      	adds	r7, #56	@ 0x38
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000418 	.word	0x20000418
 80023fc:	40000800 	.word	0x40000800

08002400 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08e      	sub	sp, #56	@ 0x38
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002416:	f107 031c 	add.w	r3, r7, #28
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002420:	463b      	mov	r3, r7
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]
 800242c:	611a      	str	r2, [r3, #16]
 800242e:	615a      	str	r2, [r3, #20]
 8002430:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002432:	4b2c      	ldr	r3, [pc, #176]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 8002434:	4a2c      	ldr	r2, [pc, #176]	@ (80024e8 <MX_TIM5_Init+0xe8>)
 8002436:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002438:	4b2a      	ldr	r3, [pc, #168]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 800243a:	2200      	movs	r2, #0
 800243c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243e:	4b29      	ldr	r3, [pc, #164]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002444:	4b27      	ldr	r3, [pc, #156]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 8002446:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800244a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	4b25      	ldr	r3, [pc, #148]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002452:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 8002454:	2280      	movs	r2, #128	@ 0x80
 8002456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002458:	4822      	ldr	r0, [pc, #136]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 800245a:	f003 fe6b 	bl	8006134 <HAL_TIM_Base_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002464:	f000 fafb 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002468:	481e      	ldr	r0, [pc, #120]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 800246a:	f003 ff23 	bl	80062b4 <HAL_TIM_PWM_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002474:	f000 faf3 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002478:	2307      	movs	r3, #7
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800247c:	2310      	movs	r3, #16
 800247e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002480:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002484:	4619      	mov	r1, r3
 8002486:	4817      	ldr	r0, [pc, #92]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 8002488:	f004 faaf 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8002492:	f000 fae4 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002496:	2340      	movs	r3, #64	@ 0x40
 8002498:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800249a:	2380      	movs	r3, #128	@ 0x80
 800249c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800249e:	f107 031c 	add.w	r3, r7, #28
 80024a2:	4619      	mov	r1, r3
 80024a4:	480f      	ldr	r0, [pc, #60]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 80024a6:	f004 febb 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 80024b0:	f000 fad5 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b4:	2360      	movs	r3, #96	@ 0x60
 80024b6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024bc:	2300      	movs	r3, #0
 80024be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c4:	463b      	mov	r3, r7
 80024c6:	2200      	movs	r2, #0
 80024c8:	4619      	mov	r1, r3
 80024ca:	4806      	ldr	r0, [pc, #24]	@ (80024e4 <MX_TIM5_Init+0xe4>)
 80024cc:	f004 f904 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 80024d6:	f000 fac2 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80024da:	bf00      	nop
 80024dc:	3738      	adds	r7, #56	@ 0x38
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000460 	.word	0x20000460
 80024e8:	40000c00 	.word	0x40000c00

080024ec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f2:	463b      	mov	r3, r7
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024fa:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <MX_TIM7_Init+0x64>)
 80024fc:	4a15      	ldr	r2, [pc, #84]	@ (8002554 <MX_TIM7_Init+0x68>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002500:	4b13      	ldr	r3, [pc, #76]	@ (8002550 <MX_TIM7_Init+0x64>)
 8002502:	2253      	movs	r2, #83	@ 0x53
 8002504:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <MX_TIM7_Init+0x64>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 800250c:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <MX_TIM7_Init+0x64>)
 800250e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002512:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002514:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <MX_TIM7_Init+0x64>)
 8002516:	2280      	movs	r2, #128	@ 0x80
 8002518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800251a:	480d      	ldr	r0, [pc, #52]	@ (8002550 <MX_TIM7_Init+0x64>)
 800251c:	f003 fe0a 	bl	8006134 <HAL_TIM_Base_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002526:	f000 fa9a 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002532:	463b      	mov	r3, r7
 8002534:	4619      	mov	r1, r3
 8002536:	4806      	ldr	r0, [pc, #24]	@ (8002550 <MX_TIM7_Init+0x64>)
 8002538:	f004 fe72 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002542:	f000 fa8c 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200004a8 	.word	0x200004a8
 8002554:	40001400 	.word	0x40001400

08002558 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b09a      	sub	sp, #104	@ 0x68
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800256c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800257c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002586:	f107 0320 	add.w	r3, r7, #32
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
 8002594:	611a      	str	r2, [r3, #16]
 8002596:	615a      	str	r2, [r3, #20]
 8002598:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800259a:	463b      	mov	r3, r7
 800259c:	2220      	movs	r2, #32
 800259e:	2100      	movs	r1, #0
 80025a0:	4618      	mov	r0, r3
 80025a2:	f00a ff2d 	bl	800d400 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80025a6:	4b46      	ldr	r3, [pc, #280]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025a8:	4a46      	ldr	r2, [pc, #280]	@ (80026c4 <MX_TIM8_Init+0x16c>)
 80025aa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80025ac:	4b44      	ldr	r3, [pc, #272]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025ae:	2253      	movs	r2, #83	@ 0x53
 80025b0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b2:	4b43      	ldr	r3, [pc, #268]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80025b8:	4b41      	ldr	r3, [pc, #260]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025be:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025c0:	4b3f      	ldr	r3, [pc, #252]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80025c6:	4b3e      	ldr	r3, [pc, #248]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025cc:	4b3c      	ldr	r3, [pc, #240]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025ce:	2280      	movs	r2, #128	@ 0x80
 80025d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80025d2:	483b      	ldr	r0, [pc, #236]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025d4:	f003 fdae 	bl	8006134 <HAL_TIM_Base_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80025de:	f000 fa3e 	bl	8002a5e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025e6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80025e8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025ec:	4619      	mov	r1, r3
 80025ee:	4834      	ldr	r0, [pc, #208]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80025f0:	f004 f934 	bl	800685c <HAL_TIM_ConfigClockSource>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80025fa:	f000 fa30 	bl	8002a5e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80025fe:	4830      	ldr	r0, [pc, #192]	@ (80026c0 <MX_TIM8_Init+0x168>)
 8002600:	f003 fe58 	bl	80062b4 <HAL_TIM_PWM_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 800260a:	f000 fa28 	bl	8002a5e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800260e:	2305      	movs	r3, #5
 8002610:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8002612:	2320      	movs	r3, #32
 8002614:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002616:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800261a:	4619      	mov	r1, r3
 800261c:	4828      	ldr	r0, [pc, #160]	@ (80026c0 <MX_TIM8_Init+0x168>)
 800261e:	f004 f9e4 	bl	80069ea <HAL_TIM_SlaveConfigSynchro>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8002628:	f000 fa19 	bl	8002a5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 800262c:	2360      	movs	r3, #96	@ 0x60
 800262e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002634:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002638:	4619      	mov	r1, r3
 800263a:	4821      	ldr	r0, [pc, #132]	@ (80026c0 <MX_TIM8_Init+0x168>)
 800263c:	f004 fdf0 	bl	8007220 <HAL_TIMEx_MasterConfigSynchronization>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8002646:	f000 fa0a 	bl	8002a5e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800264a:	2360      	movs	r3, #96	@ 0x60
 800264c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002652:	2300      	movs	r3, #0
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002656:	2300      	movs	r3, #0
 8002658:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800265a:	2300      	movs	r3, #0
 800265c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800265e:	2300      	movs	r3, #0
 8002660:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002662:	2300      	movs	r3, #0
 8002664:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002666:	f107 0320 	add.w	r3, r7, #32
 800266a:	2208      	movs	r2, #8
 800266c:	4619      	mov	r1, r3
 800266e:	4814      	ldr	r0, [pc, #80]	@ (80026c0 <MX_TIM8_Init+0x168>)
 8002670:	f004 f832 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800267a:	f000 f9f0 	bl	8002a5e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002682:	2300      	movs	r3, #0
 8002684:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002696:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002698:	2300      	movs	r3, #0
 800269a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800269c:	463b      	mov	r3, r7
 800269e:	4619      	mov	r1, r3
 80026a0:	4807      	ldr	r0, [pc, #28]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80026a2:	f004 fe39 	bl	8007318 <HAL_TIMEx_ConfigBreakDeadTime>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 80026ac:	f000 f9d7 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80026b0:	4803      	ldr	r0, [pc, #12]	@ (80026c0 <MX_TIM8_Init+0x168>)
 80026b2:	f000 fc85 	bl	8002fc0 <HAL_TIM_MspPostInit>

}
 80026b6:	bf00      	nop
 80026b8:	3768      	adds	r7, #104	@ 0x68
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	200004f0 	.word	0x200004f0
 80026c4:	40010400 	.word	0x40010400

080026c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026cc:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026ce:	4a12      	ldr	r2, [pc, #72]	@ (8002718 <MX_USART2_UART_Init+0x50>)
 80026d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026d2:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026da:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026ee:	220c      	movs	r2, #12
 80026f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f8:	4b06      	ldr	r3, [pc, #24]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026fe:	4805      	ldr	r0, [pc, #20]	@ (8002714 <MX_USART2_UART_Init+0x4c>)
 8002700:	f004 fe70 	bl	80073e4 <HAL_UART_Init>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800270a:	f000 f9a8 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000538 	.word	0x20000538
 8002718:	40004400 	.word	0x40004400

0800271c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002722:	4a12      	ldr	r2, [pc, #72]	@ (800276c <MX_USART3_UART_Init+0x50>)
 8002724:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002728:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800272c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800272e:	4b0e      	ldr	r3, [pc, #56]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002734:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800273a:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 800273c:	2200      	movs	r2, #0
 800273e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002740:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002742:	220c      	movs	r2, #12
 8002744:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002746:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 800274e:	2200      	movs	r2, #0
 8002750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002752:	4805      	ldr	r0, [pc, #20]	@ (8002768 <MX_USART3_UART_Init+0x4c>)
 8002754:	f004 fe46 	bl	80073e4 <HAL_UART_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800275e:	f000 f97e 	bl	8002a5e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	20000580 	.word	0x20000580
 800276c:	40004800 	.word	0x40004800

08002770 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002776:	2300      	movs	r3, #0
 8002778:	607b      	str	r3, [r7, #4]
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <MX_DMA_Init+0x4c>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	4a0f      	ldr	r2, [pc, #60]	@ (80027bc <MX_DMA_Init+0x4c>)
 8002780:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002784:	6313      	str	r3, [r2, #48]	@ 0x30
 8002786:	4b0d      	ldr	r3, [pc, #52]	@ (80027bc <MX_DMA_Init+0x4c>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800278e:	607b      	str	r3, [r7, #4]
 8002790:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002792:	2200      	movs	r2, #0
 8002794:	2102      	movs	r1, #2
 8002796:	200c      	movs	r0, #12
 8002798:	f000 ffc3 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800279c:	200c      	movs	r0, #12
 800279e:	f000 ffdc 	bl	800375a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2102      	movs	r1, #2
 80027a6:	2010      	movs	r0, #16
 80027a8:	f000 ffbb 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80027ac:	2010      	movs	r0, #16
 80027ae:	f000 ffd4 	bl	800375a <HAL_NVIC_EnableIRQ>

}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800

080027c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08c      	sub	sp, #48	@ 0x30
 80027c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c6:	f107 031c 	add.w	r3, r7, #28
 80027ca:	2200      	movs	r2, #0
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	605a      	str	r2, [r3, #4]
 80027d0:	609a      	str	r2, [r3, #8]
 80027d2:	60da      	str	r2, [r3, #12]
 80027d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	4b95      	ldr	r3, [pc, #596]	@ (8002a30 <MX_GPIO_Init+0x270>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027de:	4a94      	ldr	r2, [pc, #592]	@ (8002a30 <MX_GPIO_Init+0x270>)
 80027e0:	f043 0310 	orr.w	r3, r3, #16
 80027e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027e6:	4b92      	ldr	r3, [pc, #584]	@ (8002a30 <MX_GPIO_Init+0x270>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	f003 0310 	and.w	r3, r3, #16
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	4b8e      	ldr	r3, [pc, #568]	@ (8002a30 <MX_GPIO_Init+0x270>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	4a8d      	ldr	r2, [pc, #564]	@ (8002a30 <MX_GPIO_Init+0x270>)
 80027fc:	f043 0304 	orr.w	r3, r3, #4
 8002800:	6313      	str	r3, [r2, #48]	@ 0x30
 8002802:	4b8b      	ldr	r3, [pc, #556]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	4b87      	ldr	r3, [pc, #540]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	4a86      	ldr	r2, [pc, #536]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800281c:	6313      	str	r3, [r2, #48]	@ 0x30
 800281e:	4b84      	ldr	r3, [pc, #528]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b80      	ldr	r3, [pc, #512]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a7f      	ldr	r2, [pc, #508]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b7d      	ldr	r3, [pc, #500]	@ (8002a30 <MX_GPIO_Init+0x270>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	4b79      	ldr	r3, [pc, #484]	@ (8002a30 <MX_GPIO_Init+0x270>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a78      	ldr	r2, [pc, #480]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b76      	ldr	r3, [pc, #472]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	4b72      	ldr	r3, [pc, #456]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a71      	ldr	r2, [pc, #452]	@ (8002a30 <MX_GPIO_Init+0x270>)
 800286c:	f043 0308 	orr.w	r3, r3, #8
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b6f      	ldr	r3, [pc, #444]	@ (8002a30 <MX_GPIO_Init+0x270>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 800287e:	2201      	movs	r2, #1
 8002880:	217f      	movs	r1, #127	@ 0x7f
 8002882:	486c      	ldr	r0, [pc, #432]	@ (8002a34 <MX_GPIO_Init+0x274>)
 8002884:	f001 fd3a 	bl	80042fc <HAL_GPIO_WritePin>
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O18_Duphong9_GPIO_Port, O18_Duphong9_Pin, GPIO_PIN_SET);
 8002888:	2201      	movs	r2, #1
 800288a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800288e:	486a      	ldr	r0, [pc, #424]	@ (8002a38 <MX_GPIO_Init+0x278>)
 8002890:	f001 fd34 	bl	80042fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8002894:	2200      	movs	r2, #0
 8002896:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800289a:	4867      	ldr	r0, [pc, #412]	@ (8002a38 <MX_GPIO_Init+0x278>)
 800289c:	f001 fd2e 	bl	80042fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 80028a0:	2200      	movs	r2, #0
 80028a2:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 80028a6:	4865      	ldr	r0, [pc, #404]	@ (8002a3c <MX_GPIO_Init+0x27c>)
 80028a8:	f001 fd28 	bl	80042fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 80028ac:	2201      	movs	r2, #1
 80028ae:	21f8      	movs	r1, #248	@ 0xf8
 80028b0:	4863      	ldr	r0, [pc, #396]	@ (8002a40 <MX_GPIO_Init+0x280>)
 80028b2:	f001 fd23 	bl	80042fc <HAL_GPIO_WritePin>
                          |O5_vacum1_nha_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 714e 	mov.w	r1, #824	@ 0x338
 80028bc:	4861      	ldr	r0, [pc, #388]	@ (8002a44 <MX_GPIO_Init+0x284>)
 80028be:	f001 fd1d 	bl	80042fc <HAL_GPIO_WritePin>
                          |O10_Duphong1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : O13_Duphong4_Pin O14_Duphong5_Pin O15_Duphong6_Pin O16_Duphong7_Pin
                           O17_Duphong8_Pin O11_Duphong2_Pin O12_Duphong3_Pin */
  GPIO_InitStruct.Pin = O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 80028c2:	237f      	movs	r3, #127	@ 0x7f
 80028c4:	61fb      	str	r3, [r7, #28]
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c6:	2301      	movs	r3, #1
 80028c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028ca:	2301      	movs	r3, #1
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ce:	2300      	movs	r3, #0
 80028d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028d2:	f107 031c 	add.w	r3, r7, #28
 80028d6:	4619      	mov	r1, r3
 80028d8:	4856      	ldr	r0, [pc, #344]	@ (8002a34 <MX_GPIO_Init+0x274>)
 80028da:	f001 fb5b 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : O18_Duphong9_Pin */
  GPIO_InitStruct.Pin = O18_Duphong9_Pin;
 80028de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e4:	2301      	movs	r3, #1
 80028e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028e8:	2301      	movs	r3, #1
 80028ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(O18_Duphong9_GPIO_Port, &GPIO_InitStruct);
 80028f0:	f107 031c 	add.w	r3, r7, #28
 80028f4:	4619      	mov	r1, r3
 80028f6:	4850      	ldr	r0, [pc, #320]	@ (8002a38 <MX_GPIO_Init+0x278>)
 80028f8:	f001 fb4c 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80028fc:	2307      	movs	r3, #7
 80028fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002900:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290a:	f107 031c 	add.w	r3, r7, #28
 800290e:	4619      	mov	r1, r3
 8002910:	4849      	ldr	r0, [pc, #292]	@ (8002a38 <MX_GPIO_Init+0x278>)
 8002912:	f001 fb3f 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : I4_E_stop_Pin I5_STOP_Pin I6_START_Pin */
  GPIO_InitStruct.Pin = I4_E_stop_Pin|I5_STOP_Pin|I6_START_Pin;
 8002916:	2338      	movs	r3, #56	@ 0x38
 8002918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800291a:	2300      	movs	r3, #0
 800291c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002922:	f107 031c 	add.w	r3, r7, #28
 8002926:	4619      	mov	r1, r3
 8002928:	4843      	ldr	r0, [pc, #268]	@ (8002a38 <MX_GPIO_Init+0x278>)
 800292a:	f001 fb33 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : I7_RESTART_Pin I8_VACUM1_Pin PB12 */
  GPIO_InitStruct.Pin = I7_RESTART_Pin|I8_VACUM1_Pin|GPIO_PIN_12;
 800292e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002934:	2300      	movs	r3, #0
 8002936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800293c:	f107 031c 	add.w	r3, r7, #28
 8002940:	4619      	mov	r1, r3
 8002942:	4840      	ldr	r0, [pc, #256]	@ (8002a44 <MX_GPIO_Init+0x284>)
 8002944:	f001 fb26 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : I9_VACUM2_Pin I_10Left_DOOR_Pin I_11_RIGHT_DOOR_Pin I12_AP_SUAT_Pin
                           I13_DU_PHONG_Pin I14_DU_PHONG2_Pin I15_DU_PHONG3_Pin I16_DU_PHONG4_Pin
                           I17_DU_PHONG5_Pin */
  GPIO_InitStruct.Pin = I9_VACUM2_Pin|I_10Left_DOOR_Pin|I_11_RIGHT_DOOR_Pin|I12_AP_SUAT_Pin
 8002948:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800294c:	61fb      	str	r3, [r7, #28]
                          |I13_DU_PHONG_Pin|I14_DU_PHONG2_Pin|I15_DU_PHONG3_Pin|I16_DU_PHONG4_Pin
                          |I17_DU_PHONG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800294e:	2300      	movs	r3, #0
 8002950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	4835      	ldr	r0, [pc, #212]	@ (8002a34 <MX_GPIO_Init+0x274>)
 800295e:	f001 fb19 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 8002962:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8002966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002968:	2301      	movs	r3, #1
 800296a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002970:	2303      	movs	r3, #3
 8002972:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002974:	f107 031c 	add.w	r3, r7, #28
 8002978:	4619      	mov	r1, r3
 800297a:	482f      	ldr	r0, [pc, #188]	@ (8002a38 <MX_GPIO_Init+0x278>)
 800297c:	f001 fb0a 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 8002980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002986:	2301      	movs	r3, #1
 8002988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 8002992:	f107 031c 	add.w	r3, r7, #28
 8002996:	4619      	mov	r1, r3
 8002998:	4828      	ldr	r0, [pc, #160]	@ (8002a3c <MX_GPIO_Init+0x27c>)
 800299a:	f001 fafb 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 800299e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a4:	2301      	movs	r3, #1
 80029a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ac:	2300      	movs	r3, #0
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 80029b0:	f107 031c 	add.w	r3, r7, #28
 80029b4:	4619      	mov	r1, r3
 80029b6:	4821      	ldr	r0, [pc, #132]	@ (8002a3c <MX_GPIO_Init+0x27c>)
 80029b8:	f001 faec 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_xilanh1_Pin O2_xilanh2_Pin O3_vacum_hut1_Pin O4_vacum_hut2_Pin
                           O5_vacum1_nha_Pin */
  GPIO_InitStruct.Pin = O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 80029bc:	23f8      	movs	r3, #248	@ 0xf8
 80029be:	61fb      	str	r3, [r7, #28]
                          |O5_vacum1_nha_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029c4:	2301      	movs	r3, #1
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029cc:	f107 031c 	add.w	r3, r7, #28
 80029d0:	4619      	mov	r1, r3
 80029d2:	481b      	ldr	r0, [pc, #108]	@ (8002a40 <MX_GPIO_Init+0x280>)
 80029d4:	f001 fade 	bl	8003f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_vacum2_nha_Pin O7_Den_Xanh_Pin O8_Den_Do_Pin O9_Coi_Pin
                           O10_Duphong1_Pin */
  GPIO_InitStruct.Pin = O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 80029d8:	f44f 734e 	mov.w	r3, #824	@ 0x338
 80029dc:	61fb      	str	r3, [r7, #28]
                          |O10_Duphong1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029de:	2301      	movs	r3, #1
 80029e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e6:	2300      	movs	r3, #0
 80029e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4814      	ldr	r0, [pc, #80]	@ (8002a44 <MX_GPIO_Init+0x284>)
 80029f2:	f001 facf 	bl	8003f94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	2100      	movs	r1, #0
 80029fa:	2006      	movs	r0, #6
 80029fc:	f000 fe91 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002a00:	2006      	movs	r0, #6
 8002a02:	f000 feaa 	bl	800375a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002a06:	2200      	movs	r2, #0
 8002a08:	2100      	movs	r1, #0
 8002a0a:	2007      	movs	r0, #7
 8002a0c:	f000 fe89 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002a10:	2007      	movs	r0, #7
 8002a12:	f000 fea2 	bl	800375a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2100      	movs	r1, #0
 8002a1a:	2008      	movs	r0, #8
 8002a1c:	f000 fe81 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002a20:	2008      	movs	r0, #8
 8002a22:	f000 fe9a 	bl	800375a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a26:	bf00      	nop
 8002a28:	3730      	adds	r7, #48	@ 0x30
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40023800 	.word	0x40023800
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	40020000 	.word	0x40020000
 8002a40:	40020c00 	.word	0x40020c00
 8002a44:	40020400 	.word	0x40020400

08002a48 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	80fb      	strh	r3, [r7, #6]

}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a62:	b672      	cpsid	i
}
 8002a64:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a66:	bf00      	nop
 8002a68:	e7fd      	b.n	8002a66 <Error_Handler+0x8>

08002a6a <Init_hmi>:
	{  Handle_Emergency  },
	{  Main_Reset        },
	{  Main_Stop         }
};
void Init_hmi(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <Task_Move_Oxis>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_Move_Oxis()
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
 8002a86:	e08d      	b.n	8002ba4 <Task_Move_Oxis+0x12c>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8002a88:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb8 <Task_Move_Oxis+0x140>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	fa42 f303 	asr.w	r3, r2, r3
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	bf14      	ite	ne
 8002a9e:	2301      	movne	r3, #1
 8002aa0:	2300      	moveq	r3, #0
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8002aa6:	78fb      	ldrb	r3, [r7, #3]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d139      	bne.n	8002b20 <Task_Move_Oxis+0xa8>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002aac:	4943      	ldr	r1, [pc, #268]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	440b      	add	r3, r1
 8002aba:	3304      	adds	r3, #4
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	1c59      	adds	r1, r3, #1
 8002ac0:	483e      	ldr	r0, [pc, #248]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4403      	add	r3, r0
 8002ace:	3304      	adds	r3, #4
 8002ad0:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 150u && hmi_btns[i].is_jogging == 0)
 8002ad2:	493a      	ldr	r1, [pc, #232]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b95      	cmp	r3, #149	@ 0x95
 8002ae6:	d951      	bls.n	8002b8c <Task_Move_Oxis+0x114>
 8002ae8:	4934      	ldr	r1, [pc, #208]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	3308      	adds	r3, #8
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d146      	bne.n	8002b8c <Task_Move_Oxis+0x114>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8002afe:	492f      	ldr	r1, [pc, #188]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	3308      	adds	r3, #8
 8002b0e:	2201      	movs	r2, #1
 8002b10:	701a      	strb	r2, [r3, #0]
				Handle_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002b12:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc0 <Task_Move_Oxis+0x148>)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1a:	2001      	movs	r0, #1
 8002b1c:	4798      	blx	r3
 8002b1e:	e035      	b.n	8002b8c <Task_Move_Oxis+0x114>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002b20:	4926      	ldr	r1, [pc, #152]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d12b      	bne.n	8002b8c <Task_Move_Oxis+0x114>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 150u) {
 8002b34:	4921      	ldr	r1, [pc, #132]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	3304      	adds	r3, #4
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2b95      	cmp	r3, #149	@ 0x95
 8002b48:	d806      	bhi.n	8002b58 <Task_Move_Oxis+0xe0>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handle_buttonTable[i].handler(STATUS_STEP_OXIS);
 8002b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bc0 <Task_Move_Oxis+0x148>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b52:	2002      	movs	r0, #2
 8002b54:	4798      	blx	r3
 8002b56:	e005      	b.n	8002b64 <Task_Move_Oxis+0xec>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handle_buttonTable[i].handler(STATUS_STOP_OXIS);
 8002b58:	4a19      	ldr	r2, [pc, #100]	@ (8002bc0 <Task_Move_Oxis+0x148>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b60:	2003      	movs	r0, #3
 8002b62:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002b64:	4915      	ldr	r1, [pc, #84]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	3304      	adds	r3, #4
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 8002b78:	4910      	ldr	r1, [pc, #64]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	4413      	add	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	3308      	adds	r3, #8
 8002b88:	2200      	movs	r2, #0
 8002b8a:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8002b8c:	490b      	ldr	r1, [pc, #44]	@ (8002bbc <Task_Move_Oxis+0x144>)
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4613      	mov	r3, r2
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	440b      	add	r3, r1
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	607b      	str	r3, [r7, #4]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b05      	cmp	r3, #5
 8002ba8:	f67f af6e 	bls.w	8002a88 <Task_Move_Oxis+0x10>
	}
}
 8002bac:	bf00      	nop
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000174 	.word	0x20000174
 8002bbc:	20000690 	.word	0x20000690
 8002bc0:	20000048 	.word	0x20000048

08002bc4 <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
	Copy_target_fromPC();
 8002bca:	f7fd fcb5 	bl	8000538 <Copy_target_fromPC>
	if(Emergency == 0x01U)
 8002bce:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <Task_Run_HMI+0x74>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d02c      	beq.n	8002c30 <Task_Run_HMI+0x6c>
	{
		// thêm chức năng emergency
		return;
	}
	uint8_t current_main = Main_controler->all;
 8002bd6:	4b19      	ldr	r3, [pc, #100]	@ (8002c3c <Task_Run_HMI+0x78>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	71fb      	strb	r3, [r7, #7]
	fisrtbit = __builtin_ffs(current_main)-1;
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	fa93 f2a3 	rbit	r2, r3
 8002be4:	fab2 f282 	clz	r2, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <Task_Run_HMI+0x2c>
 8002bec:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf0:	1c53      	adds	r3, r2, #1
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	b25a      	sxtb	r2, r3
 8002bfa:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <Task_Run_HMI+0x7c>)
 8002bfc:	701a      	strb	r2, [r3, #0]
	if(fisrtbit >= 0)
 8002bfe:	4b10      	ldr	r3, [pc, #64]	@ (8002c40 <Task_Run_HMI+0x7c>)
 8002c00:	f993 3000 	ldrsb.w	r3, [r3]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	db10      	blt.n	8002c2a <Task_Run_HMI+0x66>
	{
		if(Main_Table[fisrtbit].handler != NULL)
 8002c08:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <Task_Run_HMI+0x7c>)
 8002c0a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <Task_Run_HMI+0x80>)
 8002c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d007      	beq.n	8002c2a <Task_Run_HMI+0x66>
		{
			Main_Table[fisrtbit].handler();
 8002c1a:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <Task_Run_HMI+0x7c>)
 8002c1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <Task_Run_HMI+0x80>)
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	4798      	blx	r3
		}

	}
	Task_Move_Oxis();
 8002c2a:	f7ff ff25 	bl	8002a78 <Task_Move_Oxis>
 8002c2e:	e000      	b.n	8002c32 <Task_Run_HMI+0x6e>
		return;
 8002c30:	bf00      	nop
}
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	2000068a 	.word	0x2000068a
 8002c3c:	20000170 	.word	0x20000170
 8002c40:	20000689 	.word	0x20000689
 8002c44:	20000060 	.word	0x20000060

08002c48 <Task_Run_Home>:
		default:
		break;
	}
}
void Task_Run_Home(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
	Gpio_input();
 8002c4c:	f7fe fed0 	bl	80019f0 <Gpio_input>
	if(home!=0x00u)
 8002c50:	4b0c      	ldr	r3, [pc, #48]	@ (8002c84 <Task_Run_Home+0x3c>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d012      	beq.n	8002c80 <Task_Run_Home+0x38>
	{
		start_run=0x00U;
 8002c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c88 <Task_Run_Home+0x40>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002c60:	4b0a      	ldr	r3, [pc, #40]	@ (8002c8c <Task_Run_Home+0x44>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002c66:	4807      	ldr	r0, [pc, #28]	@ (8002c84 <Task_Run_Home+0x3c>)
 8002c68:	f7fe f80e 	bl	8000c88 <Move_Home_3Step>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d006      	beq.n	8002c80 <Task_Run_Home+0x38>
		{
			Reset_position();
 8002c72:	f7fd fcc3 	bl	80005fc <Reset_position>
			home=0x00U;
 8002c76:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <Task_Run_Home+0x3c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002c7c:	f009 feee 	bl	800ca5c <Reset_Oxis>
		}
	}
}
 8002c80:	bf00      	nop
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	2000068b 	.word	0x2000068b
 8002c88:	2000068c 	.word	0x2000068c
 8002c8c:	2000068d 	.word	0x2000068d

08002c90 <Main_Reset>:

void Main_Reset(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0

}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <Main_Stop>:

void Main_Stop(void)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	af00      	add	r7, sp, #0

}
 8002ca2:	bf00      	nop
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <Handle_Left>:

// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	4619      	mov	r1, r3
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	f7fe fa81 	bl	80011c4 <MC_MoveHandle>
}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4619      	mov	r1, r3
 8002cda:	2000      	movs	r0, #0
 8002cdc:	f7fe fa72 	bl	80011c4 <MC_MoveHandle>
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <Handle_In>:
void Handle_In(uint8_t data)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	f7fe fa63 	bl	80011c4 <MC_MoveHandle>
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b082      	sub	sp, #8
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	2201      	movs	r2, #1
 8002d14:	4619      	mov	r1, r3
 8002d16:	2001      	movs	r0, #1
 8002d18:	f7fe fa54 	bl	80011c4 <MC_MoveHandle>
}
 8002d1c:	bf00      	nop
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2200      	movs	r2, #0
 8002d32:	4619      	mov	r1, r3
 8002d34:	2002      	movs	r0, #2
 8002d36:	f7fe fa45 	bl	80011c4 <MC_MoveHandle>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b082      	sub	sp, #8
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	4603      	mov	r3, r0
 8002d4a:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4619      	mov	r1, r3
 8002d52:	2002      	movs	r0, #2
 8002d54:	f7fe fa36 	bl	80011c4 <MC_MoveHandle>
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <Handle_Set>:

void Handle_Set(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
	// lấy dữ liệu từ 4x Holding_Registers_Database để làm target
	MC_MoveLinear(Rotbot_axis_target[0].target_position,Rotbot_axis_target[1].target_position,Rotbot_axis_target[2].target_position);
 8002d64:	4b0c      	ldr	r3, [pc, #48]	@ (8002d98 <Handle_Set+0x38>)
 8002d66:	edd3 7a00 	vldr	s15, [r3]
 8002d6a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d98 <Handle_Set+0x38>)
 8002d70:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d74:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002d78:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <Handle_Set+0x38>)
 8002d7a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d82:	ee17 2a90 	vmov	r2, s15
 8002d86:	ee16 1a90 	vmov	r1, s13
 8002d8a:	ee17 0a10 	vmov	r0, s14
 8002d8e:	f7fe f94f 	bl	8001030 <MC_MoveLinear>

}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000278 	.word	0x20000278

08002d9c <Handle_Home>:
void Handle_Home(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
	if(home==0x00U)
 8002da0:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <Handle_Home+0x20>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <Handle_Home+0x14>
	{
		home=0x01U;
 8002daa:	4b04      	ldr	r3, [pc, #16]	@ (8002dbc <Handle_Home+0x20>)
 8002dac:	2201      	movs	r2, #1
 8002dae:	701a      	strb	r2, [r3, #0]
	}
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	2000068b 	.word	0x2000068b

08002dc0 <Handle_Emergency>:
void Handle_Emergency(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002dc4:	4b03      	ldr	r3, [pc, #12]	@ (8002dd4 <Handle_Emergency+0x14>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
}
 8002dca:	bf00      	nop
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	2000068a 	.word	0x2000068a

08002dd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	4b21      	ldr	r3, [pc, #132]	@ (8002e68 <HAL_MspInit+0x90>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	4a20      	ldr	r2, [pc, #128]	@ (8002e68 <HAL_MspInit+0x90>)
 8002de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dee:	4b1e      	ldr	r3, [pc, #120]	@ (8002e68 <HAL_MspInit+0x90>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	603b      	str	r3, [r7, #0]
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <HAL_MspInit+0x90>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	4a19      	ldr	r2, [pc, #100]	@ (8002e68 <HAL_MspInit+0x90>)
 8002e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e0a:	4b17      	ldr	r3, [pc, #92]	@ (8002e68 <HAL_MspInit+0x90>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002e16:	2200      	movs	r2, #0
 8002e18:	2101      	movs	r1, #1
 8002e1a:	f06f 000b 	mvn.w	r0, #11
 8002e1e:	f000 fc80 	bl	8003722 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2101      	movs	r1, #1
 8002e26:	f06f 000a 	mvn.w	r0, #10
 8002e2a:	f000 fc7a 	bl	8003722 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2101      	movs	r1, #1
 8002e32:	f06f 0009 	mvn.w	r0, #9
 8002e36:	f000 fc74 	bl	8003722 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	f06f 0004 	mvn.w	r0, #4
 8002e42:	f000 fc6e 	bl	8003722 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8002e46:	2200      	movs	r2, #0
 8002e48:	2101      	movs	r1, #1
 8002e4a:	f06f 0003 	mvn.w	r0, #3
 8002e4e:	f000 fc68 	bl	8003722 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8002e52:	2200      	movs	r2, #0
 8002e54:	2101      	movs	r1, #1
 8002e56:	f06f 0001 	mvn.w	r0, #1
 8002e5a:	f000 fc62 	bl	8003722 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800

08002e6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	@ 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa4 <HAL_TIM_Base_MspInit+0x138>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d10e      	bne.n	8002e9c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e82:	4b49      	ldr	r3, [pc, #292]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	4a48      	ldr	r2, [pc, #288]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e88:	f043 0301 	orr.w	r3, r3, #1
 8002e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e8e:	4b46      	ldr	r3, [pc, #280]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002e9a:	e07e      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ea4:	d10e      	bne.n	8002ec4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	623b      	str	r3, [r7, #32]
 8002eaa:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	4a3e      	ldr	r2, [pc, #248]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	623b      	str	r3, [r7, #32]
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
}
 8002ec2:	e06a      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a38      	ldr	r2, [pc, #224]	@ (8002fac <HAL_TIM_Base_MspInit+0x140>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d10e      	bne.n	8002eec <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	4b35      	ldr	r3, [pc, #212]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	4a34      	ldr	r2, [pc, #208]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ed8:	f043 0302 	orr.w	r3, r3, #2
 8002edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ede:	4b32      	ldr	r3, [pc, #200]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	61fb      	str	r3, [r7, #28]
 8002ee8:	69fb      	ldr	r3, [r7, #28]
}
 8002eea:	e056      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a2f      	ldr	r2, [pc, #188]	@ (8002fb0 <HAL_TIM_Base_MspInit+0x144>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d10e      	bne.n	8002f14 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
 8002efa:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efe:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f00:	f043 0304 	orr.w	r3, r3, #4
 8002f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f06:	4b28      	ldr	r3, [pc, #160]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	69bb      	ldr	r3, [r7, #24]
}
 8002f12:	e042      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a26      	ldr	r2, [pc, #152]	@ (8002fb4 <HAL_TIM_Base_MspInit+0x148>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d10e      	bne.n	8002f3c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
 8002f22:	4b21      	ldr	r3, [pc, #132]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f26:	4a20      	ldr	r2, [pc, #128]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f28:	f043 0308 	orr.w	r3, r3, #8
 8002f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697b      	ldr	r3, [r7, #20]
}
 8002f3a:	e02e      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb8 <HAL_TIM_Base_MspInit+0x14c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d116      	bne.n	8002f74 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	4b17      	ldr	r3, [pc, #92]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	4a16      	ldr	r2, [pc, #88]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f50:	f043 0320 	orr.w	r3, r3, #32
 8002f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f56:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002f62:	2200      	movs	r2, #0
 8002f64:	2101      	movs	r1, #1
 8002f66:	2037      	movs	r0, #55	@ 0x37
 8002f68:	f000 fbdb 	bl	8003722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002f6c:	2037      	movs	r0, #55	@ 0x37
 8002f6e:	f000 fbf4 	bl	800375a <HAL_NVIC_EnableIRQ>
}
 8002f72:	e012      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a10      	ldr	r2, [pc, #64]	@ (8002fbc <HAL_TIM_Base_MspInit+0x150>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d10d      	bne.n	8002f9a <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	4a08      	ldr	r2, [pc, #32]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
}
 8002f9a:	bf00      	nop
 8002f9c:	3728      	adds	r7, #40	@ 0x28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40000400 	.word	0x40000400
 8002fb0:	40000800 	.word	0x40000800
 8002fb4:	40000c00 	.word	0x40000c00
 8002fb8:	40001400 	.word	0x40001400
 8002fbc:	40010400 	.word	0x40010400

08002fc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08a      	sub	sp, #40	@ 0x28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	605a      	str	r2, [r3, #4]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	60da      	str	r2, [r3, #12]
 8002fd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a37      	ldr	r2, [pc, #220]	@ (80030bc <HAL_TIM_MspPostInit+0xfc>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d11f      	bne.n	8003022 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	4b36      	ldr	r3, [pc, #216]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fea:	4a35      	ldr	r2, [pc, #212]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ff2:	4b33      	ldr	r3, [pc, #204]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	613b      	str	r3, [r7, #16]
 8002ffc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ffe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003004:	2302      	movs	r3, #2
 8003006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300c:	2300      	movs	r3, #0
 800300e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003010:	2301      	movs	r3, #1
 8003012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003014:	f107 0314 	add.w	r3, r7, #20
 8003018:	4619      	mov	r1, r3
 800301a:	482a      	ldr	r0, [pc, #168]	@ (80030c4 <HAL_TIM_MspPostInit+0x104>)
 800301c:	f000 ffba 	bl	8003f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003020:	e047      	b.n	80030b2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a28      	ldr	r2, [pc, #160]	@ (80030c8 <HAL_TIM_MspPostInit+0x108>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d11e      	bne.n	800306a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	4b23      	ldr	r3, [pc, #140]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8003032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003034:	4a22      	ldr	r2, [pc, #136]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8003036:	f043 0304 	orr.w	r3, r3, #4
 800303a:	6313      	str	r3, [r2, #48]	@ 0x30
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 800303e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003048:	2340      	movs	r3, #64	@ 0x40
 800304a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2302      	movs	r3, #2
 800304e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003050:	2300      	movs	r3, #0
 8003052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003054:	2300      	movs	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003058:	2302      	movs	r3, #2
 800305a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	481a      	ldr	r0, [pc, #104]	@ (80030cc <HAL_TIM_MspPostInit+0x10c>)
 8003064:	f000 ff96 	bl	8003f94 <HAL_GPIO_Init>
}
 8003068:	e023      	b.n	80030b2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a18      	ldr	r2, [pc, #96]	@ (80030d0 <HAL_TIM_MspPostInit+0x110>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d11e      	bne.n	80030b2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003074:	2300      	movs	r3, #0
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	4b11      	ldr	r3, [pc, #68]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307c:	4a10      	ldr	r2, [pc, #64]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 800307e:	f043 0304 	orr.w	r3, r3, #4
 8003082:	6313      	str	r3, [r2, #48]	@ 0x30
 8003084:	4b0e      	ldr	r3, [pc, #56]	@ (80030c0 <HAL_TIM_MspPostInit+0x100>)
 8003086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	60bb      	str	r3, [r7, #8]
 800308e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003096:	2302      	movs	r3, #2
 8003098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309e:	2300      	movs	r3, #0
 80030a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80030a2:	2303      	movs	r3, #3
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	4619      	mov	r1, r3
 80030ac:	4807      	ldr	r0, [pc, #28]	@ (80030cc <HAL_TIM_MspPostInit+0x10c>)
 80030ae:	f000 ff71 	bl	8003f94 <HAL_GPIO_Init>
}
 80030b2:	bf00      	nop
 80030b4:	3728      	adds	r7, #40	@ 0x28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40010000 	.word	0x40010000
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40020000 	.word	0x40020000
 80030c8:	40000400 	.word	0x40000400
 80030cc:	40020800 	.word	0x40020800
 80030d0:	40010400 	.word	0x40010400

080030d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08c      	sub	sp, #48	@ 0x30
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030dc:	f107 031c 	add.w	r3, r7, #28
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	605a      	str	r2, [r3, #4]
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	60da      	str	r2, [r3, #12]
 80030ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a68      	ldr	r2, [pc, #416]	@ (8003294 <HAL_UART_MspInit+0x1c0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d162      	bne.n	80031bc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	4b67      	ldr	r3, [pc, #412]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	4a66      	ldr	r2, [pc, #408]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 8003100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003104:	6413      	str	r3, [r2, #64]	@ 0x40
 8003106:	4b64      	ldr	r3, [pc, #400]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310e:	61bb      	str	r3, [r7, #24]
 8003110:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	4b60      	ldr	r3, [pc, #384]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	4a5f      	ldr	r2, [pc, #380]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 800311c:	f043 0301 	orr.w	r3, r3, #1
 8003120:	6313      	str	r3, [r2, #48]	@ 0x30
 8003122:	4b5d      	ldr	r3, [pc, #372]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800312e:	230c      	movs	r3, #12
 8003130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003132:	2302      	movs	r3, #2
 8003134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003136:	2300      	movs	r3, #0
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313a:	2303      	movs	r3, #3
 800313c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800313e:	2307      	movs	r3, #7
 8003140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003142:	f107 031c 	add.w	r3, r7, #28
 8003146:	4619      	mov	r1, r3
 8003148:	4854      	ldr	r0, [pc, #336]	@ (800329c <HAL_UART_MspInit+0x1c8>)
 800314a:	f000 ff23 	bl	8003f94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800314e:	4b54      	ldr	r3, [pc, #336]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003150:	4a54      	ldr	r2, [pc, #336]	@ (80032a4 <HAL_UART_MspInit+0x1d0>)
 8003152:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003154:	4b52      	ldr	r3, [pc, #328]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003156:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800315a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800315c:	4b50      	ldr	r3, [pc, #320]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003162:	4b4f      	ldr	r3, [pc, #316]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003164:	2200      	movs	r2, #0
 8003166:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003168:	4b4d      	ldr	r3, [pc, #308]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 800316a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800316e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003170:	4b4b      	ldr	r3, [pc, #300]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003172:	2200      	movs	r2, #0
 8003174:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003176:	4b4a      	ldr	r3, [pc, #296]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800317c:	4b48      	ldr	r3, [pc, #288]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 800317e:	2200      	movs	r2, #0
 8003180:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003182:	4b47      	ldr	r3, [pc, #284]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003184:	2200      	movs	r2, #0
 8003186:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003188:	4b45      	ldr	r3, [pc, #276]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 800318a:	2200      	movs	r2, #0
 800318c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800318e:	4844      	ldr	r0, [pc, #272]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 8003190:	f000 fafe 	bl	8003790 <HAL_DMA_Init>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800319a:	f7ff fc60 	bl	8002a5e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a3f      	ldr	r2, [pc, #252]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 80031a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031a4:	4a3e      	ldr	r2, [pc, #248]	@ (80032a0 <HAL_UART_MspInit+0x1cc>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80031aa:	2200      	movs	r2, #0
 80031ac:	2102      	movs	r1, #2
 80031ae:	2026      	movs	r0, #38	@ 0x26
 80031b0:	f000 fab7 	bl	8003722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031b4:	2026      	movs	r0, #38	@ 0x26
 80031b6:	f000 fad0 	bl	800375a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031ba:	e067      	b.n	800328c <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART3)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a39      	ldr	r2, [pc, #228]	@ (80032a8 <HAL_UART_MspInit+0x1d4>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d162      	bne.n	800328c <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	4b33      	ldr	r3, [pc, #204]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	4a32      	ldr	r2, [pc, #200]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d6:	4b30      	ldr	r3, [pc, #192]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031ec:	f043 0302 	orr.w	r3, r3, #2
 80031f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031f2:	4b29      	ldr	r3, [pc, #164]	@ (8003298 <HAL_UART_MspInit+0x1c4>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80031fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003204:	2302      	movs	r3, #2
 8003206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	2300      	movs	r3, #0
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800320c:	2303      	movs	r3, #3
 800320e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003210:	2307      	movs	r3, #7
 8003212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003214:	f107 031c 	add.w	r3, r7, #28
 8003218:	4619      	mov	r1, r3
 800321a:	4824      	ldr	r0, [pc, #144]	@ (80032ac <HAL_UART_MspInit+0x1d8>)
 800321c:	f000 feba 	bl	8003f94 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003220:	4b23      	ldr	r3, [pc, #140]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003222:	4a24      	ldr	r2, [pc, #144]	@ (80032b4 <HAL_UART_MspInit+0x1e0>)
 8003224:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003226:	4b22      	ldr	r3, [pc, #136]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003228:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800322c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800322e:	4b20      	ldr	r3, [pc, #128]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003234:	4b1e      	ldr	r3, [pc, #120]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003236:	2200      	movs	r2, #0
 8003238:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800323a:	4b1d      	ldr	r3, [pc, #116]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 800323c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003240:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003242:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003248:	4b19      	ldr	r3, [pc, #100]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 800324a:	2200      	movs	r2, #0
 800324c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800324e:	4b18      	ldr	r3, [pc, #96]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003250:	2200      	movs	r2, #0
 8003252:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003254:	4b16      	ldr	r3, [pc, #88]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003256:	2200      	movs	r2, #0
 8003258:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800325a:	4b15      	ldr	r3, [pc, #84]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 800325c:	2200      	movs	r2, #0
 800325e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003260:	4813      	ldr	r0, [pc, #76]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003262:	f000 fa95 	bl	8003790 <HAL_DMA_Init>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 800326c:	f7ff fbf7 	bl	8002a5e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a0f      	ldr	r2, [pc, #60]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003274:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003276:	4a0e      	ldr	r2, [pc, #56]	@ (80032b0 <HAL_UART_MspInit+0x1dc>)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 800327c:	2200      	movs	r2, #0
 800327e:	2102      	movs	r1, #2
 8003280:	2027      	movs	r0, #39	@ 0x27
 8003282:	f000 fa4e 	bl	8003722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003286:	2027      	movs	r0, #39	@ 0x27
 8003288:	f000 fa67 	bl	800375a <HAL_NVIC_EnableIRQ>
}
 800328c:	bf00      	nop
 800328e:	3730      	adds	r7, #48	@ 0x30
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40004400 	.word	0x40004400
 8003298:	40023800 	.word	0x40023800
 800329c:	40020000 	.word	0x40020000
 80032a0:	200005c8 	.word	0x200005c8
 80032a4:	40026088 	.word	0x40026088
 80032a8:	40004800 	.word	0x40004800
 80032ac:	40020400 	.word	0x40020400
 80032b0:	20000628 	.word	0x20000628
 80032b4:	40026028 	.word	0x40026028

080032b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032bc:	bf00      	nop
 80032be:	e7fd      	b.n	80032bc <NMI_Handler+0x4>

080032c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c4:	bf00      	nop
 80032c6:	e7fd      	b.n	80032c4 <HardFault_Handler+0x4>

080032c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032cc:	bf00      	nop
 80032ce:	e7fd      	b.n	80032cc <MemManage_Handler+0x4>

080032d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <BusFault_Handler+0x4>

080032d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032dc:	bf00      	nop
 80032de:	e7fd      	b.n	80032dc <UsageFault_Handler+0x4>

080032e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032ee:	b480      	push	{r7}
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032f2:	bf00      	nop
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800330e:	f000 f8e9 	bl	80034e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}

08003316 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 800331a:	f7fd fbaf 	bl	8000a7c <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800331e:	2001      	movs	r0, #1
 8003320:	f001 f806 	bl	8004330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003324:	bf00      	nop
 8003326:	bd80      	pop	{r7, pc}

08003328 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 800332c:	f7fd fbee 	bl	8000b0c <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003330:	2002      	movs	r0, #2
 8003332:	f000 fffd 	bl	8004330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003336:	bf00      	nop
 8003338:	bd80      	pop	{r7, pc}

0800333a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 800333e:	f7fd fc2f 	bl	8000ba0 <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003342:	2004      	movs	r0, #4
 8003344:	f000 fff4 	bl	8004330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003348:	bf00      	nop
 800334a:	bd80      	pop	{r7, pc}

0800334c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003350:	4802      	ldr	r0, [pc, #8]	@ (800335c <DMA1_Stream1_IRQHandler+0x10>)
 8003352:	f000 fbb5 	bl	8003ac0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000628 	.word	0x20000628

08003360 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003364:	4802      	ldr	r0, [pc, #8]	@ (8003370 <DMA1_Stream5_IRQHandler+0x10>)
 8003366:	f000 fbab 	bl	8003ac0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	200005c8 	.word	0x200005c8

08003374 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003378:	4802      	ldr	r0, [pc, #8]	@ (8003384 <USART2_IRQHandler+0x10>)
 800337a:	f004 f967 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800337e:	bf00      	nop
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000538 	.word	0x20000538

08003388 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800338c:	4802      	ldr	r0, [pc, #8]	@ (8003398 <USART3_IRQHandler+0x10>)
 800338e:	f004 f95d 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000580 	.word	0x20000580

0800339c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 80033a0:	f7fe f9ae 	bl	8001700 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80033a4:	4802      	ldr	r0, [pc, #8]	@ (80033b0 <TIM7_IRQHandler+0x14>)
 80033a6:	f003 f8a7 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	200004a8 	.word	0x200004a8

080033b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80033b8:	4802      	ldr	r0, [pc, #8]	@ (80033c4 <OTG_FS_IRQHandler+0x10>)
 80033ba:	f001 f915 	bl	80045e8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20001bbc 	.word	0x20001bbc

080033c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033cc:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <SystemInit+0x20>)
 80033ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d2:	4a05      	ldr	r2, [pc, #20]	@ (80033e8 <SystemInit+0x20>)
 80033d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033dc:	bf00      	nop
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003424 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80033f0:	f7ff ffea 	bl	80033c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033f4:	480c      	ldr	r0, [pc, #48]	@ (8003428 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033f6:	490d      	ldr	r1, [pc, #52]	@ (800342c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003430 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033fc:	e002      	b.n	8003404 <LoopCopyDataInit>

080033fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003402:	3304      	adds	r3, #4

08003404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003408:	d3f9      	bcc.n	80033fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800340a:	4a0a      	ldr	r2, [pc, #40]	@ (8003434 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800340c:	4c0a      	ldr	r4, [pc, #40]	@ (8003438 <LoopFillZerobss+0x22>)
  movs r3, #0
 800340e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003410:	e001      	b.n	8003416 <LoopFillZerobss>

08003412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003414:	3204      	adds	r2, #4

08003416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003418:	d3fb      	bcc.n	8003412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800341a:	f009 fff9 	bl	800d410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800341e:	f7fe fd0d 	bl	8001e3c <main>
  bx  lr    
 8003422:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003424:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800342c:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8003430:	0800d944 	.word	0x0800d944
  ldr r2, =_sbss
 8003434:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8003438:	200025f0 	.word	0x200025f0

0800343c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800343c:	e7fe      	b.n	800343c <ADC_IRQHandler>
	...

08003440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003444:	4b0e      	ldr	r3, [pc, #56]	@ (8003480 <HAL_Init+0x40>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a0d      	ldr	r2, [pc, #52]	@ (8003480 <HAL_Init+0x40>)
 800344a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800344e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <HAL_Init+0x40>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0a      	ldr	r2, [pc, #40]	@ (8003480 <HAL_Init+0x40>)
 8003456:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800345a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800345c:	4b08      	ldr	r3, [pc, #32]	@ (8003480 <HAL_Init+0x40>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a07      	ldr	r2, [pc, #28]	@ (8003480 <HAL_Init+0x40>)
 8003462:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003466:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003468:	2003      	movs	r0, #3
 800346a:	f000 f94f 	bl	800370c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800346e:	200f      	movs	r0, #15
 8003470:	f000 f808 	bl	8003484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003474:	f7ff fcb0 	bl	8002dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40023c00 	.word	0x40023c00

08003484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800348c:	4b12      	ldr	r3, [pc, #72]	@ (80034d8 <HAL_InitTick+0x54>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b12      	ldr	r3, [pc, #72]	@ (80034dc <HAL_InitTick+0x58>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	4619      	mov	r1, r3
 8003496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800349a:	fbb3 f3f1 	udiv	r3, r3, r1
 800349e:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f967 	bl	8003776 <HAL_SYSTICK_Config>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e00e      	b.n	80034d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b0f      	cmp	r3, #15
 80034b6:	d80a      	bhi.n	80034ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b8:	2200      	movs	r2, #0
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	f000 f92f 	bl	8003722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034c4:	4a06      	ldr	r2, [pc, #24]	@ (80034e0 <HAL_InitTick+0x5c>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e000      	b.n	80034d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20000074 	.word	0x20000074
 80034dc:	2000007c 	.word	0x2000007c
 80034e0:	20000078 	.word	0x20000078

080034e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <HAL_IncTick+0x20>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b06      	ldr	r3, [pc, #24]	@ (8003508 <HAL_IncTick+0x24>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4413      	add	r3, r2
 80034f4:	4a04      	ldr	r2, [pc, #16]	@ (8003508 <HAL_IncTick+0x24>)
 80034f6:	6013      	str	r3, [r2, #0]
}
 80034f8:	bf00      	nop
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	2000007c 	.word	0x2000007c
 8003508:	200006d8 	.word	0x200006d8

0800350c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return uwTick;
 8003510:	4b03      	ldr	r3, [pc, #12]	@ (8003520 <HAL_GetTick+0x14>)
 8003512:	681b      	ldr	r3, [r3, #0]
}
 8003514:	4618      	mov	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	200006d8 	.word	0x200006d8

08003524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800352c:	f7ff ffee 	bl	800350c <HAL_GetTick>
 8003530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800353c:	d005      	beq.n	800354a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800353e:	4b0a      	ldr	r3, [pc, #40]	@ (8003568 <HAL_Delay+0x44>)
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4413      	add	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800354a:	bf00      	nop
 800354c:	f7ff ffde 	bl	800350c <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	429a      	cmp	r2, r3
 800355a:	d8f7      	bhi.n	800354c <HAL_Delay+0x28>
  {
  }
}
 800355c:	bf00      	nop
 800355e:	bf00      	nop
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000007c 	.word	0x2000007c

0800356c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800357c:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003588:	4013      	ands	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003594:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800359c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800359e:	4a04      	ldr	r2, [pc, #16]	@ (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	60d3      	str	r3, [r2, #12]
}
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b8:	4b04      	ldr	r3, [pc, #16]	@ (80035cc <__NVIC_GetPriorityGrouping+0x18>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0307 	and.w	r3, r3, #7
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	db0b      	blt.n	80035fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	f003 021f 	and.w	r2, r3, #31
 80035e8:	4907      	ldr	r1, [pc, #28]	@ (8003608 <__NVIC_EnableIRQ+0x38>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	2001      	movs	r0, #1
 80035f2:	fa00 f202 	lsl.w	r2, r0, r2
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	e000e100 	.word	0xe000e100

0800360c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	6039      	str	r1, [r7, #0]
 8003616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361c:	2b00      	cmp	r3, #0
 800361e:	db0a      	blt.n	8003636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	490c      	ldr	r1, [pc, #48]	@ (8003658 <__NVIC_SetPriority+0x4c>)
 8003626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362a:	0112      	lsls	r2, r2, #4
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	440b      	add	r3, r1
 8003630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003634:	e00a      	b.n	800364c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	b2da      	uxtb	r2, r3
 800363a:	4908      	ldr	r1, [pc, #32]	@ (800365c <__NVIC_SetPriority+0x50>)
 800363c:	79fb      	ldrb	r3, [r7, #7]
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	3b04      	subs	r3, #4
 8003644:	0112      	lsls	r2, r2, #4
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	440b      	add	r3, r1
 800364a:	761a      	strb	r2, [r3, #24]
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000e100 	.word	0xe000e100
 800365c:	e000ed00 	.word	0xe000ed00

08003660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003660:	b480      	push	{r7}
 8003662:	b089      	sub	sp, #36	@ 0x24
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f003 0307 	and.w	r3, r3, #7
 8003672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f1c3 0307 	rsb	r3, r3, #7
 800367a:	2b04      	cmp	r3, #4
 800367c:	bf28      	it	cs
 800367e:	2304      	movcs	r3, #4
 8003680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3304      	adds	r3, #4
 8003686:	2b06      	cmp	r3, #6
 8003688:	d902      	bls.n	8003690 <NVIC_EncodePriority+0x30>
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3b03      	subs	r3, #3
 800368e:	e000      	b.n	8003692 <NVIC_EncodePriority+0x32>
 8003690:	2300      	movs	r3, #0
 8003692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003694:	f04f 32ff 	mov.w	r2, #4294967295
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	43da      	mvns	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	401a      	ands	r2, r3
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a8:	f04f 31ff 	mov.w	r1, #4294967295
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	fa01 f303 	lsl.w	r3, r1, r3
 80036b2:	43d9      	mvns	r1, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b8:	4313      	orrs	r3, r2
         );
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3724      	adds	r7, #36	@ 0x24
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
	...

080036c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036d8:	d301      	bcc.n	80036de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036da:	2301      	movs	r3, #1
 80036dc:	e00f      	b.n	80036fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036de:	4a0a      	ldr	r2, [pc, #40]	@ (8003708 <SysTick_Config+0x40>)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036e6:	210f      	movs	r1, #15
 80036e8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ec:	f7ff ff8e 	bl	800360c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f0:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <SysTick_Config+0x40>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036f6:	4b04      	ldr	r3, [pc, #16]	@ (8003708 <SysTick_Config+0x40>)
 80036f8:	2207      	movs	r2, #7
 80036fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	e000e010 	.word	0xe000e010

0800370c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff ff29 	bl	800356c <__NVIC_SetPriorityGrouping>
}
 800371a:	bf00      	nop
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	4603      	mov	r3, r0
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
 800372e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003734:	f7ff ff3e 	bl	80035b4 <__NVIC_GetPriorityGrouping>
 8003738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	68b9      	ldr	r1, [r7, #8]
 800373e:	6978      	ldr	r0, [r7, #20]
 8003740:	f7ff ff8e 	bl	8003660 <NVIC_EncodePriority>
 8003744:	4602      	mov	r2, r0
 8003746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff ff5d 	bl	800360c <__NVIC_SetPriority>
}
 8003752:	bf00      	nop
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b082      	sub	sp, #8
 800375e:	af00      	add	r7, sp, #0
 8003760:	4603      	mov	r3, r0
 8003762:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003768:	4618      	mov	r0, r3
 800376a:	f7ff ff31 	bl	80035d0 <__NVIC_EnableIRQ>
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b082      	sub	sp, #8
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7ff ffa2 	bl	80036c8 <SysTick_Config>
 8003784:	4603      	mov	r3, r0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800379c:	f7ff feb6 	bl	800350c <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e099      	b.n	80038e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 0201 	bic.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037cc:	e00f      	b.n	80037ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037ce:	f7ff fe9d 	bl	800350c <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d908      	bls.n	80037ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2220      	movs	r2, #32
 80037e0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2203      	movs	r2, #3
 80037e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e078      	b.n	80038e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1e8      	bne.n	80037ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4b38      	ldr	r3, [pc, #224]	@ (80038e8 <HAL_DMA_Init+0x158>)
 8003808:	4013      	ands	r3, r2
 800380a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800381a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003826:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003832:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	4313      	orrs	r3, r2
 800383e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	2b04      	cmp	r3, #4
 8003846:	d107      	bne.n	8003858 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003850:	4313      	orrs	r3, r2
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	4313      	orrs	r3, r2
 8003856:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f023 0307 	bic.w	r3, r3, #7
 800386e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	697a      	ldr	r2, [r7, #20]
 8003876:	4313      	orrs	r3, r2
 8003878:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387e:	2b04      	cmp	r3, #4
 8003880:	d117      	bne.n	80038b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00e      	beq.n	80038b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 fb01 	bl	8003e9c <DMA_CheckFifoParam>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d008      	beq.n	80038b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2240      	movs	r2, #64	@ 0x40
 80038a4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80038ae:	2301      	movs	r3, #1
 80038b0:	e016      	b.n	80038e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	697a      	ldr	r2, [r7, #20]
 80038b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 fab8 	bl	8003e30 <DMA_CalcBaseAndBitshift>
 80038c0:	4603      	mov	r3, r0
 80038c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c8:	223f      	movs	r2, #63	@ 0x3f
 80038ca:	409a      	lsls	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3718      	adds	r7, #24
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	f010803f 	.word	0xf010803f

080038ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
 80038f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003902:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <HAL_DMA_Start_IT+0x26>
 800390e:	2302      	movs	r3, #2
 8003910:	e040      	b.n	8003994 <HAL_DMA_Start_IT+0xa8>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b01      	cmp	r3, #1
 8003924:	d12f      	bne.n	8003986 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2202      	movs	r2, #2
 800392a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 fa4a 	bl	8003dd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003944:	223f      	movs	r2, #63	@ 0x3f
 8003946:	409a      	lsls	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0216 	orr.w	r2, r2, #22
 800395a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0208 	orr.w	r2, r2, #8
 8003972:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 0201 	orr.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	e005      	b.n	8003992 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800398e:	2302      	movs	r3, #2
 8003990:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003992:	7dfb      	ldrb	r3, [r7, #23]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039aa:	f7ff fdaf 	bl	800350c <HAL_GetTick>
 80039ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d008      	beq.n	80039ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2280      	movs	r2, #128	@ 0x80
 80039c0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e052      	b.n	8003a74 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0216 	bic.w	r2, r2, #22
 80039dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695a      	ldr	r2, [r3, #20]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d103      	bne.n	80039fe <HAL_DMA_Abort+0x62>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d007      	beq.n	8003a0e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0208 	bic.w	r2, r2, #8
 8003a0c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0201 	bic.w	r2, r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a1e:	e013      	b.n	8003a48 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a20:	f7ff fd74 	bl	800350c <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b05      	cmp	r3, #5
 8003a2c:	d90c      	bls.n	8003a48 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2220      	movs	r2, #32
 8003a32:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2203      	movs	r2, #3
 8003a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e015      	b.n	8003a74 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e4      	bne.n	8003a20 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a5a:	223f      	movs	r2, #63	@ 0x3f
 8003a5c:	409a      	lsls	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2201      	movs	r2, #1
 8003a66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d004      	beq.n	8003a9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2280      	movs	r2, #128	@ 0x80
 8003a94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e00c      	b.n	8003ab4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2205      	movs	r2, #5
 8003a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003acc:	4b8e      	ldr	r3, [pc, #568]	@ (8003d08 <HAL_DMA_IRQHandler+0x248>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a8e      	ldr	r2, [pc, #568]	@ (8003d0c <HAL_DMA_IRQHandler+0x24c>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	0a9b      	lsrs	r3, r3, #10
 8003ad8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ade:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aea:	2208      	movs	r2, #8
 8003aec:	409a      	lsls	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d01a      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d013      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0204 	bic.w	r2, r2, #4
 8003b12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b18:	2208      	movs	r2, #8
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b24:	f043 0201 	orr.w	r2, r3, #1
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b30:	2201      	movs	r2, #1
 8003b32:	409a      	lsls	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4013      	ands	r3, r2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d012      	beq.n	8003b62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00b      	beq.n	8003b62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4e:	2201      	movs	r2, #1
 8003b50:	409a      	lsls	r2, r3
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b5a:	f043 0202 	orr.w	r2, r3, #2
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b66:	2204      	movs	r2, #4
 8003b68:	409a      	lsls	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d012      	beq.n	8003b98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00b      	beq.n	8003b98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b84:	2204      	movs	r2, #4
 8003b86:	409a      	lsls	r2, r3
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b90:	f043 0204 	orr.w	r2, r3, #4
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	409a      	lsls	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d043      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d03c      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bba:	2210      	movs	r2, #16
 8003bbc:	409a      	lsls	r2, r3
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d018      	beq.n	8003c02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d108      	bne.n	8003bf0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d024      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	4798      	blx	r3
 8003bee:	e01f      	b.n	8003c30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d01b      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	4798      	blx	r3
 8003c00:	e016      	b.n	8003c30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d107      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0208 	bic.w	r2, r2, #8
 8003c1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	2220      	movs	r2, #32
 8003c36:	409a      	lsls	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 808f 	beq.w	8003d60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8087 	beq.w	8003d60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c56:	2220      	movs	r2, #32
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b05      	cmp	r3, #5
 8003c68:	d136      	bne.n	8003cd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0216 	bic.w	r2, r2, #22
 8003c78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695a      	ldr	r2, [r3, #20]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d103      	bne.n	8003c9a <HAL_DMA_IRQHandler+0x1da>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d007      	beq.n	8003caa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0208 	bic.w	r2, r2, #8
 8003ca8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cae:	223f      	movs	r2, #63	@ 0x3f
 8003cb0:	409a      	lsls	r2, r3
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d07e      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	4798      	blx	r3
        }
        return;
 8003cd6:	e079      	b.n	8003dcc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d01d      	beq.n	8003d22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10d      	bne.n	8003d10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d031      	beq.n	8003d60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	4798      	blx	r3
 8003d04:	e02c      	b.n	8003d60 <HAL_DMA_IRQHandler+0x2a0>
 8003d06:	bf00      	nop
 8003d08:	20000074 	.word	0x20000074
 8003d0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d023      	beq.n	8003d60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	4798      	blx	r3
 8003d20:	e01e      	b.n	8003d60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10f      	bne.n	8003d50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0210 	bic.w	r2, r2, #16
 8003d3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d032      	beq.n	8003dce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d022      	beq.n	8003dba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2205      	movs	r2, #5
 8003d78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0201 	bic.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	60bb      	str	r3, [r7, #8]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d307      	bcc.n	8003da8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f2      	bne.n	8003d8c <HAL_DMA_IRQHandler+0x2cc>
 8003da6:	e000      	b.n	8003daa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003da8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d005      	beq.n	8003dce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	4798      	blx	r3
 8003dca:	e000      	b.n	8003dce <HAL_DMA_IRQHandler+0x30e>
        return;
 8003dcc:	bf00      	nop
    }
  }
}
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003df0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b40      	cmp	r3, #64	@ 0x40
 8003e00:	d108      	bne.n	8003e14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e12:	e007      	b.n	8003e24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	60da      	str	r2, [r3, #12]
}
 8003e24:	bf00      	nop
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	3b10      	subs	r3, #16
 8003e40:	4a14      	ldr	r2, [pc, #80]	@ (8003e94 <DMA_CalcBaseAndBitshift+0x64>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	091b      	lsrs	r3, r3, #4
 8003e48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e4a:	4a13      	ldr	r2, [pc, #76]	@ (8003e98 <DMA_CalcBaseAndBitshift+0x68>)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4413      	add	r3, r2
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d909      	bls.n	8003e72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e66:	f023 0303 	bic.w	r3, r3, #3
 8003e6a:	1d1a      	adds	r2, r3, #4
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e70:	e007      	b.n	8003e82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e7a:	f023 0303 	bic.w	r3, r3, #3
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	aaaaaaab 	.word	0xaaaaaaab
 8003e98:	0800d72c 	.word	0x0800d72c

08003e9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d11f      	bne.n	8003ef6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d856      	bhi.n	8003f6a <DMA_CheckFifoParam+0xce>
 8003ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec4 <DMA_CheckFifoParam+0x28>)
 8003ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec2:	bf00      	nop
 8003ec4:	08003ed5 	.word	0x08003ed5
 8003ec8:	08003ee7 	.word	0x08003ee7
 8003ecc:	08003ed5 	.word	0x08003ed5
 8003ed0:	08003f6b 	.word	0x08003f6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d046      	beq.n	8003f6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee4:	e043      	b.n	8003f6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003eee:	d140      	bne.n	8003f72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ef4:	e03d      	b.n	8003f72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003efe:	d121      	bne.n	8003f44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d837      	bhi.n	8003f76 <DMA_CheckFifoParam+0xda>
 8003f06:	a201      	add	r2, pc, #4	@ (adr r2, 8003f0c <DMA_CheckFifoParam+0x70>)
 8003f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0c:	08003f1d 	.word	0x08003f1d
 8003f10:	08003f23 	.word	0x08003f23
 8003f14:	08003f1d 	.word	0x08003f1d
 8003f18:	08003f35 	.word	0x08003f35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f20:	e030      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d025      	beq.n	8003f7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f32:	e022      	b.n	8003f7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f38:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f3c:	d11f      	bne.n	8003f7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f42:	e01c      	b.n	8003f7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d903      	bls.n	8003f52 <DMA_CheckFifoParam+0xb6>
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d003      	beq.n	8003f58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f50:	e018      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
      break;
 8003f56:	e015      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00e      	beq.n	8003f82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]
      break;
 8003f68:	e00b      	b.n	8003f82 <DMA_CheckFifoParam+0xe6>
      break;
 8003f6a:	bf00      	nop
 8003f6c:	e00a      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;
 8003f6e:	bf00      	nop
 8003f70:	e008      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;
 8003f72:	bf00      	nop
 8003f74:	e006      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;
 8003f76:	bf00      	nop
 8003f78:	e004      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;
 8003f7a:	bf00      	nop
 8003f7c:	e002      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f7e:	bf00      	nop
 8003f80:	e000      	b.n	8003f84 <DMA_CheckFifoParam+0xe8>
      break;
 8003f82:	bf00      	nop
    }
  } 
  
  return status; 
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b089      	sub	sp, #36	@ 0x24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003faa:	2300      	movs	r3, #0
 8003fac:	61fb      	str	r3, [r7, #28]
 8003fae:	e16b      	b.n	8004288 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	f040 815a 	bne.w	8004282 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d005      	beq.n	8003fe6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d130      	bne.n	8004048 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	2203      	movs	r2, #3
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	fa02 f303 	lsl.w	r3, r2, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4313      	orrs	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800401c:	2201      	movs	r2, #1
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f003 0201 	and.w	r2, r3, #1
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f003 0303 	and.w	r3, r3, #3
 8004050:	2b03      	cmp	r3, #3
 8004052:	d017      	beq.n	8004084 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	2203      	movs	r2, #3
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4313      	orrs	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f003 0303 	and.w	r3, r3, #3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d123      	bne.n	80040d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	08da      	lsrs	r2, r3, #3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3208      	adds	r2, #8
 8004098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800409c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f003 0307 	and.w	r3, r3, #7
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	220f      	movs	r2, #15
 80040a8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ac:	43db      	mvns	r3, r3
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4013      	ands	r3, r2
 80040b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	691a      	ldr	r2, [r3, #16]
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	08da      	lsrs	r2, r3, #3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3208      	adds	r2, #8
 80040d2:	69b9      	ldr	r1, [r7, #24]
 80040d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	2203      	movs	r2, #3
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	43db      	mvns	r3, r3
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	4013      	ands	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f003 0203 	and.w	r2, r3, #3
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	4313      	orrs	r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 80b4 	beq.w	8004282 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	4b60      	ldr	r3, [pc, #384]	@ (80042a0 <HAL_GPIO_Init+0x30c>)
 8004120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004122:	4a5f      	ldr	r2, [pc, #380]	@ (80042a0 <HAL_GPIO_Init+0x30c>)
 8004124:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004128:	6453      	str	r3, [r2, #68]	@ 0x44
 800412a:	4b5d      	ldr	r3, [pc, #372]	@ (80042a0 <HAL_GPIO_Init+0x30c>)
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004136:	4a5b      	ldr	r2, [pc, #364]	@ (80042a4 <HAL_GPIO_Init+0x310>)
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	089b      	lsrs	r3, r3, #2
 800413c:	3302      	adds	r3, #2
 800413e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004142:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	220f      	movs	r2, #15
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	4013      	ands	r3, r2
 8004158:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a52      	ldr	r2, [pc, #328]	@ (80042a8 <HAL_GPIO_Init+0x314>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d02b      	beq.n	80041ba <HAL_GPIO_Init+0x226>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a51      	ldr	r2, [pc, #324]	@ (80042ac <HAL_GPIO_Init+0x318>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d025      	beq.n	80041b6 <HAL_GPIO_Init+0x222>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a50      	ldr	r2, [pc, #320]	@ (80042b0 <HAL_GPIO_Init+0x31c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d01f      	beq.n	80041b2 <HAL_GPIO_Init+0x21e>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a4f      	ldr	r2, [pc, #316]	@ (80042b4 <HAL_GPIO_Init+0x320>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d019      	beq.n	80041ae <HAL_GPIO_Init+0x21a>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a4e      	ldr	r2, [pc, #312]	@ (80042b8 <HAL_GPIO_Init+0x324>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d013      	beq.n	80041aa <HAL_GPIO_Init+0x216>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a4d      	ldr	r2, [pc, #308]	@ (80042bc <HAL_GPIO_Init+0x328>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d00d      	beq.n	80041a6 <HAL_GPIO_Init+0x212>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a4c      	ldr	r2, [pc, #304]	@ (80042c0 <HAL_GPIO_Init+0x32c>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d007      	beq.n	80041a2 <HAL_GPIO_Init+0x20e>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4b      	ldr	r2, [pc, #300]	@ (80042c4 <HAL_GPIO_Init+0x330>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d101      	bne.n	800419e <HAL_GPIO_Init+0x20a>
 800419a:	2307      	movs	r3, #7
 800419c:	e00e      	b.n	80041bc <HAL_GPIO_Init+0x228>
 800419e:	2308      	movs	r3, #8
 80041a0:	e00c      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041a2:	2306      	movs	r3, #6
 80041a4:	e00a      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041a6:	2305      	movs	r3, #5
 80041a8:	e008      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041aa:	2304      	movs	r3, #4
 80041ac:	e006      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041ae:	2303      	movs	r3, #3
 80041b0:	e004      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041b2:	2302      	movs	r3, #2
 80041b4:	e002      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <HAL_GPIO_Init+0x228>
 80041ba:	2300      	movs	r3, #0
 80041bc:	69fa      	ldr	r2, [r7, #28]
 80041be:	f002 0203 	and.w	r2, r2, #3
 80041c2:	0092      	lsls	r2, r2, #2
 80041c4:	4093      	lsls	r3, r2
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041cc:	4935      	ldr	r1, [pc, #212]	@ (80042a4 <HAL_GPIO_Init+0x310>)
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	089b      	lsrs	r3, r3, #2
 80041d2:	3302      	adds	r3, #2
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041da:	4b3b      	ldr	r3, [pc, #236]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	43db      	mvns	r3, r3
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	4013      	ands	r3, r2
 80041e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041fe:	4a32      	ldr	r2, [pc, #200]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004204:	4b30      	ldr	r3, [pc, #192]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	43db      	mvns	r3, r3
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	4013      	ands	r3, r2
 8004212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d003      	beq.n	8004228 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4313      	orrs	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004228:	4a27      	ldr	r2, [pc, #156]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800422e:	4b26      	ldr	r3, [pc, #152]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	43db      	mvns	r3, r3
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	4013      	ands	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004252:	4a1d      	ldr	r2, [pc, #116]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004258:	4b1b      	ldr	r3, [pc, #108]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	43db      	mvns	r3, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	4313      	orrs	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800427c:	4a12      	ldr	r2, [pc, #72]	@ (80042c8 <HAL_GPIO_Init+0x334>)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	3301      	adds	r3, #1
 8004286:	61fb      	str	r3, [r7, #28]
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	2b0f      	cmp	r3, #15
 800428c:	f67f ae90 	bls.w	8003fb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004290:	bf00      	nop
 8004292:	bf00      	nop
 8004294:	3724      	adds	r7, #36	@ 0x24
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40023800 	.word	0x40023800
 80042a4:	40013800 	.word	0x40013800
 80042a8:	40020000 	.word	0x40020000
 80042ac:	40020400 	.word	0x40020400
 80042b0:	40020800 	.word	0x40020800
 80042b4:	40020c00 	.word	0x40020c00
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40021400 	.word	0x40021400
 80042c0:	40021800 	.word	0x40021800
 80042c4:	40021c00 	.word	0x40021c00
 80042c8:	40013c00 	.word	0x40013c00

080042cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	460b      	mov	r3, r1
 80042d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	887b      	ldrh	r3, [r7, #2]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	e001      	b.n	80042ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042ea:	2300      	movs	r3, #0
 80042ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	807b      	strh	r3, [r7, #2]
 8004308:	4613      	mov	r3, r2
 800430a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800430c:	787b      	ldrb	r3, [r7, #1]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004312:	887a      	ldrh	r2, [r7, #2]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004318:	e003      	b.n	8004322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800431a:	887b      	ldrh	r3, [r7, #2]
 800431c:	041a      	lsls	r2, r3, #16
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	619a      	str	r2, [r3, #24]
}
 8004322:	bf00      	nop
 8004324:	370c      	adds	r7, #12
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
	...

08004330 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	4603      	mov	r3, r0
 8004338:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800433a:	4b08      	ldr	r3, [pc, #32]	@ (800435c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d006      	beq.n	8004354 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004346:	4a05      	ldr	r2, [pc, #20]	@ (800435c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800434c:	88fb      	ldrh	r3, [r7, #6]
 800434e:	4618      	mov	r0, r3
 8004350:	f7fe fb7a 	bl	8002a48 <HAL_GPIO_EXTI_Callback>
  }
}
 8004354:	bf00      	nop
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40013c00 	.word	0x40013c00

08004360 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af02      	add	r7, sp, #8
 8004366:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e101      	b.n	8004576 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d106      	bne.n	8004392 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f007 ff3f 	bl	800c210 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2203      	movs	r2, #3
 8004396:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043a0:	d102      	bne.n	80043a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f004 fb6a 	bl	8008a86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6818      	ldr	r0, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	7c1a      	ldrb	r2, [r3, #16]
 80043ba:	f88d 2000 	strb.w	r2, [sp]
 80043be:	3304      	adds	r3, #4
 80043c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043c2:	f004 fa49 	bl	8008858 <USB_CoreInit>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d005      	beq.n	80043d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e0ce      	b.n	8004576 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2100      	movs	r1, #0
 80043de:	4618      	mov	r0, r3
 80043e0:	f004 fb62 	bl	8008aa8 <USB_SetCurrentMode>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2202      	movs	r2, #2
 80043ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e0bf      	b.n	8004576 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043f6:	2300      	movs	r3, #0
 80043f8:	73fb      	strb	r3, [r7, #15]
 80043fa:	e04a      	b.n	8004492 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043fc:	7bfa      	ldrb	r2, [r7, #15]
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	4613      	mov	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	3315      	adds	r3, #21
 800440c:	2201      	movs	r2, #1
 800440e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004410:	7bfa      	ldrb	r2, [r7, #15]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	00db      	lsls	r3, r3, #3
 8004418:	4413      	add	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	3314      	adds	r3, #20
 8004420:	7bfa      	ldrb	r2, [r7, #15]
 8004422:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004424:	7bfa      	ldrb	r2, [r7, #15]
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	b298      	uxth	r0, r3
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	332e      	adds	r3, #46	@ 0x2e
 8004438:	4602      	mov	r2, r0
 800443a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800443c:	7bfa      	ldrb	r2, [r7, #15]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	4413      	add	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	3318      	adds	r3, #24
 800444c:	2200      	movs	r2, #0
 800444e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004450:	7bfa      	ldrb	r2, [r7, #15]
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	4613      	mov	r3, r2
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4413      	add	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	331c      	adds	r3, #28
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004464:	7bfa      	ldrb	r2, [r7, #15]
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	3320      	adds	r3, #32
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004478:	7bfa      	ldrb	r2, [r7, #15]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	3324      	adds	r3, #36	@ 0x24
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	3301      	adds	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	791b      	ldrb	r3, [r3, #4]
 8004496:	7bfa      	ldrb	r2, [r7, #15]
 8004498:	429a      	cmp	r2, r3
 800449a:	d3af      	bcc.n	80043fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800449c:	2300      	movs	r3, #0
 800449e:	73fb      	strb	r3, [r7, #15]
 80044a0:	e044      	b.n	800452c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044a2:	7bfa      	ldrb	r2, [r7, #15]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4413      	add	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044b8:	7bfa      	ldrb	r2, [r7, #15]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044ce:	7bfa      	ldrb	r2, [r7, #15]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	00db      	lsls	r3, r3, #3
 80044d6:	4413      	add	r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	440b      	add	r3, r1
 80044dc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044e4:	7bfa      	ldrb	r2, [r7, #15]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	4413      	add	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044fa:	7bfa      	ldrb	r2, [r7, #15]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004510:	7bfa      	ldrb	r2, [r7, #15]
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	4613      	mov	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	4413      	add	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	3301      	adds	r3, #1
 800452a:	73fb      	strb	r3, [r7, #15]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	791b      	ldrb	r3, [r3, #4]
 8004530:	7bfa      	ldrb	r2, [r7, #15]
 8004532:	429a      	cmp	r2, r3
 8004534:	d3b5      	bcc.n	80044a2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6818      	ldr	r0, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	7c1a      	ldrb	r2, [r3, #16]
 800453e:	f88d 2000 	strb.w	r2, [sp]
 8004542:	3304      	adds	r3, #4
 8004544:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004546:	f004 fafb 	bl	8008b40 <USB_DevInit>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e00c      	b.n	8004576 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f005 fb45 	bl	8009bfe <USB_DevDisconnect>

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b084      	sub	sp, #16
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_PCD_Start+0x1c>
 8004596:	2302      	movs	r3, #2
 8004598:	e022      	b.n	80045e0 <HAL_PCD_Start+0x62>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d105      	bne.n	80045c2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f004 fa4c 	bl	8008a64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f005 faf3 	bl	8009bbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80045e8:	b590      	push	{r4, r7, lr}
 80045ea:	b08d      	sub	sp, #52	@ 0x34
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f005 fbb1 	bl	8009d66 <USB_GetMode>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	f040 848c 	bne.w	8004f24 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f005 fb15 	bl	8009c40 <USB_ReadInterrupts>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 8482 	beq.w	8004f22 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	0a1b      	lsrs	r3, r3, #8
 8004628:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f005 fb02 	bl	8009c40 <USB_ReadInterrupts>
 800463c:	4603      	mov	r3, r0
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b02      	cmp	r3, #2
 8004644:	d107      	bne.n	8004656 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695a      	ldr	r2, [r3, #20]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f002 0202 	and.w	r2, r2, #2
 8004654:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4618      	mov	r0, r3
 800465c:	f005 faf0 	bl	8009c40 <USB_ReadInterrupts>
 8004660:	4603      	mov	r3, r0
 8004662:	f003 0310 	and.w	r3, r3, #16
 8004666:	2b10      	cmp	r3, #16
 8004668:	d161      	bne.n	800472e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	699a      	ldr	r2, [r3, #24]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 0210 	bic.w	r2, r2, #16
 8004678:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	f003 020f 	and.w	r2, r3, #15
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	4413      	add	r3, r2
 8004696:	3304      	adds	r3, #4
 8004698:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	0c5b      	lsrs	r3, r3, #17
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d124      	bne.n	80046f0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80046ac:	4013      	ands	r3, r2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d035      	beq.n	800471e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	091b      	lsrs	r3, r3, #4
 80046ba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	461a      	mov	r2, r3
 80046c4:	6a38      	ldr	r0, [r7, #32]
 80046c6:	f005 f927 	bl	8009918 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	091b      	lsrs	r3, r3, #4
 80046d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046d6:	441a      	add	r2, r3
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	695a      	ldr	r2, [r3, #20]
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	091b      	lsrs	r3, r3, #4
 80046e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046e8:	441a      	add	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	615a      	str	r2, [r3, #20]
 80046ee:	e016      	b.n	800471e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	0c5b      	lsrs	r3, r3, #17
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	2b06      	cmp	r3, #6
 80046fa:	d110      	bne.n	800471e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004702:	2208      	movs	r2, #8
 8004704:	4619      	mov	r1, r3
 8004706:	6a38      	ldr	r0, [r7, #32]
 8004708:	f005 f906 	bl	8009918 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	695a      	ldr	r2, [r3, #20]
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	091b      	lsrs	r3, r3, #4
 8004714:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004718:	441a      	add	r2, r3
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	699a      	ldr	r2, [r3, #24]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f042 0210 	orr.w	r2, r2, #16
 800472c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f005 fa84 	bl	8009c40 <USB_ReadInterrupts>
 8004738:	4603      	mov	r3, r0
 800473a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800473e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004742:	f040 80a7 	bne.w	8004894 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f005 fa89 	bl	8009c66 <USB_ReadDevAllOutEpInterrupt>
 8004754:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004756:	e099      	b.n	800488c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 808e 	beq.w	8004880 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	4611      	mov	r1, r2
 800476e:	4618      	mov	r0, r3
 8004770:	f005 faad 	bl	8009cce <USB_ReadDevOutEPInterrupt>
 8004774:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00c      	beq.n	800479a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004782:	015a      	lsls	r2, r3, #5
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	4413      	add	r3, r2
 8004788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800478c:	461a      	mov	r2, r3
 800478e:	2301      	movs	r3, #1
 8004790:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004792:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 fea3 	bl	80054e0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00c      	beq.n	80047be <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b0:	461a      	mov	r2, r3
 80047b2:	2308      	movs	r3, #8
 80047b4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80047b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 ff79 	bl	80056b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f003 0310 	and.w	r3, r3, #16
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d008      	beq.n	80047da <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	015a      	lsls	r2, r3, #5
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d4:	461a      	mov	r2, r3
 80047d6:	2310      	movs	r3, #16
 80047d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d030      	beq.n	8004846 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80047e4:	6a3b      	ldr	r3, [r7, #32]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ec:	2b80      	cmp	r3, #128	@ 0x80
 80047ee:	d109      	bne.n	8004804 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004802:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004806:	4613      	mov	r3, r2
 8004808:	00db      	lsls	r3, r3, #3
 800480a:	4413      	add	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	4413      	add	r3, r2
 8004816:	3304      	adds	r3, #4
 8004818:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	78db      	ldrb	r3, [r3, #3]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d108      	bne.n	8004834 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2200      	movs	r2, #0
 8004826:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	b2db      	uxtb	r3, r3
 800482c:	4619      	mov	r1, r3
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f007 fdf4 	bl	800c41c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	4413      	add	r3, r2
 800483c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004840:	461a      	mov	r2, r3
 8004842:	2302      	movs	r3, #2
 8004844:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	d008      	beq.n	8004862 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800485c:	461a      	mov	r2, r3
 800485e:	2320      	movs	r3, #32
 8004860:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d009      	beq.n	8004880 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800486c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	4413      	add	r3, r2
 8004874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004878:	461a      	mov	r2, r3
 800487a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800487e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004882:	3301      	adds	r3, #1
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800488c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488e:	2b00      	cmp	r3, #0
 8004890:	f47f af62 	bne.w	8004758 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4618      	mov	r0, r3
 800489a:	f005 f9d1 	bl	8009c40 <USB_ReadInterrupts>
 800489e:	4603      	mov	r3, r0
 80048a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048a8:	f040 80db 	bne.w	8004a62 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f005 f9f2 	bl	8009c9a <USB_ReadDevAllInEpInterrupt>
 80048b6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80048b8:	2300      	movs	r3, #0
 80048ba:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80048bc:	e0cd      	b.n	8004a5a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80048be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80c2 	beq.w	8004a4e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d0:	b2d2      	uxtb	r2, r2
 80048d2:	4611      	mov	r1, r2
 80048d4:	4618      	mov	r0, r3
 80048d6:	f005 fa18 	bl	8009d0a <USB_ReadDevInEPInterrupt>
 80048da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d057      	beq.n	8004996 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	f003 030f 	and.w	r3, r3, #15
 80048ec:	2201      	movs	r2, #1
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	43db      	mvns	r3, r3
 8004900:	69f9      	ldr	r1, [r7, #28]
 8004902:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004906:	4013      	ands	r3, r2
 8004908:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800490a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490c:	015a      	lsls	r2, r3, #5
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	4413      	add	r3, r2
 8004912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004916:	461a      	mov	r2, r3
 8004918:	2301      	movs	r3, #1
 800491a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	799b      	ldrb	r3, [r3, #6]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d132      	bne.n	800498a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004928:	4613      	mov	r3, r2
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	4413      	add	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	440b      	add	r3, r1
 8004932:	3320      	adds	r3, #32
 8004934:	6819      	ldr	r1, [r3, #0]
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493a:	4613      	mov	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	4413      	add	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4403      	add	r3, r0
 8004944:	331c      	adds	r3, #28
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4419      	add	r1, r3
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4403      	add	r3, r0
 8004958:	3320      	adds	r3, #32
 800495a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	2b00      	cmp	r3, #0
 8004960:	d113      	bne.n	800498a <HAL_PCD_IRQHandler+0x3a2>
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004966:	4613      	mov	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	3324      	adds	r3, #36	@ 0x24
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d108      	bne.n	800498a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004982:	461a      	mov	r2, r3
 8004984:	2101      	movs	r1, #1
 8004986:	f005 fa1f 	bl	8009dc8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	b2db      	uxtb	r3, r3
 800498e:	4619      	mov	r1, r3
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f007 fcbe 	bl	800c312 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d008      	beq.n	80049b2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80049a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ac:	461a      	mov	r2, r3
 80049ae:	2308      	movs	r3, #8
 80049b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0310 	and.w	r3, r3, #16
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d008      	beq.n	80049ce <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80049bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049be:	015a      	lsls	r2, r3, #5
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	4413      	add	r3, r2
 80049c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c8:	461a      	mov	r2, r3
 80049ca:	2310      	movs	r3, #16
 80049cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d008      	beq.n	80049ea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80049d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049da:	015a      	lsls	r2, r3, #5
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	4413      	add	r3, r2
 80049e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049e4:	461a      	mov	r2, r3
 80049e6:	2340      	movs	r3, #64	@ 0x40
 80049e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d023      	beq.n	8004a3c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80049f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049f6:	6a38      	ldr	r0, [r7, #32]
 80049f8:	f004 fa06 	bl	8008e08 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80049fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fe:	4613      	mov	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	4413      	add	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	3310      	adds	r3, #16
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	3304      	adds	r3, #4
 8004a0e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	78db      	ldrb	r3, [r3, #3]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d108      	bne.n	8004a2a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	4619      	mov	r1, r3
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f007 fd0b 	bl	800c440 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2c:	015a      	lsls	r2, r3, #5
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	4413      	add	r3, r2
 8004a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a36:	461a      	mov	r2, r3
 8004a38:	2302      	movs	r3, #2
 8004a3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004a46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 fcbd 	bl	80053c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	3301      	adds	r3, #1
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a56:	085b      	lsrs	r3, r3, #1
 8004a58:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f47f af2e 	bne.w	80048be <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f005 f8ea 	bl	8009c40 <USB_ReadInterrupts>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a76:	d122      	bne.n	8004abe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d108      	bne.n	8004aa8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fea3 	bl	80057ec <HAL_PCDEx_LPM_Callback>
 8004aa6:	e002      	b.n	8004aae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f007 fca9 	bl	800c400 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695a      	ldr	r2, [r3, #20]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004abc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f005 f8bc 	bl	8009c40 <USB_ReadInterrupts>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ace:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ad2:	d112      	bne.n	8004afa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d102      	bne.n	8004aea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f007 fc65 	bl	800c3b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695a      	ldr	r2, [r3, #20]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004af8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f005 f89e 	bl	8009c40 <USB_ReadInterrupts>
 8004b04:	4603      	mov	r3, r0
 8004b06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b0e:	f040 80b7 	bne.w	8004c80 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b20:	f023 0301 	bic.w	r3, r3, #1
 8004b24:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2110      	movs	r1, #16
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f004 f96b 	bl	8008e08 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b32:	2300      	movs	r3, #0
 8004b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b36:	e046      	b.n	8004bc6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3a:	015a      	lsls	r2, r3, #5
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	4413      	add	r3, r2
 8004b40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b44:	461a      	mov	r2, r3
 8004b46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b4a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4e:	015a      	lsls	r2, r3, #5
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	4413      	add	r3, r2
 8004b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b5c:	0151      	lsls	r1, r2, #5
 8004b5e:	69fa      	ldr	r2, [r7, #28]
 8004b60:	440a      	add	r2, r1
 8004b62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004b6a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b7e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b82:	015a      	lsls	r2, r3, #5
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	4413      	add	r3, r2
 8004b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b90:	0151      	lsls	r1, r2, #5
 8004b92:	69fa      	ldr	r2, [r7, #28]
 8004b94:	440a      	add	r2, r1
 8004b96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004b9e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba2:	015a      	lsls	r2, r3, #5
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bb0:	0151      	lsls	r1, r2, #5
 8004bb2:	69fa      	ldr	r2, [r7, #28]
 8004bb4:	440a      	add	r2, r1
 8004bb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004bbe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	791b      	ldrb	r3, [r3, #4]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d3b2      	bcc.n	8004b38 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	69fa      	ldr	r2, [r7, #28]
 8004bdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004be0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004be4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	7bdb      	ldrb	r3, [r3, #15]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d016      	beq.n	8004c1c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bf8:	69fa      	ldr	r2, [r7, #28]
 8004bfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bfe:	f043 030b 	orr.w	r3, r3, #11
 8004c02:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c14:	f043 030b 	orr.w	r3, r3, #11
 8004c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c1a:	e015      	b.n	8004c48 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	69fa      	ldr	r2, [r7, #28]
 8004c26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004c2e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004c32:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	69fa      	ldr	r2, [r7, #28]
 8004c3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c42:	f043 030b 	orr.w	r3, r3, #11
 8004c46:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	69fa      	ldr	r2, [r7, #28]
 8004c52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c56:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004c5a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f005 f8ac 	bl	8009dc8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695a      	ldr	r2, [r3, #20]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f004 ffdb 	bl	8009c40 <USB_ReadInterrupts>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c94:	d123      	bne.n	8004cde <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f005 f871 	bl	8009d82 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f004 f928 	bl	8008efa <USB_GetDevSpeed>
 8004caa:	4603      	mov	r3, r0
 8004cac:	461a      	mov	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681c      	ldr	r4, [r3, #0]
 8004cb6:	f001 fa09 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 8004cba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f003 fe2c 	bl	8008920 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f007 fb4a 	bl	800c362 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004cdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f004 ffac 	bl	8009c40 <USB_ReadInterrupts>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	f003 0308 	and.w	r3, r3, #8
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d10a      	bne.n	8004d08 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f007 fb27 	bl	800c346 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695a      	ldr	r2, [r3, #20]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f002 0208 	and.w	r2, r2, #8
 8004d06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f004 ff97 	bl	8009c40 <USB_ReadInterrupts>
 8004d12:	4603      	mov	r3, r0
 8004d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d18:	2b80      	cmp	r3, #128	@ 0x80
 8004d1a:	d123      	bne.n	8004d64 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d28:	2301      	movs	r3, #1
 8004d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d2c:	e014      	b.n	8004d58 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004d2e:	6879      	ldr	r1, [r7, #4]
 8004d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d32:	4613      	mov	r3, r2
 8004d34:	00db      	lsls	r3, r3, #3
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	440b      	add	r3, r1
 8004d3c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d105      	bne.n	8004d52 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 fb0a 	bl	8005366 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d54:	3301      	adds	r3, #1
 8004d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	791b      	ldrb	r3, [r3, #4]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d3e4      	bcc.n	8004d2e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f004 ff69 	bl	8009c40 <USB_ReadInterrupts>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d78:	d13c      	bne.n	8004df4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7e:	e02b      	b.n	8004dd8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d82:	015a      	lsls	r2, r3, #5
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	4413      	add	r3, r2
 8004d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d94:	4613      	mov	r3, r2
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	4413      	add	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	3318      	adds	r3, #24
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d115      	bne.n	8004dd2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004da6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	da12      	bge.n	8004dd2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db0:	4613      	mov	r3, r2
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	3317      	adds	r3, #23
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	4619      	mov	r1, r3
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 faca 	bl	8005366 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	791b      	ldrb	r3, [r3, #4]
 8004ddc:	461a      	mov	r2, r3
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d3cd      	bcc.n	8004d80 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	695a      	ldr	r2, [r3, #20]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004df2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f004 ff21 	bl	8009c40 <USB_ReadInterrupts>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e08:	d156      	bne.n	8004eb8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e0e:	e045      	b.n	8004e9c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e24:	4613      	mov	r3, r2
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	440b      	add	r3, r1
 8004e2e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d12e      	bne.n	8004e96 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004e38:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	da2b      	bge.n	8004e96 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	0c1a      	lsrs	r2, r3, #16
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004e48:	4053      	eors	r3, r2
 8004e4a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d121      	bne.n	8004e96 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e56:	4613      	mov	r3, r2
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e64:	2201      	movs	r2, #1
 8004e66:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10a      	bne.n	8004e96 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	69fa      	ldr	r2, [r7, #28]
 8004e8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e92:	6053      	str	r3, [r2, #4]
            break;
 8004e94:	e008      	b.n	8004ea8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	3301      	adds	r3, #1
 8004e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	791b      	ldrb	r3, [r3, #4]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d3b3      	bcc.n	8004e10 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695a      	ldr	r2, [r3, #20]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004eb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f004 febf 	bl	8009c40 <USB_ReadInterrupts>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ecc:	d10a      	bne.n	8004ee4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f007 fac8 	bl	800c464 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695a      	ldr	r2, [r3, #20]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004ee2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f004 fea9 	bl	8009c40 <USB_ReadInterrupts>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d115      	bne.n	8004f24 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	f003 0304 	and.w	r3, r3, #4
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d002      	beq.n	8004f10 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f007 fab8 	bl	800c480 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6859      	ldr	r1, [r3, #4]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]
 8004f20:	e000      	b.n	8004f24 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004f22:	bf00      	nop
    }
  }
}
 8004f24:	3734      	adds	r7, #52	@ 0x34
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd90      	pop	{r4, r7, pc}

08004f2a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b082      	sub	sp, #8
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
 8004f32:	460b      	mov	r3, r1
 8004f34:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_PCD_SetAddress+0x1a>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e012      	b.n	8004f6a <HAL_PCD_SetAddress+0x40>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	78fa      	ldrb	r2, [r7, #3]
 8004f50:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	4611      	mov	r1, r2
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f004 fe08 	bl	8009b70 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	4608      	mov	r0, r1
 8004f7c:	4611      	mov	r1, r2
 8004f7e:	461a      	mov	r2, r3
 8004f80:	4603      	mov	r3, r0
 8004f82:	70fb      	strb	r3, [r7, #3]
 8004f84:	460b      	mov	r3, r1
 8004f86:	803b      	strh	r3, [r7, #0]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	da0f      	bge.n	8004fb8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	f003 020f 	and.w	r2, r3, #15
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	3310      	adds	r3, #16
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	4413      	add	r3, r2
 8004fac:	3304      	adds	r3, #4
 8004fae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	705a      	strb	r2, [r3, #1]
 8004fb6:	e00f      	b.n	8004fd8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	f003 020f 	and.w	r2, r3, #15
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	4413      	add	r3, r2
 8004fce:	3304      	adds	r3, #4
 8004fd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004fe4:	883b      	ldrh	r3, [r7, #0]
 8004fe6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	78ba      	ldrb	r2, [r7, #2]
 8004ff2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	785b      	ldrb	r3, [r3, #1]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d004      	beq.n	8005006 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005006:	78bb      	ldrb	r3, [r7, #2]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d102      	bne.n	8005012 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005018:	2b01      	cmp	r3, #1
 800501a:	d101      	bne.n	8005020 <HAL_PCD_EP_Open+0xae>
 800501c:	2302      	movs	r3, #2
 800501e:	e00e      	b.n	800503e <HAL_PCD_EP_Open+0xcc>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68f9      	ldr	r1, [r7, #12]
 800502e:	4618      	mov	r0, r3
 8005030:	f003 ff88 	bl	8008f44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800503c:	7afb      	ldrb	r3, [r7, #11]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b084      	sub	sp, #16
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
 800504e:	460b      	mov	r3, r1
 8005050:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005052:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005056:	2b00      	cmp	r3, #0
 8005058:	da0f      	bge.n	800507a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800505a:	78fb      	ldrb	r3, [r7, #3]
 800505c:	f003 020f 	and.w	r2, r3, #15
 8005060:	4613      	mov	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	4413      	add	r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	3310      	adds	r3, #16
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	4413      	add	r3, r2
 800506e:	3304      	adds	r3, #4
 8005070:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2201      	movs	r2, #1
 8005076:	705a      	strb	r2, [r3, #1]
 8005078:	e00f      	b.n	800509a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f003 020f 	and.w	r2, r3, #15
 8005080:	4613      	mov	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	4413      	add	r3, r2
 8005090:	3304      	adds	r3, #4
 8005092:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800509a:	78fb      	ldrb	r3, [r7, #3]
 800509c:	f003 030f 	and.w	r3, r3, #15
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_PCD_EP_Close+0x6e>
 80050b0:	2302      	movs	r3, #2
 80050b2:	e00e      	b.n	80050d2 <HAL_PCD_EP_Close+0x8c>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68f9      	ldr	r1, [r7, #12]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f003 ffc6 	bl	8009054 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b086      	sub	sp, #24
 80050de:	af00      	add	r7, sp, #0
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
 80050e6:	460b      	mov	r3, r1
 80050e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050ea:	7afb      	ldrb	r3, [r7, #11]
 80050ec:	f003 020f 	and.w	r2, r3, #15
 80050f0:	4613      	mov	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	3304      	adds	r3, #4
 8005102:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2200      	movs	r2, #0
 8005114:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	2200      	movs	r2, #0
 800511a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800511c:	7afb      	ldrb	r3, [r7, #11]
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	b2da      	uxtb	r2, r3
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	799b      	ldrb	r3, [r3, #6]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d102      	bne.n	8005136 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	799b      	ldrb	r3, [r3, #6]
 800513e:	461a      	mov	r2, r3
 8005140:	6979      	ldr	r1, [r7, #20]
 8005142:	f004 f863 	bl	800920c <USB_EPStartXfer>

  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	460b      	mov	r3, r1
 800515a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800515c:	78fb      	ldrb	r3, [r7, #3]
 800515e:	f003 020f 	and.w	r2, r3, #15
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	4613      	mov	r3, r2
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	440b      	add	r3, r1
 800516e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005172:	681b      	ldr	r3, [r3, #0]
}
 8005174:	4618      	mov	r0, r3
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	607a      	str	r2, [r7, #4]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	460b      	mov	r3, r1
 800518e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005190:	7afb      	ldrb	r3, [r7, #11]
 8005192:	f003 020f 	and.w	r2, r3, #15
 8005196:	4613      	mov	r3, r2
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	4413      	add	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	3310      	adds	r3, #16
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4413      	add	r3, r2
 80051a4:	3304      	adds	r3, #4
 80051a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	2200      	movs	r2, #0
 80051b8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2201      	movs	r2, #1
 80051be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051c0:	7afb      	ldrb	r3, [r7, #11]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	799b      	ldrb	r3, [r3, #6]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d102      	bne.n	80051da <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	799b      	ldrb	r3, [r3, #6]
 80051e2:	461a      	mov	r2, r3
 80051e4:	6979      	ldr	r1, [r7, #20]
 80051e6:	f004 f811 	bl	800920c <USB_EPStartXfer>

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	7912      	ldrb	r2, [r2, #4]
 800520a:	4293      	cmp	r3, r2
 800520c:	d901      	bls.n	8005212 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e04f      	b.n	80052b2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005216:	2b00      	cmp	r3, #0
 8005218:	da0f      	bge.n	800523a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800521a:	78fb      	ldrb	r3, [r7, #3]
 800521c:	f003 020f 	and.w	r2, r3, #15
 8005220:	4613      	mov	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4413      	add	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	3310      	adds	r3, #16
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	4413      	add	r3, r2
 800522e:	3304      	adds	r3, #4
 8005230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	705a      	strb	r2, [r3, #1]
 8005238:	e00d      	b.n	8005256 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	4613      	mov	r3, r2
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	4413      	add	r3, r2
 800524c:	3304      	adds	r3, #4
 800524e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2201      	movs	r2, #1
 800525a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800525c:	78fb      	ldrb	r3, [r7, #3]
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	b2da      	uxtb	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_PCD_EP_SetStall+0x82>
 8005272:	2302      	movs	r3, #2
 8005274:	e01d      	b.n	80052b2 <HAL_PCD_EP_SetStall+0xbe>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68f9      	ldr	r1, [r7, #12]
 8005284:	4618      	mov	r0, r3
 8005286:	f004 fb9f 	bl	80099c8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800528a:	78fb      	ldrb	r3, [r7, #3]
 800528c:	f003 030f 	and.w	r3, r3, #15
 8005290:	2b00      	cmp	r3, #0
 8005292:	d109      	bne.n	80052a8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	7999      	ldrb	r1, [r3, #6]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052a2:	461a      	mov	r2, r3
 80052a4:	f004 fd90 	bl	8009dc8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
 80052c2:	460b      	mov	r3, r1
 80052c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80052c6:	78fb      	ldrb	r3, [r7, #3]
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	7912      	ldrb	r2, [r2, #4]
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d901      	bls.n	80052d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e042      	b.n	800535e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	da0f      	bge.n	8005300 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052e0:	78fb      	ldrb	r3, [r7, #3]
 80052e2:	f003 020f 	and.w	r2, r3, #15
 80052e6:	4613      	mov	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	4413      	add	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	3310      	adds	r3, #16
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	4413      	add	r3, r2
 80052f4:	3304      	adds	r3, #4
 80052f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	705a      	strb	r2, [r3, #1]
 80052fe:	e00f      	b.n	8005320 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	f003 020f 	and.w	r2, r3, #15
 8005306:	4613      	mov	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	4413      	add	r3, r2
 8005316:	3304      	adds	r3, #4
 8005318:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005326:	78fb      	ldrb	r3, [r7, #3]
 8005328:	f003 030f 	and.w	r3, r3, #15
 800532c:	b2da      	uxtb	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005338:	2b01      	cmp	r3, #1
 800533a:	d101      	bne.n	8005340 <HAL_PCD_EP_ClrStall+0x86>
 800533c:	2302      	movs	r3, #2
 800533e:	e00e      	b.n	800535e <HAL_PCD_EP_ClrStall+0xa4>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68f9      	ldr	r1, [r7, #12]
 800534e:	4618      	mov	r0, r3
 8005350:	f004 fba8 	bl	8009aa4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	460b      	mov	r3, r1
 8005370:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005372:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005376:	2b00      	cmp	r3, #0
 8005378:	da0c      	bge.n	8005394 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800537a:	78fb      	ldrb	r3, [r7, #3]
 800537c:	f003 020f 	and.w	r2, r3, #15
 8005380:	4613      	mov	r3, r2
 8005382:	00db      	lsls	r3, r3, #3
 8005384:	4413      	add	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	3310      	adds	r3, #16
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	4413      	add	r3, r2
 800538e:	3304      	adds	r3, #4
 8005390:	60fb      	str	r3, [r7, #12]
 8005392:	e00c      	b.n	80053ae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	f003 020f 	and.w	r2, r3, #15
 800539a:	4613      	mov	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	4413      	add	r3, r2
 80053aa:	3304      	adds	r3, #4
 80053ac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68f9      	ldr	r1, [r7, #12]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f004 f9c7 	bl	8009748 <USB_EPStopXfer>
 80053ba:	4603      	mov	r3, r0
 80053bc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80053be:	7afb      	ldrb	r3, [r7, #11]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08a      	sub	sp, #40	@ 0x28
 80053cc:	af02      	add	r7, sp, #8
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	4613      	mov	r3, r2
 80053e0:	00db      	lsls	r3, r3, #3
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	3310      	adds	r3, #16
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	4413      	add	r3, r2
 80053ec:	3304      	adds	r3, #4
 80053ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	695a      	ldr	r2, [r3, #20]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d901      	bls.n	8005400 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e06b      	b.n	80054d8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	429a      	cmp	r2, r3
 8005414:	d902      	bls.n	800541c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	3303      	adds	r3, #3
 8005420:	089b      	lsrs	r3, r3, #2
 8005422:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005424:	e02a      	b.n	800547c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	69fa      	ldr	r2, [r7, #28]
 8005438:	429a      	cmp	r2, r3
 800543a:	d902      	bls.n	8005442 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	3303      	adds	r3, #3
 8005446:	089b      	lsrs	r3, r3, #2
 8005448:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	68d9      	ldr	r1, [r3, #12]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	b2da      	uxtb	r2, r3
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800545a:	9300      	str	r3, [sp, #0]
 800545c:	4603      	mov	r3, r0
 800545e:	6978      	ldr	r0, [r7, #20]
 8005460:	f004 fa1c 	bl	800989c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	68da      	ldr	r2, [r3, #12]
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	441a      	add	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	695a      	ldr	r2, [r3, #20]
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	441a      	add	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4413      	add	r3, r2
 8005484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	429a      	cmp	r2, r3
 8005490:	d809      	bhi.n	80054a6 <PCD_WriteEmptyTxFifo+0xde>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	695a      	ldr	r2, [r3, #20]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800549a:	429a      	cmp	r2, r3
 800549c:	d203      	bcs.n	80054a6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1bf      	bne.n	8005426 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d811      	bhi.n	80054d6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	f003 030f 	and.w	r3, r3, #15
 80054b8:	2201      	movs	r2, #1
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	43db      	mvns	r3, r3
 80054cc:	6939      	ldr	r1, [r7, #16]
 80054ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054d2:	4013      	ands	r3, r2
 80054d4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3720      	adds	r7, #32
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b088      	sub	sp, #32
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	333c      	adds	r3, #60	@ 0x3c
 80054f8:	3304      	adds	r3, #4
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	4413      	add	r3, r2
 8005506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	799b      	ldrb	r3, [r3, #6]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d17b      	bne.n	800560e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f003 0308 	and.w	r3, r3, #8
 800551c:	2b00      	cmp	r3, #0
 800551e:	d015      	beq.n	800554c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	4a61      	ldr	r2, [pc, #388]	@ (80056a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005524:	4293      	cmp	r3, r2
 8005526:	f240 80b9 	bls.w	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 80b3 	beq.w	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	015a      	lsls	r2, r3, #5
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	4413      	add	r3, r2
 800553e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005542:	461a      	mov	r2, r3
 8005544:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005548:	6093      	str	r3, [r2, #8]
 800554a:	e0a7      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f003 0320 	and.w	r3, r3, #32
 8005552:	2b00      	cmp	r3, #0
 8005554:	d009      	beq.n	800556a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	4413      	add	r3, r2
 800555e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005562:	461a      	mov	r2, r3
 8005564:	2320      	movs	r3, #32
 8005566:	6093      	str	r3, [r2, #8]
 8005568:	e098      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	f040 8093 	bne.w	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	4a4b      	ldr	r2, [pc, #300]	@ (80056a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d90f      	bls.n	800559e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	4413      	add	r3, r2
 8005590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005594:	461a      	mov	r2, r3
 8005596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800559a:	6093      	str	r3, [r2, #8]
 800559c:	e07e      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	4613      	mov	r3, r2
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	4413      	add	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	4413      	add	r3, r2
 80055b0:	3304      	adds	r3, #4
 80055b2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	0159      	lsls	r1, r3, #5
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	440b      	add	r3, r1
 80055c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055ca:	1ad2      	subs	r2, r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d114      	bne.n	8005600 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d109      	bne.n	80055f2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055e8:	461a      	mov	r2, r3
 80055ea:	2101      	movs	r1, #1
 80055ec:	f004 fbec 	bl	8009dc8 <USB_EP0_OutStart>
 80055f0:	e006      	b.n	8005600 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	441a      	add	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	b2db      	uxtb	r3, r3
 8005604:	4619      	mov	r1, r3
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f006 fe68 	bl	800c2dc <HAL_PCD_DataOutStageCallback>
 800560c:	e046      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	4a26      	ldr	r2, [pc, #152]	@ (80056ac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d124      	bne.n	8005660 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00a      	beq.n	8005636 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	015a      	lsls	r2, r3, #5
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	4413      	add	r3, r2
 8005628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562c:	461a      	mov	r2, r3
 800562e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005632:	6093      	str	r3, [r2, #8]
 8005634:	e032      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f003 0320 	and.w	r3, r3, #32
 800563c:	2b00      	cmp	r3, #0
 800563e:	d008      	beq.n	8005652 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	015a      	lsls	r2, r3, #5
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	4413      	add	r3, r2
 8005648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564c:	461a      	mov	r2, r3
 800564e:	2320      	movs	r3, #32
 8005650:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	b2db      	uxtb	r3, r3
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f006 fe3f 	bl	800c2dc <HAL_PCD_DataOutStageCallback>
 800565e:	e01d      	b.n	800569c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d114      	bne.n	8005690 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005666:	6879      	ldr	r1, [r7, #4]
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	4613      	mov	r3, r2
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	4413      	add	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	440b      	add	r3, r1
 8005674:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d108      	bne.n	8005690 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005688:	461a      	mov	r2, r3
 800568a:	2100      	movs	r1, #0
 800568c:	f004 fb9c 	bl	8009dc8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	4619      	mov	r1, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f006 fe20 	bl	800c2dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3720      	adds	r7, #32
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	4f54300a 	.word	0x4f54300a
 80056ac:	4f54310a 	.word	0x4f54310a

080056b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	333c      	adds	r3, #60	@ 0x3c
 80056c8:	3304      	adds	r3, #4
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	015a      	lsls	r2, r3, #5
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	4413      	add	r3, r2
 80056d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	4a15      	ldr	r2, [pc, #84]	@ (8005738 <PCD_EP_OutSetupPacket_int+0x88>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d90e      	bls.n	8005704 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d009      	beq.n	8005704 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	015a      	lsls	r2, r3, #5
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056fc:	461a      	mov	r2, r3
 80056fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005702:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f006 fdd7 	bl	800c2b8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	4a0a      	ldr	r2, [pc, #40]	@ (8005738 <PCD_EP_OutSetupPacket_int+0x88>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d90c      	bls.n	800572c <PCD_EP_OutSetupPacket_int+0x7c>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	799b      	ldrb	r3, [r3, #6]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d108      	bne.n	800572c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6818      	ldr	r0, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005724:	461a      	mov	r2, r3
 8005726:	2101      	movs	r1, #1
 8005728:	f004 fb4e 	bl	8009dc8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	4f54300a 	.word	0x4f54300a

0800573c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	460b      	mov	r3, r1
 8005746:	70fb      	strb	r3, [r7, #3]
 8005748:	4613      	mov	r3, r2
 800574a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005754:	78fb      	ldrb	r3, [r7, #3]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d107      	bne.n	800576a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800575a:	883b      	ldrh	r3, [r7, #0]
 800575c:	0419      	lsls	r1, r3, #16
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68ba      	ldr	r2, [r7, #8]
 8005764:	430a      	orrs	r2, r1
 8005766:	629a      	str	r2, [r3, #40]	@ 0x28
 8005768:	e028      	b.n	80057bc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005770:	0c1b      	lsrs	r3, r3, #16
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	4413      	add	r3, r2
 8005776:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005778:	2300      	movs	r3, #0
 800577a:	73fb      	strb	r3, [r7, #15]
 800577c:	e00d      	b.n	800579a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	7bfb      	ldrb	r3, [r7, #15]
 8005784:	3340      	adds	r3, #64	@ 0x40
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	0c1b      	lsrs	r3, r3, #16
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	4413      	add	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	3301      	adds	r3, #1
 8005798:	73fb      	strb	r3, [r7, #15]
 800579a:	7bfa      	ldrb	r2, [r7, #15]
 800579c:	78fb      	ldrb	r3, [r7, #3]
 800579e:	3b01      	subs	r3, #1
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d3ec      	bcc.n	800577e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80057a4:	883b      	ldrh	r3, [r7, #0]
 80057a6:	0418      	lsls	r0, r3, #16
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6819      	ldr	r1, [r3, #0]
 80057ac:	78fb      	ldrb	r3, [r7, #3]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	4302      	orrs	r2, r0
 80057b4:	3340      	adds	r3, #64	@ 0x40
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	440b      	add	r3, r1
 80057ba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3714      	adds	r7, #20
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	460b      	mov	r3, r1
 80057d4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	887a      	ldrh	r2, [r7, #2]
 80057dc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	460b      	mov	r3, r1
 80057f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e267      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d075      	beq.n	800590e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005822:	4b88      	ldr	r3, [pc, #544]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 030c 	and.w	r3, r3, #12
 800582a:	2b04      	cmp	r3, #4
 800582c:	d00c      	beq.n	8005848 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800582e:	4b85      	ldr	r3, [pc, #532]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005836:	2b08      	cmp	r3, #8
 8005838:	d112      	bne.n	8005860 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800583a:	4b82      	ldr	r3, [pc, #520]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005842:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005846:	d10b      	bne.n	8005860 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005848:	4b7e      	ldr	r3, [pc, #504]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d05b      	beq.n	800590c <HAL_RCC_OscConfig+0x108>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d157      	bne.n	800590c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e242      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005868:	d106      	bne.n	8005878 <HAL_RCC_OscConfig+0x74>
 800586a:	4b76      	ldr	r3, [pc, #472]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a75      	ldr	r2, [pc, #468]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	e01d      	b.n	80058b4 <HAL_RCC_OscConfig+0xb0>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005880:	d10c      	bne.n	800589c <HAL_RCC_OscConfig+0x98>
 8005882:	4b70      	ldr	r3, [pc, #448]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a6f      	ldr	r2, [pc, #444]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800588c:	6013      	str	r3, [r2, #0]
 800588e:	4b6d      	ldr	r3, [pc, #436]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a6c      	ldr	r2, [pc, #432]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005898:	6013      	str	r3, [r2, #0]
 800589a:	e00b      	b.n	80058b4 <HAL_RCC_OscConfig+0xb0>
 800589c:	4b69      	ldr	r3, [pc, #420]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a68      	ldr	r2, [pc, #416]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80058a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058a6:	6013      	str	r3, [r2, #0]
 80058a8:	4b66      	ldr	r3, [pc, #408]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a65      	ldr	r2, [pc, #404]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80058ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d013      	beq.n	80058e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058bc:	f7fd fe26 	bl	800350c <HAL_GetTick>
 80058c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058c4:	f7fd fe22 	bl	800350c <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b64      	cmp	r3, #100	@ 0x64
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e207      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d0f0      	beq.n	80058c4 <HAL_RCC_OscConfig+0xc0>
 80058e2:	e014      	b.n	800590e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e4:	f7fd fe12 	bl	800350c <HAL_GetTick>
 80058e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ea:	e008      	b.n	80058fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058ec:	f7fd fe0e 	bl	800350c <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	2b64      	cmp	r3, #100	@ 0x64
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e1f3      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058fe:	4b51      	ldr	r3, [pc, #324]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1f0      	bne.n	80058ec <HAL_RCC_OscConfig+0xe8>
 800590a:	e000      	b.n	800590e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800590c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d063      	beq.n	80059e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800591a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00b      	beq.n	800593e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005926:	4b47      	ldr	r3, [pc, #284]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800592e:	2b08      	cmp	r3, #8
 8005930:	d11c      	bne.n	800596c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005932:	4b44      	ldr	r3, [pc, #272]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d116      	bne.n	800596c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800593e:	4b41      	ldr	r3, [pc, #260]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0302 	and.w	r3, r3, #2
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <HAL_RCC_OscConfig+0x152>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d001      	beq.n	8005956 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e1c7      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005956:	4b3b      	ldr	r3, [pc, #236]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	00db      	lsls	r3, r3, #3
 8005964:	4937      	ldr	r1, [pc, #220]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005966:	4313      	orrs	r3, r2
 8005968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800596a:	e03a      	b.n	80059e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d020      	beq.n	80059b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005974:	4b34      	ldr	r3, [pc, #208]	@ (8005a48 <HAL_RCC_OscConfig+0x244>)
 8005976:	2201      	movs	r2, #1
 8005978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597a:	f7fd fdc7 	bl	800350c <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005980:	e008      	b.n	8005994 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005982:	f7fd fdc3 	bl	800350c <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e1a8      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005994:	4b2b      	ldr	r3, [pc, #172]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f0      	beq.n	8005982 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a0:	4b28      	ldr	r3, [pc, #160]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	00db      	lsls	r3, r3, #3
 80059ae:	4925      	ldr	r1, [pc, #148]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	600b      	str	r3, [r1, #0]
 80059b4:	e015      	b.n	80059e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059b6:	4b24      	ldr	r3, [pc, #144]	@ (8005a48 <HAL_RCC_OscConfig+0x244>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059bc:	f7fd fda6 	bl	800350c <HAL_GetTick>
 80059c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059c2:	e008      	b.n	80059d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059c4:	f7fd fda2 	bl	800350c <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e187      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1f0      	bne.n	80059c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0308 	and.w	r3, r3, #8
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d036      	beq.n	8005a5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d016      	beq.n	8005a24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059f6:	4b15      	ldr	r3, [pc, #84]	@ (8005a4c <HAL_RCC_OscConfig+0x248>)
 80059f8:	2201      	movs	r2, #1
 80059fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059fc:	f7fd fd86 	bl	800350c <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a04:	f7fd fd82 	bl	800350c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e167      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a16:	4b0b      	ldr	r3, [pc, #44]	@ (8005a44 <HAL_RCC_OscConfig+0x240>)
 8005a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0f0      	beq.n	8005a04 <HAL_RCC_OscConfig+0x200>
 8005a22:	e01b      	b.n	8005a5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a24:	4b09      	ldr	r3, [pc, #36]	@ (8005a4c <HAL_RCC_OscConfig+0x248>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a2a:	f7fd fd6f 	bl	800350c <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a30:	e00e      	b.n	8005a50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a32:	f7fd fd6b 	bl	800350c <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d907      	bls.n	8005a50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e150      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
 8005a44:	40023800 	.word	0x40023800
 8005a48:	42470000 	.word	0x42470000
 8005a4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a50:	4b88      	ldr	r3, [pc, #544]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005a52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1ea      	bne.n	8005a32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0304 	and.w	r3, r3, #4
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 8097 	beq.w	8005b98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a6e:	4b81      	ldr	r3, [pc, #516]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d10f      	bne.n	8005a9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	60bb      	str	r3, [r7, #8]
 8005a7e:	4b7d      	ldr	r3, [pc, #500]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a82:	4a7c      	ldr	r2, [pc, #496]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a8a:	4b7a      	ldr	r3, [pc, #488]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a92:	60bb      	str	r3, [r7, #8]
 8005a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a96:	2301      	movs	r3, #1
 8005a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a9a:	4b77      	ldr	r3, [pc, #476]	@ (8005c78 <HAL_RCC_OscConfig+0x474>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d118      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005aa6:	4b74      	ldr	r3, [pc, #464]	@ (8005c78 <HAL_RCC_OscConfig+0x474>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a73      	ldr	r2, [pc, #460]	@ (8005c78 <HAL_RCC_OscConfig+0x474>)
 8005aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ab2:	f7fd fd2b 	bl	800350c <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab8:	e008      	b.n	8005acc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aba:	f7fd fd27 	bl	800350c <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e10c      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005acc:	4b6a      	ldr	r3, [pc, #424]	@ (8005c78 <HAL_RCC_OscConfig+0x474>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0f0      	beq.n	8005aba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d106      	bne.n	8005aee <HAL_RCC_OscConfig+0x2ea>
 8005ae0:	4b64      	ldr	r3, [pc, #400]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae4:	4a63      	ldr	r2, [pc, #396]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005ae6:	f043 0301 	orr.w	r3, r3, #1
 8005aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aec:	e01c      	b.n	8005b28 <HAL_RCC_OscConfig+0x324>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	2b05      	cmp	r3, #5
 8005af4:	d10c      	bne.n	8005b10 <HAL_RCC_OscConfig+0x30c>
 8005af6:	4b5f      	ldr	r3, [pc, #380]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005afa:	4a5e      	ldr	r2, [pc, #376]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005afc:	f043 0304 	orr.w	r3, r3, #4
 8005b00:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b02:	4b5c      	ldr	r3, [pc, #368]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b06:	4a5b      	ldr	r2, [pc, #364]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b0e:	e00b      	b.n	8005b28 <HAL_RCC_OscConfig+0x324>
 8005b10:	4b58      	ldr	r3, [pc, #352]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b14:	4a57      	ldr	r2, [pc, #348]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b16:	f023 0301 	bic.w	r3, r3, #1
 8005b1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b1c:	4b55      	ldr	r3, [pc, #340]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b20:	4a54      	ldr	r2, [pc, #336]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b22:	f023 0304 	bic.w	r3, r3, #4
 8005b26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d015      	beq.n	8005b5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b30:	f7fd fcec 	bl	800350c <HAL_GetTick>
 8005b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b36:	e00a      	b.n	8005b4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b38:	f7fd fce8 	bl	800350c <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e0cb      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b4e:	4b49      	ldr	r3, [pc, #292]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d0ee      	beq.n	8005b38 <HAL_RCC_OscConfig+0x334>
 8005b5a:	e014      	b.n	8005b86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b5c:	f7fd fcd6 	bl	800350c <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b62:	e00a      	b.n	8005b7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b64:	f7fd fcd2 	bl	800350c <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e0b5      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1ee      	bne.n	8005b64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b86:	7dfb      	ldrb	r3, [r7, #23]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d105      	bne.n	8005b98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b8c:	4b39      	ldr	r3, [pc, #228]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b90:	4a38      	ldr	r2, [pc, #224]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 80a1 	beq.w	8005ce4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ba2:	4b34      	ldr	r3, [pc, #208]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f003 030c 	and.w	r3, r3, #12
 8005baa:	2b08      	cmp	r3, #8
 8005bac:	d05c      	beq.n	8005c68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d141      	bne.n	8005c3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bb6:	4b31      	ldr	r3, [pc, #196]	@ (8005c7c <HAL_RCC_OscConfig+0x478>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bbc:	f7fd fca6 	bl	800350c <HAL_GetTick>
 8005bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc2:	e008      	b.n	8005bd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bc4:	f7fd fca2 	bl	800350c <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e087      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bd6:	4b27      	ldr	r3, [pc, #156]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1f0      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69da      	ldr	r2, [r3, #28]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf0:	019b      	lsls	r3, r3, #6
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf8:	085b      	lsrs	r3, r3, #1
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	041b      	lsls	r3, r3, #16
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c04:	061b      	lsls	r3, r3, #24
 8005c06:	491b      	ldr	r1, [pc, #108]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005c7c <HAL_RCC_OscConfig+0x478>)
 8005c0e:	2201      	movs	r2, #1
 8005c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c12:	f7fd fc7b 	bl	800350c <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c1a:	f7fd fc77 	bl	800350c <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e05c      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c2c:	4b11      	ldr	r3, [pc, #68]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0f0      	beq.n	8005c1a <HAL_RCC_OscConfig+0x416>
 8005c38:	e054      	b.n	8005ce4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c3a:	4b10      	ldr	r3, [pc, #64]	@ (8005c7c <HAL_RCC_OscConfig+0x478>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c40:	f7fd fc64 	bl	800350c <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c48:	f7fd fc60 	bl	800350c <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e045      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c5a:	4b06      	ldr	r3, [pc, #24]	@ (8005c74 <HAL_RCC_OscConfig+0x470>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1f0      	bne.n	8005c48 <HAL_RCC_OscConfig+0x444>
 8005c66:	e03d      	b.n	8005ce4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d107      	bne.n	8005c80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e038      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
 8005c74:	40023800 	.word	0x40023800
 8005c78:	40007000 	.word	0x40007000
 8005c7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c80:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ec>)
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d028      	beq.n	8005ce0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d121      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d11a      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d111      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc6:	085b      	lsrs	r3, r3, #1
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d107      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d001      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e000      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3718      	adds	r7, #24
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	40023800 	.word	0x40023800

08005cf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e0cc      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d08:	4b68      	ldr	r3, [pc, #416]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d90c      	bls.n	8005d30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d16:	4b65      	ldr	r3, [pc, #404]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d1e:	4b63      	ldr	r3, [pc, #396]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d001      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0b8      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d020      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0304 	and.w	r3, r3, #4
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d48:	4b59      	ldr	r3, [pc, #356]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	4a58      	ldr	r2, [pc, #352]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d005      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d60:	4b53      	ldr	r3, [pc, #332]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	4a52      	ldr	r2, [pc, #328]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d6c:	4b50      	ldr	r3, [pc, #320]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	494d      	ldr	r1, [pc, #308]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d044      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d107      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d92:	4b47      	ldr	r3, [pc, #284]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d119      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e07f      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d003      	beq.n	8005db2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dae:	2b03      	cmp	r3, #3
 8005db0:	d107      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db2:	4b3f      	ldr	r3, [pc, #252]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d109      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e06f      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e067      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dd2:	4b37      	ldr	r3, [pc, #220]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f023 0203 	bic.w	r2, r3, #3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	4934      	ldr	r1, [pc, #208]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005de4:	f7fd fb92 	bl	800350c <HAL_GetTick>
 8005de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dea:	e00a      	b.n	8005e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dec:	f7fd fb8e 	bl	800350c <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e04f      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e02:	4b2b      	ldr	r3, [pc, #172]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f003 020c 	and.w	r2, r3, #12
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d1eb      	bne.n	8005dec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e14:	4b25      	ldr	r3, [pc, #148]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0307 	and.w	r3, r3, #7
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d20c      	bcs.n	8005e3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e22:	4b22      	ldr	r3, [pc, #136]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	b2d2      	uxtb	r2, r2
 8005e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2a:	4b20      	ldr	r3, [pc, #128]	@ (8005eac <HAL_RCC_ClockConfig+0x1b8>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d001      	beq.n	8005e3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e032      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e48:	4b19      	ldr	r3, [pc, #100]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	4916      	ldr	r1, [pc, #88]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d009      	beq.n	8005e7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e66:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	490e      	ldr	r1, [pc, #56]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e7a:	f000 f821 	bl	8005ec0 <HAL_RCC_GetSysClockFreq>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	091b      	lsrs	r3, r3, #4
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	490a      	ldr	r1, [pc, #40]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e8c:	5ccb      	ldrb	r3, [r1, r3]
 8005e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e92:	4a09      	ldr	r2, [pc, #36]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005e96:	4b09      	ldr	r3, [pc, #36]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fd faf2 	bl	8003484 <HAL_InitTick>

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	40023c00 	.word	0x40023c00
 8005eb0:	40023800 	.word	0x40023800
 8005eb4:	0800d714 	.word	0x0800d714
 8005eb8:	20000074 	.word	0x20000074
 8005ebc:	20000078 	.word	0x20000078

08005ec0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ec4:	b094      	sub	sp, #80	@ 0x50
 8005ec6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ed8:	4b79      	ldr	r3, [pc, #484]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 030c 	and.w	r3, r3, #12
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d00d      	beq.n	8005f00 <HAL_RCC_GetSysClockFreq+0x40>
 8005ee4:	2b08      	cmp	r3, #8
 8005ee6:	f200 80e1 	bhi.w	80060ac <HAL_RCC_GetSysClockFreq+0x1ec>
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d002      	beq.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x34>
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d003      	beq.n	8005efa <HAL_RCC_GetSysClockFreq+0x3a>
 8005ef2:	e0db      	b.n	80060ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ef4:	4b73      	ldr	r3, [pc, #460]	@ (80060c4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ef8:	e0db      	b.n	80060b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005efa:	4b73      	ldr	r3, [pc, #460]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005efc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005efe:	e0d8      	b.n	80060b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f00:	4b6f      	ldr	r3, [pc, #444]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f0a:	4b6d      	ldr	r3, [pc, #436]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d063      	beq.n	8005fde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f16:	4b6a      	ldr	r3, [pc, #424]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	099b      	lsrs	r3, r3, #6
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f28:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f32:	4622      	mov	r2, r4
 8005f34:	462b      	mov	r3, r5
 8005f36:	f04f 0000 	mov.w	r0, #0
 8005f3a:	f04f 0100 	mov.w	r1, #0
 8005f3e:	0159      	lsls	r1, r3, #5
 8005f40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f44:	0150      	lsls	r0, r2, #5
 8005f46:	4602      	mov	r2, r0
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4621      	mov	r1, r4
 8005f4c:	1a51      	subs	r1, r2, r1
 8005f4e:	6139      	str	r1, [r7, #16]
 8005f50:	4629      	mov	r1, r5
 8005f52:	eb63 0301 	sbc.w	r3, r3, r1
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	f04f 0300 	mov.w	r3, #0
 8005f60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f64:	4659      	mov	r1, fp
 8005f66:	018b      	lsls	r3, r1, #6
 8005f68:	4651      	mov	r1, sl
 8005f6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f6e:	4651      	mov	r1, sl
 8005f70:	018a      	lsls	r2, r1, #6
 8005f72:	4651      	mov	r1, sl
 8005f74:	ebb2 0801 	subs.w	r8, r2, r1
 8005f78:	4659      	mov	r1, fp
 8005f7a:	eb63 0901 	sbc.w	r9, r3, r1
 8005f7e:	f04f 0200 	mov.w	r2, #0
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f92:	4690      	mov	r8, r2
 8005f94:	4699      	mov	r9, r3
 8005f96:	4623      	mov	r3, r4
 8005f98:	eb18 0303 	adds.w	r3, r8, r3
 8005f9c:	60bb      	str	r3, [r7, #8]
 8005f9e:	462b      	mov	r3, r5
 8005fa0:	eb49 0303 	adc.w	r3, r9, r3
 8005fa4:	60fb      	str	r3, [r7, #12]
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	f04f 0300 	mov.w	r3, #0
 8005fae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005fb2:	4629      	mov	r1, r5
 8005fb4:	024b      	lsls	r3, r1, #9
 8005fb6:	4621      	mov	r1, r4
 8005fb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	024a      	lsls	r2, r1, #9
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fd0:	f7fa f8fa 	bl	80001c8 <__aeabi_uldivmod>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	4613      	mov	r3, r2
 8005fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fdc:	e058      	b.n	8006090 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fde:	4b38      	ldr	r3, [pc, #224]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	099b      	lsrs	r3, r3, #6
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	4611      	mov	r1, r2
 8005fea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005fee:	623b      	str	r3, [r7, #32]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ff4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	f04f 0000 	mov.w	r0, #0
 8006000:	f04f 0100 	mov.w	r1, #0
 8006004:	0159      	lsls	r1, r3, #5
 8006006:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800600a:	0150      	lsls	r0, r2, #5
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4641      	mov	r1, r8
 8006012:	ebb2 0a01 	subs.w	sl, r2, r1
 8006016:	4649      	mov	r1, r9
 8006018:	eb63 0b01 	sbc.w	fp, r3, r1
 800601c:	f04f 0200 	mov.w	r2, #0
 8006020:	f04f 0300 	mov.w	r3, #0
 8006024:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006028:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800602c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006030:	ebb2 040a 	subs.w	r4, r2, sl
 8006034:	eb63 050b 	sbc.w	r5, r3, fp
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	00eb      	lsls	r3, r5, #3
 8006042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006046:	00e2      	lsls	r2, r4, #3
 8006048:	4614      	mov	r4, r2
 800604a:	461d      	mov	r5, r3
 800604c:	4643      	mov	r3, r8
 800604e:	18e3      	adds	r3, r4, r3
 8006050:	603b      	str	r3, [r7, #0]
 8006052:	464b      	mov	r3, r9
 8006054:	eb45 0303 	adc.w	r3, r5, r3
 8006058:	607b      	str	r3, [r7, #4]
 800605a:	f04f 0200 	mov.w	r2, #0
 800605e:	f04f 0300 	mov.w	r3, #0
 8006062:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006066:	4629      	mov	r1, r5
 8006068:	028b      	lsls	r3, r1, #10
 800606a:	4621      	mov	r1, r4
 800606c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006070:	4621      	mov	r1, r4
 8006072:	028a      	lsls	r2, r1, #10
 8006074:	4610      	mov	r0, r2
 8006076:	4619      	mov	r1, r3
 8006078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800607a:	2200      	movs	r2, #0
 800607c:	61bb      	str	r3, [r7, #24]
 800607e:	61fa      	str	r2, [r7, #28]
 8006080:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006084:	f7fa f8a0 	bl	80001c8 <__aeabi_uldivmod>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4613      	mov	r3, r2
 800608e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006090:	4b0b      	ldr	r3, [pc, #44]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	0c1b      	lsrs	r3, r3, #16
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	3301      	adds	r3, #1
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80060a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80060a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060aa:	e002      	b.n	80060b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060ac:	4b05      	ldr	r3, [pc, #20]	@ (80060c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80060ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3750      	adds	r7, #80	@ 0x50
 80060b8:	46bd      	mov	sp, r7
 80060ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060be:	bf00      	nop
 80060c0:	40023800 	.word	0x40023800
 80060c4:	00f42400 	.word	0x00f42400
 80060c8:	007a1200 	.word	0x007a1200

080060cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060cc:	b480      	push	{r7}
 80060ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060d0:	4b03      	ldr	r3, [pc, #12]	@ (80060e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060d2:	681b      	ldr	r3, [r3, #0]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	20000074 	.word	0x20000074

080060e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060e8:	f7ff fff0 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 80060ec:	4602      	mov	r2, r0
 80060ee:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	0a9b      	lsrs	r3, r3, #10
 80060f4:	f003 0307 	and.w	r3, r3, #7
 80060f8:	4903      	ldr	r1, [pc, #12]	@ (8006108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060fa:	5ccb      	ldrb	r3, [r1, r3]
 80060fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006100:	4618      	mov	r0, r3
 8006102:	bd80      	pop	{r7, pc}
 8006104:	40023800 	.word	0x40023800
 8006108:	0800d724 	.word	0x0800d724

0800610c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006110:	f7ff ffdc 	bl	80060cc <HAL_RCC_GetHCLKFreq>
 8006114:	4602      	mov	r2, r0
 8006116:	4b05      	ldr	r3, [pc, #20]	@ (800612c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	0b5b      	lsrs	r3, r3, #13
 800611c:	f003 0307 	and.w	r3, r3, #7
 8006120:	4903      	ldr	r1, [pc, #12]	@ (8006130 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006122:	5ccb      	ldrb	r3, [r1, r3]
 8006124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006128:	4618      	mov	r0, r3
 800612a:	bd80      	pop	{r7, pc}
 800612c:	40023800 	.word	0x40023800
 8006130:	0800d724 	.word	0x0800d724

08006134 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e041      	b.n	80061ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d106      	bne.n	8006160 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7fc fe86 	bl	8002e6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2202      	movs	r2, #2
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3304      	adds	r3, #4
 8006170:	4619      	mov	r1, r3
 8006172:	4610      	mov	r0, r2
 8006174:	f000 fcae 	bl	8006ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d001      	beq.n	80061ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e04e      	b.n	800628a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0201 	orr.w	r2, r2, #1
 8006202:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a23      	ldr	r2, [pc, #140]	@ (8006298 <HAL_TIM_Base_Start_IT+0xc4>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d022      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006216:	d01d      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a1f      	ldr	r2, [pc, #124]	@ (800629c <HAL_TIM_Base_Start_IT+0xc8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d018      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a1e      	ldr	r2, [pc, #120]	@ (80062a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d013      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a1c      	ldr	r2, [pc, #112]	@ (80062a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d00e      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a1b      	ldr	r2, [pc, #108]	@ (80062a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d009      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a19      	ldr	r2, [pc, #100]	@ (80062ac <HAL_TIM_Base_Start_IT+0xd8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d004      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x80>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a18      	ldr	r2, [pc, #96]	@ (80062b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d111      	bne.n	8006278 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2b06      	cmp	r3, #6
 8006264:	d010      	beq.n	8006288 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f042 0201 	orr.w	r2, r2, #1
 8006274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006276:	e007      	b.n	8006288 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f042 0201 	orr.w	r2, r2, #1
 8006286:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3714      	adds	r7, #20
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40010000 	.word	0x40010000
 800629c:	40000400 	.word	0x40000400
 80062a0:	40000800 	.word	0x40000800
 80062a4:	40000c00 	.word	0x40000c00
 80062a8:	40010400 	.word	0x40010400
 80062ac:	40014000 	.word	0x40014000
 80062b0:	40001800 	.word	0x40001800

080062b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e041      	b.n	800634a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f839 	bl	8006352 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3304      	adds	r3, #4
 80062f0:	4619      	mov	r1, r3
 80062f2:	4610      	mov	r0, r2
 80062f4:	f000 fbee 	bl	8006ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3708      	adds	r7, #8
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}

08006352 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006352:	b480      	push	{r7}
 8006354:	b083      	sub	sp, #12
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr
	...

08006368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d109      	bne.n	800638c <HAL_TIM_PWM_Start+0x24>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b01      	cmp	r3, #1
 8006382:	bf14      	ite	ne
 8006384:	2301      	movne	r3, #1
 8006386:	2300      	moveq	r3, #0
 8006388:	b2db      	uxtb	r3, r3
 800638a:	e022      	b.n	80063d2 <HAL_TIM_PWM_Start+0x6a>
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	2b04      	cmp	r3, #4
 8006390:	d109      	bne.n	80063a6 <HAL_TIM_PWM_Start+0x3e>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b01      	cmp	r3, #1
 800639c:	bf14      	ite	ne
 800639e:	2301      	movne	r3, #1
 80063a0:	2300      	moveq	r3, #0
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	e015      	b.n	80063d2 <HAL_TIM_PWM_Start+0x6a>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b08      	cmp	r3, #8
 80063aa:	d109      	bne.n	80063c0 <HAL_TIM_PWM_Start+0x58>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	bf14      	ite	ne
 80063b8:	2301      	movne	r3, #1
 80063ba:	2300      	moveq	r3, #0
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	e008      	b.n	80063d2 <HAL_TIM_PWM_Start+0x6a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	bf14      	ite	ne
 80063cc:	2301      	movne	r3, #1
 80063ce:	2300      	moveq	r3, #0
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e07c      	b.n	80064d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d104      	bne.n	80063ea <HAL_TIM_PWM_Start+0x82>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063e8:	e013      	b.n	8006412 <HAL_TIM_PWM_Start+0xaa>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b04      	cmp	r3, #4
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_PWM_Start+0x92>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063f8:	e00b      	b.n	8006412 <HAL_TIM_PWM_Start+0xaa>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b08      	cmp	r3, #8
 80063fe:	d104      	bne.n	800640a <HAL_TIM_PWM_Start+0xa2>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006408:	e003      	b.n	8006412 <HAL_TIM_PWM_Start+0xaa>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2202      	movs	r2, #2
 800640e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2201      	movs	r2, #1
 8006418:	6839      	ldr	r1, [r7, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fedb 	bl	80071d6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a2d      	ldr	r2, [pc, #180]	@ (80064dc <HAL_TIM_PWM_Start+0x174>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d004      	beq.n	8006434 <HAL_TIM_PWM_Start+0xcc>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a2c      	ldr	r2, [pc, #176]	@ (80064e0 <HAL_TIM_PWM_Start+0x178>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d101      	bne.n	8006438 <HAL_TIM_PWM_Start+0xd0>
 8006434:	2301      	movs	r3, #1
 8006436:	e000      	b.n	800643a <HAL_TIM_PWM_Start+0xd2>
 8006438:	2300      	movs	r3, #0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d007      	beq.n	800644e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800644c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a22      	ldr	r2, [pc, #136]	@ (80064dc <HAL_TIM_PWM_Start+0x174>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d022      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006460:	d01d      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a1f      	ldr	r2, [pc, #124]	@ (80064e4 <HAL_TIM_PWM_Start+0x17c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d018      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a1d      	ldr	r2, [pc, #116]	@ (80064e8 <HAL_TIM_PWM_Start+0x180>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d013      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a1c      	ldr	r2, [pc, #112]	@ (80064ec <HAL_TIM_PWM_Start+0x184>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d00e      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a16      	ldr	r2, [pc, #88]	@ (80064e0 <HAL_TIM_PWM_Start+0x178>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d009      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a18      	ldr	r2, [pc, #96]	@ (80064f0 <HAL_TIM_PWM_Start+0x188>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d004      	beq.n	800649e <HAL_TIM_PWM_Start+0x136>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a16      	ldr	r2, [pc, #88]	@ (80064f4 <HAL_TIM_PWM_Start+0x18c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d111      	bne.n	80064c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f003 0307 	and.w	r3, r3, #7
 80064a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b06      	cmp	r3, #6
 80064ae:	d010      	beq.n	80064d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c0:	e007      	b.n	80064d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f042 0201 	orr.w	r2, r2, #1
 80064d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40010400 	.word	0x40010400
 80064e4:	40000400 	.word	0x40000400
 80064e8:	40000800 	.word	0x40000800
 80064ec:	40000c00 	.word	0x40000c00
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40001800 	.word	0x40001800

080064f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d020      	beq.n	800655c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01b      	beq.n	800655c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0202 	mvn.w	r2, #2
 800652c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	699b      	ldr	r3, [r3, #24]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 faa7 	bl	8006a96 <HAL_TIM_IC_CaptureCallback>
 8006548:	e005      	b.n	8006556 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 fa99 	bl	8006a82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 faaa 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d020      	beq.n	80065a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01b      	beq.n	80065a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f06f 0204 	mvn.w	r2, #4
 8006578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2202      	movs	r2, #2
 800657e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800658a:	2b00      	cmp	r3, #0
 800658c:	d003      	beq.n	8006596 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fa81 	bl	8006a96 <HAL_TIM_IC_CaptureCallback>
 8006594:	e005      	b.n	80065a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fa73 	bl	8006a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fa84 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d020      	beq.n	80065f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f003 0308 	and.w	r3, r3, #8
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d01b      	beq.n	80065f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0208 	mvn.w	r2, #8
 80065c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2204      	movs	r2, #4
 80065ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	f003 0303 	and.w	r3, r3, #3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d003      	beq.n	80065e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa5b 	bl	8006a96 <HAL_TIM_IC_CaptureCallback>
 80065e0:	e005      	b.n	80065ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fa4d 	bl	8006a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 fa5e 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f003 0310 	and.w	r3, r3, #16
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d020      	beq.n	8006640 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b00      	cmp	r3, #0
 8006606:	d01b      	beq.n	8006640 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0210 	mvn.w	r2, #16
 8006610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2208      	movs	r2, #8
 8006616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fa35 	bl	8006a96 <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fa27 	bl	8006a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fa38 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00c      	beq.n	8006664 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b00      	cmp	r3, #0
 8006652:	d007      	beq.n	8006664 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0201 	mvn.w	r2, #1
 800665c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa05 	bl	8006a6e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00c      	beq.n	8006688 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006674:	2b00      	cmp	r3, #0
 8006676:	d007      	beq.n	8006688 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fea4 	bl	80073d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00c      	beq.n	80066ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006698:	2b00      	cmp	r3, #0
 800669a:	d007      	beq.n	80066ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 fa09 	bl	8006abe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f003 0320 	and.w	r3, r3, #32
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00c      	beq.n	80066d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d007      	beq.n	80066d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f06f 0220 	mvn.w	r2, #32
 80066c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fe76 	bl	80073bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066d0:	bf00      	nop
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e0ae      	b.n	8006854 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b0c      	cmp	r3, #12
 8006702:	f200 809f 	bhi.w	8006844 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006706:	a201      	add	r2, pc, #4	@ (adr r2, 800670c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800670c:	08006741 	.word	0x08006741
 8006710:	08006845 	.word	0x08006845
 8006714:	08006845 	.word	0x08006845
 8006718:	08006845 	.word	0x08006845
 800671c:	08006781 	.word	0x08006781
 8006720:	08006845 	.word	0x08006845
 8006724:	08006845 	.word	0x08006845
 8006728:	08006845 	.word	0x08006845
 800672c:	080067c3 	.word	0x080067c3
 8006730:	08006845 	.word	0x08006845
 8006734:	08006845 	.word	0x08006845
 8006738:	08006845 	.word	0x08006845
 800673c:	08006803 	.word	0x08006803
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	4618      	mov	r0, r3
 8006748:	f000 fa6a 	bl	8006c20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699a      	ldr	r2, [r3, #24]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0208 	orr.w	r2, r2, #8
 800675a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	699a      	ldr	r2, [r3, #24]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f022 0204 	bic.w	r2, r2, #4
 800676a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6999      	ldr	r1, [r3, #24]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	691a      	ldr	r2, [r3, #16]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	430a      	orrs	r2, r1
 800677c:	619a      	str	r2, [r3, #24]
      break;
 800677e:	e064      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68b9      	ldr	r1, [r7, #8]
 8006786:	4618      	mov	r0, r3
 8006788:	f000 faba 	bl	8006d00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	699a      	ldr	r2, [r3, #24]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800679a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	699a      	ldr	r2, [r3, #24]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6999      	ldr	r1, [r3, #24]
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	021a      	lsls	r2, r3, #8
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	619a      	str	r2, [r3, #24]
      break;
 80067c0:	e043      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68b9      	ldr	r1, [r7, #8]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 fb0f 	bl	8006dec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69da      	ldr	r2, [r3, #28]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f042 0208 	orr.w	r2, r2, #8
 80067dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69da      	ldr	r2, [r3, #28]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f022 0204 	bic.w	r2, r2, #4
 80067ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	69d9      	ldr	r1, [r3, #28]
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	691a      	ldr	r2, [r3, #16]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	61da      	str	r2, [r3, #28]
      break;
 8006800:	e023      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68b9      	ldr	r1, [r7, #8]
 8006808:	4618      	mov	r0, r3
 800680a:	f000 fb63 	bl	8006ed4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	69da      	ldr	r2, [r3, #28]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800681c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69da      	ldr	r2, [r3, #28]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800682c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69d9      	ldr	r1, [r3, #28]
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	021a      	lsls	r2, r3, #8
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	430a      	orrs	r2, r1
 8006840:	61da      	str	r2, [r3, #28]
      break;
 8006842:	e002      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	75fb      	strb	r3, [r7, #23]
      break;
 8006848:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006852:	7dfb      	ldrb	r3, [r7, #23]
}
 8006854:	4618      	mov	r0, r3
 8006856:	3718      	adds	r7, #24
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006866:	2300      	movs	r3, #0
 8006868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006870:	2b01      	cmp	r3, #1
 8006872:	d101      	bne.n	8006878 <HAL_TIM_ConfigClockSource+0x1c>
 8006874:	2302      	movs	r3, #2
 8006876:	e0b4      	b.n	80069e2 <HAL_TIM_ConfigClockSource+0x186>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800689e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b0:	d03e      	beq.n	8006930 <HAL_TIM_ConfigClockSource+0xd4>
 80068b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b6:	f200 8087 	bhi.w	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068be:	f000 8086 	beq.w	80069ce <HAL_TIM_ConfigClockSource+0x172>
 80068c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068c6:	d87f      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068c8:	2b70      	cmp	r3, #112	@ 0x70
 80068ca:	d01a      	beq.n	8006902 <HAL_TIM_ConfigClockSource+0xa6>
 80068cc:	2b70      	cmp	r3, #112	@ 0x70
 80068ce:	d87b      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068d0:	2b60      	cmp	r3, #96	@ 0x60
 80068d2:	d050      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x11a>
 80068d4:	2b60      	cmp	r3, #96	@ 0x60
 80068d6:	d877      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068d8:	2b50      	cmp	r3, #80	@ 0x50
 80068da:	d03c      	beq.n	8006956 <HAL_TIM_ConfigClockSource+0xfa>
 80068dc:	2b50      	cmp	r3, #80	@ 0x50
 80068de:	d873      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068e0:	2b40      	cmp	r3, #64	@ 0x40
 80068e2:	d058      	beq.n	8006996 <HAL_TIM_ConfigClockSource+0x13a>
 80068e4:	2b40      	cmp	r3, #64	@ 0x40
 80068e6:	d86f      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068e8:	2b30      	cmp	r3, #48	@ 0x30
 80068ea:	d064      	beq.n	80069b6 <HAL_TIM_ConfigClockSource+0x15a>
 80068ec:	2b30      	cmp	r3, #48	@ 0x30
 80068ee:	d86b      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068f0:	2b20      	cmp	r3, #32
 80068f2:	d060      	beq.n	80069b6 <HAL_TIM_ConfigClockSource+0x15a>
 80068f4:	2b20      	cmp	r3, #32
 80068f6:	d867      	bhi.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d05c      	beq.n	80069b6 <HAL_TIM_ConfigClockSource+0x15a>
 80068fc:	2b10      	cmp	r3, #16
 80068fe:	d05a      	beq.n	80069b6 <HAL_TIM_ConfigClockSource+0x15a>
 8006900:	e062      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006912:	f000 fc40 	bl	8007196 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	609a      	str	r2, [r3, #8]
      break;
 800692e:	e04f      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006940:	f000 fc29 	bl	8007196 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689a      	ldr	r2, [r3, #8]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006952:	609a      	str	r2, [r3, #8]
      break;
 8006954:	e03c      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006962:	461a      	mov	r2, r3
 8006964:	f000 fb9d 	bl	80070a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2150      	movs	r1, #80	@ 0x50
 800696e:	4618      	mov	r0, r3
 8006970:	f000 fbf6 	bl	8007160 <TIM_ITRx_SetConfig>
      break;
 8006974:	e02c      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006982:	461a      	mov	r2, r3
 8006984:	f000 fbbc 	bl	8007100 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2160      	movs	r1, #96	@ 0x60
 800698e:	4618      	mov	r0, r3
 8006990:	f000 fbe6 	bl	8007160 <TIM_ITRx_SetConfig>
      break;
 8006994:	e01c      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069a2:	461a      	mov	r2, r3
 80069a4:	f000 fb7d 	bl	80070a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2140      	movs	r1, #64	@ 0x40
 80069ae:	4618      	mov	r0, r3
 80069b0:	f000 fbd6 	bl	8007160 <TIM_ITRx_SetConfig>
      break;
 80069b4:	e00c      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4619      	mov	r1, r3
 80069c0:	4610      	mov	r0, r2
 80069c2:	f000 fbcd 	bl	8007160 <TIM_ITRx_SetConfig>
      break;
 80069c6:	e003      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	73fb      	strb	r3, [r7, #15]
      break;
 80069cc:	e000      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d101      	bne.n	8006a02 <HAL_TIM_SlaveConfigSynchro+0x18>
 80069fe:	2302      	movs	r3, #2
 8006a00:	e031      	b.n	8006a66 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2202      	movs	r2, #2
 8006a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006a12:	6839      	ldr	r1, [r7, #0]
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fab3 	bl	8006f80 <TIM_SlaveTimer_SetConfig>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d009      	beq.n	8006a34 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e018      	b.n	8006a66 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a42:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68da      	ldr	r2, [r3, #12]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006a52:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ac6:	bf00      	nop
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
	...

08006ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a43      	ldr	r2, [pc, #268]	@ (8006bf4 <TIM_Base_SetConfig+0x120>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d013      	beq.n	8006b14 <TIM_Base_SetConfig+0x40>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af2:	d00f      	beq.n	8006b14 <TIM_Base_SetConfig+0x40>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a40      	ldr	r2, [pc, #256]	@ (8006bf8 <TIM_Base_SetConfig+0x124>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d00b      	beq.n	8006b14 <TIM_Base_SetConfig+0x40>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a3f      	ldr	r2, [pc, #252]	@ (8006bfc <TIM_Base_SetConfig+0x128>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d007      	beq.n	8006b14 <TIM_Base_SetConfig+0x40>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a3e      	ldr	r2, [pc, #248]	@ (8006c00 <TIM_Base_SetConfig+0x12c>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d003      	beq.n	8006b14 <TIM_Base_SetConfig+0x40>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a3d      	ldr	r2, [pc, #244]	@ (8006c04 <TIM_Base_SetConfig+0x130>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d108      	bne.n	8006b26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a32      	ldr	r2, [pc, #200]	@ (8006bf4 <TIM_Base_SetConfig+0x120>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d02b      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b34:	d027      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a2f      	ldr	r2, [pc, #188]	@ (8006bf8 <TIM_Base_SetConfig+0x124>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d023      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a2e      	ldr	r2, [pc, #184]	@ (8006bfc <TIM_Base_SetConfig+0x128>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d01f      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a2d      	ldr	r2, [pc, #180]	@ (8006c00 <TIM_Base_SetConfig+0x12c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d01b      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a2c      	ldr	r2, [pc, #176]	@ (8006c04 <TIM_Base_SetConfig+0x130>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d017      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a2b      	ldr	r2, [pc, #172]	@ (8006c08 <TIM_Base_SetConfig+0x134>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d013      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a2a      	ldr	r2, [pc, #168]	@ (8006c0c <TIM_Base_SetConfig+0x138>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d00f      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a29      	ldr	r2, [pc, #164]	@ (8006c10 <TIM_Base_SetConfig+0x13c>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d00b      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a28      	ldr	r2, [pc, #160]	@ (8006c14 <TIM_Base_SetConfig+0x140>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d007      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a27      	ldr	r2, [pc, #156]	@ (8006c18 <TIM_Base_SetConfig+0x144>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d003      	beq.n	8006b86 <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a26      	ldr	r2, [pc, #152]	@ (8006c1c <TIM_Base_SetConfig+0x148>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d108      	bne.n	8006b98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	689a      	ldr	r2, [r3, #8]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8006bf4 <TIM_Base_SetConfig+0x120>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d003      	beq.n	8006bc6 <TIM_Base_SetConfig+0xf2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a10      	ldr	r2, [pc, #64]	@ (8006c04 <TIM_Base_SetConfig+0x130>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d103      	bne.n	8006bce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	691a      	ldr	r2, [r3, #16]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f043 0204 	orr.w	r2, r3, #4
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	601a      	str	r2, [r3, #0]
}
 8006be6:	bf00      	nop
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	40010000 	.word	0x40010000
 8006bf8:	40000400 	.word	0x40000400
 8006bfc:	40000800 	.word	0x40000800
 8006c00:	40000c00 	.word	0x40000c00
 8006c04:	40010400 	.word	0x40010400
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40014400 	.word	0x40014400
 8006c10:	40014800 	.word	0x40014800
 8006c14:	40001800 	.word	0x40001800
 8006c18:	40001c00 	.word	0x40001c00
 8006c1c:	40002000 	.word	0x40002000

08006c20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f023 0201 	bic.w	r2, r3, #1
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f023 0303 	bic.w	r3, r3, #3
 8006c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	f023 0302 	bic.w	r3, r3, #2
 8006c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a20      	ldr	r2, [pc, #128]	@ (8006cf8 <TIM_OC1_SetConfig+0xd8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_OC1_SetConfig+0x64>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8006cfc <TIM_OC1_SetConfig+0xdc>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d10c      	bne.n	8006c9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f023 0308 	bic.w	r3, r3, #8
 8006c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	697a      	ldr	r2, [r7, #20]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f023 0304 	bic.w	r3, r3, #4
 8006c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a15      	ldr	r2, [pc, #84]	@ (8006cf8 <TIM_OC1_SetConfig+0xd8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d003      	beq.n	8006cae <TIM_OC1_SetConfig+0x8e>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a14      	ldr	r2, [pc, #80]	@ (8006cfc <TIM_OC1_SetConfig+0xdc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d111      	bne.n	8006cd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	621a      	str	r2, [r3, #32]
}
 8006cec:	bf00      	nop
 8006cee:	371c      	adds	r7, #28
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	40010000 	.word	0x40010000
 8006cfc:	40010400 	.word	0x40010400

08006d00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b087      	sub	sp, #28
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a1b      	ldr	r3, [r3, #32]
 8006d14:	f023 0210 	bic.w	r2, r3, #16
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	021b      	lsls	r3, r3, #8
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f023 0320 	bic.w	r3, r3, #32
 8006d4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	011b      	lsls	r3, r3, #4
 8006d52:	697a      	ldr	r2, [r7, #20]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a22      	ldr	r2, [pc, #136]	@ (8006de4 <TIM_OC2_SetConfig+0xe4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_OC2_SetConfig+0x68>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a21      	ldr	r2, [pc, #132]	@ (8006de8 <TIM_OC2_SetConfig+0xe8>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d10d      	bne.n	8006d84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	011b      	lsls	r3, r3, #4
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <TIM_OC2_SetConfig+0xe4>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d003      	beq.n	8006d94 <TIM_OC2_SetConfig+0x94>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a16      	ldr	r2, [pc, #88]	@ (8006de8 <TIM_OC2_SetConfig+0xe8>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d113      	bne.n	8006dbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006da2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	695b      	ldr	r3, [r3, #20]
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	621a      	str	r2, [r3, #32]
}
 8006dd6:	bf00      	nop
 8006dd8:	371c      	adds	r7, #28
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	40010000 	.word	0x40010000
 8006de8:	40010400 	.word	0x40010400

08006dec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f023 0303 	bic.w	r3, r3, #3
 8006e22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	021b      	lsls	r3, r3, #8
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a21      	ldr	r2, [pc, #132]	@ (8006ecc <TIM_OC3_SetConfig+0xe0>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d003      	beq.n	8006e52 <TIM_OC3_SetConfig+0x66>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a20      	ldr	r2, [pc, #128]	@ (8006ed0 <TIM_OC3_SetConfig+0xe4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d10d      	bne.n	8006e6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	021b      	lsls	r3, r3, #8
 8006e60:	697a      	ldr	r2, [r7, #20]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a16      	ldr	r2, [pc, #88]	@ (8006ecc <TIM_OC3_SetConfig+0xe0>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d003      	beq.n	8006e7e <TIM_OC3_SetConfig+0x92>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a15      	ldr	r2, [pc, #84]	@ (8006ed0 <TIM_OC3_SetConfig+0xe4>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d113      	bne.n	8006ea6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	011b      	lsls	r3, r3, #4
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	621a      	str	r2, [r3, #32]
}
 8006ec0:	bf00      	nop
 8006ec2:	371c      	adds	r7, #28
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	40010000 	.word	0x40010000
 8006ed0:	40010400 	.word	0x40010400

08006ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	021b      	lsls	r3, r3, #8
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	031b      	lsls	r3, r3, #12
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a12      	ldr	r2, [pc, #72]	@ (8006f78 <TIM_OC4_SetConfig+0xa4>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_OC4_SetConfig+0x68>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a11      	ldr	r2, [pc, #68]	@ (8006f7c <TIM_OC4_SetConfig+0xa8>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d109      	bne.n	8006f50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	019b      	lsls	r3, r3, #6
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	621a      	str	r2, [r3, #32]
}
 8006f6a:	bf00      	nop
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	40010000 	.word	0x40010000
 8006f7c:	40010400 	.word	0x40010400

08006f80 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f9c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	f023 0307 	bic.w	r3, r3, #7
 8006fae:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	2b70      	cmp	r3, #112	@ 0x70
 8006fc8:	d01a      	beq.n	8007000 <TIM_SlaveTimer_SetConfig+0x80>
 8006fca:	2b70      	cmp	r3, #112	@ 0x70
 8006fcc:	d860      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006fce:	2b60      	cmp	r3, #96	@ 0x60
 8006fd0:	d054      	beq.n	800707c <TIM_SlaveTimer_SetConfig+0xfc>
 8006fd2:	2b60      	cmp	r3, #96	@ 0x60
 8006fd4:	d85c      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006fd6:	2b50      	cmp	r3, #80	@ 0x50
 8006fd8:	d046      	beq.n	8007068 <TIM_SlaveTimer_SetConfig+0xe8>
 8006fda:	2b50      	cmp	r3, #80	@ 0x50
 8006fdc:	d858      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006fde:	2b40      	cmp	r3, #64	@ 0x40
 8006fe0:	d019      	beq.n	8007016 <TIM_SlaveTimer_SetConfig+0x96>
 8006fe2:	2b40      	cmp	r3, #64	@ 0x40
 8006fe4:	d854      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006fe6:	2b30      	cmp	r3, #48	@ 0x30
 8006fe8:	d055      	beq.n	8007096 <TIM_SlaveTimer_SetConfig+0x116>
 8006fea:	2b30      	cmp	r3, #48	@ 0x30
 8006fec:	d850      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006fee:	2b20      	cmp	r3, #32
 8006ff0:	d051      	beq.n	8007096 <TIM_SlaveTimer_SetConfig+0x116>
 8006ff2:	2b20      	cmp	r3, #32
 8006ff4:	d84c      	bhi.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d04d      	beq.n	8007096 <TIM_SlaveTimer_SetConfig+0x116>
 8006ffa:	2b10      	cmp	r3, #16
 8006ffc:	d04b      	beq.n	8007096 <TIM_SlaveTimer_SetConfig+0x116>
 8006ffe:	e047      	b.n	8007090 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007010:	f000 f8c1 	bl	8007196 <TIM_ETR_SetConfig>
      break;
 8007014:	e040      	b.n	8007098 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2b05      	cmp	r3, #5
 800701c:	d101      	bne.n	8007022 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e03b      	b.n	800709a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6a1a      	ldr	r2, [r3, #32]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f022 0201 	bic.w	r2, r2, #1
 8007038:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007048:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	011b      	lsls	r3, r3, #4
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	4313      	orrs	r3, r2
 8007054:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	621a      	str	r2, [r3, #32]
      break;
 8007066:	e017      	b.n	8007098 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007074:	461a      	mov	r2, r3
 8007076:	f000 f814 	bl	80070a2 <TIM_TI1_ConfigInputStage>
      break;
 800707a:	e00d      	b.n	8007098 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007088:	461a      	mov	r2, r3
 800708a:	f000 f839 	bl	8007100 <TIM_TI2_ConfigInputStage>
      break;
 800708e:	e003      	b.n	8007098 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	75fb      	strb	r3, [r7, #23]
      break;
 8007094:	e000      	b.n	8007098 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007096:	bf00      	nop
  }

  return status;
 8007098:	7dfb      	ldrb	r3, [r7, #23]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b087      	sub	sp, #28
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	60b9      	str	r1, [r7, #8]
 80070ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	f023 0201 	bic.w	r2, r3, #1
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f023 030a 	bic.w	r3, r3, #10
 80070de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	621a      	str	r2, [r3, #32]
}
 80070f4:	bf00      	nop
 80070f6:	371c      	adds	r7, #28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007100:	b480      	push	{r7}
 8007102:	b087      	sub	sp, #28
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	f023 0210 	bic.w	r2, r3, #16
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800712a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	031b      	lsls	r3, r3, #12
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	4313      	orrs	r3, r2
 8007134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800713c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	4313      	orrs	r3, r2
 8007146:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	621a      	str	r2, [r3, #32]
}
 8007154:	bf00      	nop
 8007156:	371c      	adds	r7, #28
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007160:	b480      	push	{r7}
 8007162:	b085      	sub	sp, #20
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007176:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007178:	683a      	ldr	r2, [r7, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	4313      	orrs	r3, r2
 800717e:	f043 0307 	orr.w	r3, r3, #7
 8007182:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	609a      	str	r2, [r3, #8]
}
 800718a:	bf00      	nop
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr

08007196 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007196:	b480      	push	{r7}
 8007198:	b087      	sub	sp, #28
 800719a:	af00      	add	r7, sp, #0
 800719c:	60f8      	str	r0, [r7, #12]
 800719e:	60b9      	str	r1, [r7, #8]
 80071a0:	607a      	str	r2, [r7, #4]
 80071a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	021a      	lsls	r2, r3, #8
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	431a      	orrs	r2, r3
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	4313      	orrs	r3, r2
 80071be:	697a      	ldr	r2, [r7, #20]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	609a      	str	r2, [r3, #8]
}
 80071ca:	bf00      	nop
 80071cc:	371c      	adds	r7, #28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b087      	sub	sp, #28
 80071da:	af00      	add	r7, sp, #0
 80071dc:	60f8      	str	r0, [r7, #12]
 80071de:	60b9      	str	r1, [r7, #8]
 80071e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	2201      	movs	r2, #1
 80071ea:	fa02 f303 	lsl.w	r3, r2, r3
 80071ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6a1a      	ldr	r2, [r3, #32]
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	43db      	mvns	r3, r3
 80071f8:	401a      	ands	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6a1a      	ldr	r2, [r3, #32]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	f003 031f 	and.w	r3, r3, #31
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	fa01 f303 	lsl.w	r3, r1, r3
 800720e:	431a      	orrs	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	621a      	str	r2, [r3, #32]
}
 8007214:	bf00      	nop
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007230:	2b01      	cmp	r3, #1
 8007232:	d101      	bne.n	8007238 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007234:	2302      	movs	r3, #2
 8007236:	e05a      	b.n	80072ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2202      	movs	r2, #2
 8007244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800725e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a21      	ldr	r2, [pc, #132]	@ (80072fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d022      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007284:	d01d      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a1d      	ldr	r2, [pc, #116]	@ (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d018      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a1b      	ldr	r2, [pc, #108]	@ (8007304 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d013      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a1a      	ldr	r2, [pc, #104]	@ (8007308 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d00e      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a18      	ldr	r2, [pc, #96]	@ (800730c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d009      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a17      	ldr	r2, [pc, #92]	@ (8007310 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d004      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a15      	ldr	r2, [pc, #84]	@ (8007314 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d10c      	bne.n	80072dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	40010000 	.word	0x40010000
 8007300:	40000400 	.word	0x40000400
 8007304:	40000800 	.word	0x40000800
 8007308:	40000c00 	.word	0x40000c00
 800730c:	40010400 	.word	0x40010400
 8007310:	40014000 	.word	0x40014000
 8007314:	40001800 	.word	0x40001800

08007318 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007322:	2300      	movs	r3, #0
 8007324:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007330:	2302      	movs	r3, #2
 8007332:	e03d      	b.n	80073b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	4313      	orrs	r3, r2
 8007348:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	4313      	orrs	r3, r2
 8007356:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	4313      	orrs	r3, r2
 8007364:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4313      	orrs	r3, r2
 8007372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	4313      	orrs	r3, r2
 8007380:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	4313      	orrs	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	69db      	ldr	r3, [r3, #28]
 800739a:	4313      	orrs	r3, r2
 800739c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3714      	adds	r7, #20
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e042      	b.n	800747c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d106      	bne.n	8007410 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fb fe62 	bl	80030d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2224      	movs	r2, #36	@ 0x24
 8007414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68da      	ldr	r2, [r3, #12]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007426:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 ffa1 	bl	8008370 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	691a      	ldr	r2, [r3, #16]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800743c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	695a      	ldr	r2, [r3, #20]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800744c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68da      	ldr	r2, [r3, #12]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800745c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2220      	movs	r2, #32
 8007468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2220      	movs	r2, #32
 8007470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3708      	adds	r7, #8
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b08a      	sub	sp, #40	@ 0x28
 8007488:	af02      	add	r7, sp, #8
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	603b      	str	r3, [r7, #0]
 8007490:	4613      	mov	r3, r2
 8007492:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b20      	cmp	r3, #32
 80074a2:	d175      	bne.n	8007590 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d002      	beq.n	80074b0 <HAL_UART_Transmit+0x2c>
 80074aa:	88fb      	ldrh	r3, [r7, #6]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d101      	bne.n	80074b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e06e      	b.n	8007592 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2221      	movs	r2, #33	@ 0x21
 80074be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074c2:	f7fc f823 	bl	800350c <HAL_GetTick>
 80074c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	88fa      	ldrh	r2, [r7, #6]
 80074cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	88fa      	ldrh	r2, [r7, #6]
 80074d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074dc:	d108      	bne.n	80074f0 <HAL_UART_Transmit+0x6c>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d104      	bne.n	80074f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80074e6:	2300      	movs	r3, #0
 80074e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	61bb      	str	r3, [r7, #24]
 80074ee:	e003      	b.n	80074f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80074f8:	e02e      	b.n	8007558 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	2200      	movs	r2, #0
 8007502:	2180      	movs	r1, #128	@ 0x80
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 fc71 	bl	8007dec <UART_WaitOnFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2220      	movs	r2, #32
 8007514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e03a      	b.n	8007592 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10b      	bne.n	800753a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	461a      	mov	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007530:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	3302      	adds	r3, #2
 8007536:	61bb      	str	r3, [r7, #24]
 8007538:	e007      	b.n	800754a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	781a      	ldrb	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	3301      	adds	r3, #1
 8007548:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800754e:	b29b      	uxth	r3, r3
 8007550:	3b01      	subs	r3, #1
 8007552:	b29a      	uxth	r2, r3
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800755c:	b29b      	uxth	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1cb      	bne.n	80074fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	2200      	movs	r2, #0
 800756a:	2140      	movs	r1, #64	@ 0x40
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 fc3d 	bl	8007dec <UART_WaitOnFlagUntilTimeout>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d005      	beq.n	8007584 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2220      	movs	r2, #32
 800757c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e006      	b.n	8007592 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2220      	movs	r2, #32
 8007588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800758c:	2300      	movs	r3, #0
 800758e:	e000      	b.n	8007592 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007590:	2302      	movs	r3, #2
  }
}
 8007592:	4618      	mov	r0, r3
 8007594:	3720      	adds	r7, #32
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b08c      	sub	sp, #48	@ 0x30
 800759e:	af00      	add	r7, sp, #0
 80075a0:	60f8      	str	r0, [r7, #12]
 80075a2:	60b9      	str	r1, [r7, #8]
 80075a4:	4613      	mov	r3, r2
 80075a6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b20      	cmp	r3, #32
 80075b2:	d146      	bne.n	8007642 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80075ba:	88fb      	ldrh	r3, [r7, #6]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d101      	bne.n	80075c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e03f      	b.n	8007644 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80075d0:	88fb      	ldrh	r3, [r7, #6]
 80075d2:	461a      	mov	r2, r3
 80075d4:	68b9      	ldr	r1, [r7, #8]
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 fc62 	bl	8007ea0 <UART_Start_Receive_DMA>
 80075dc:	4603      	mov	r3, r0
 80075de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d125      	bne.n	8007636 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075ea:	2300      	movs	r3, #0
 80075ec:	613b      	str	r3, [r7, #16]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	613b      	str	r3, [r7, #16]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	330c      	adds	r3, #12
 8007606:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	617b      	str	r3, [r7, #20]
   return(result);
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f043 0310 	orr.w	r3, r3, #16
 8007616:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	330c      	adds	r3, #12
 800761e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007620:	627a      	str	r2, [r7, #36]	@ 0x24
 8007622:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6a39      	ldr	r1, [r7, #32]
 8007626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	61fb      	str	r3, [r7, #28]
   return(result);
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e5      	bne.n	8007600 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007634:	e002      	b.n	800763c <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800763c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007640:	e000      	b.n	8007644 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007642:	2302      	movs	r3, #2
  }
}
 8007644:	4618      	mov	r0, r3
 8007646:	3730      	adds	r7, #48	@ 0x30
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b0ba      	sub	sp, #232	@ 0xe8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007672:	2300      	movs	r3, #0
 8007674:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007678:	2300      	movs	r3, #0
 800767a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800767e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007682:	f003 030f 	and.w	r3, r3, #15
 8007686:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800768a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10f      	bne.n	80076b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b00      	cmp	r3, #0
 800769c:	d009      	beq.n	80076b2 <HAL_UART_IRQHandler+0x66>
 800769e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fda2 	bl	80081f4 <UART_Receive_IT>
      return;
 80076b0:	e273      	b.n	8007b9a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80076b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f000 80de 	beq.w	8007878 <HAL_UART_IRQHandler+0x22c>
 80076bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d106      	bne.n	80076d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f000 80d1 	beq.w	8007878 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00b      	beq.n	80076fa <HAL_UART_IRQHandler+0xae>
 80076e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d005      	beq.n	80076fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076f2:	f043 0201 	orr.w	r2, r3, #1
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00b      	beq.n	800771e <HAL_UART_IRQHandler+0xd2>
 8007706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	2b00      	cmp	r3, #0
 8007710:	d005      	beq.n	800771e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007716:	f043 0202 	orr.w	r2, r3, #2
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800771e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <HAL_UART_IRQHandler+0xf6>
 800772a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800773a:	f043 0204 	orr.w	r2, r3, #4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007746:	f003 0308 	and.w	r3, r3, #8
 800774a:	2b00      	cmp	r3, #0
 800774c:	d011      	beq.n	8007772 <HAL_UART_IRQHandler+0x126>
 800774e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b00      	cmp	r3, #0
 8007758:	d105      	bne.n	8007766 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800775a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d005      	beq.n	8007772 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800776a:	f043 0208 	orr.w	r2, r3, #8
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 820a 	beq.w	8007b90 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800777c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007780:	f003 0320 	and.w	r3, r3, #32
 8007784:	2b00      	cmp	r3, #0
 8007786:	d008      	beq.n	800779a <HAL_UART_IRQHandler+0x14e>
 8007788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800778c:	f003 0320 	and.w	r3, r3, #32
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fd2d 	bl	80081f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	695b      	ldr	r3, [r3, #20]
 80077a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a4:	2b40      	cmp	r3, #64	@ 0x40
 80077a6:	bf0c      	ite	eq
 80077a8:	2301      	moveq	r3, #1
 80077aa:	2300      	movne	r3, #0
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b6:	f003 0308 	and.w	r3, r3, #8
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d103      	bne.n	80077c6 <HAL_UART_IRQHandler+0x17a>
 80077be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d04f      	beq.n	8007866 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 fc38 	bl	800803c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d6:	2b40      	cmp	r3, #64	@ 0x40
 80077d8:	d141      	bne.n	800785e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80077f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3314      	adds	r3, #20
 8007802:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007806:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800780a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007812:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007816:	e841 2300 	strex	r3, r2, [r1]
 800781a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800781e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d1d9      	bne.n	80077da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800782a:	2b00      	cmp	r3, #0
 800782c:	d013      	beq.n	8007856 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007832:	4a8a      	ldr	r2, [pc, #552]	@ (8007a5c <HAL_UART_IRQHandler+0x410>)
 8007834:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800783a:	4618      	mov	r0, r3
 800783c:	f7fc f91e 	bl	8003a7c <HAL_DMA_Abort_IT>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d016      	beq.n	8007874 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800784a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007850:	4610      	mov	r0, r2
 8007852:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007854:	e00e      	b.n	8007874 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f9c0 	bl	8007bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800785c:	e00a      	b.n	8007874 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f9bc 	bl	8007bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007864:	e006      	b.n	8007874 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f9b8 	bl	8007bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007872:	e18d      	b.n	8007b90 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007874:	bf00      	nop
    return;
 8007876:	e18b      	b.n	8007b90 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800787c:	2b01      	cmp	r3, #1
 800787e:	f040 8167 	bne.w	8007b50 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007886:	f003 0310 	and.w	r3, r3, #16
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 8160 	beq.w	8007b50 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007894:	f003 0310 	and.w	r3, r3, #16
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 8159 	beq.w	8007b50 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800789e:	2300      	movs	r3, #0
 80078a0:	60bb      	str	r3, [r7, #8]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	60bb      	str	r3, [r7, #8]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	60bb      	str	r3, [r7, #8]
 80078b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078be:	2b40      	cmp	r3, #64	@ 0x40
 80078c0:	f040 80ce 	bne.w	8007a60 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80078d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 80a9 	beq.w	8007a2c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078e2:	429a      	cmp	r2, r3
 80078e4:	f080 80a2 	bcs.w	8007a2c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f4:	69db      	ldr	r3, [r3, #28]
 80078f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078fa:	f000 8088 	beq.w	8007a0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	330c      	adds	r3, #12
 8007904:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800790c:	e853 3f00 	ldrex	r3, [r3]
 8007910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007914:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800791c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	330c      	adds	r3, #12
 8007926:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800792a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800792e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007936:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007942:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1d9      	bne.n	80078fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3314      	adds	r3, #20
 8007950:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800795a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800795c:	f023 0301 	bic.w	r3, r3, #1
 8007960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3314      	adds	r3, #20
 800796a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800796e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007972:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007974:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007976:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007980:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e1      	bne.n	800794a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3314      	adds	r3, #20
 800798c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007990:	e853 3f00 	ldrex	r3, [r3]
 8007994:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007998:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800799c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3314      	adds	r3, #20
 80079a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80079aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80079ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80079b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80079b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e3      	bne.n	8007986 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2220      	movs	r2, #32
 80079c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	330c      	adds	r3, #12
 80079d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079d6:	e853 3f00 	ldrex	r3, [r3]
 80079da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079de:	f023 0310 	bic.w	r3, r3, #16
 80079e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80079f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80079f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079f8:	e841 2300 	strex	r3, r2, [r1]
 80079fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1e3      	bne.n	80079cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7fb ffc7 	bl	800399c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2202      	movs	r2, #2
 8007a12:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	4619      	mov	r1, r3
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f004 ff49 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007a2a:	e0b3      	b.n	8007b94 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a34:	429a      	cmp	r2, r3
 8007a36:	f040 80ad 	bne.w	8007b94 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3e:	69db      	ldr	r3, [r3, #28]
 8007a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a44:	f040 80a6 	bne.w	8007b94 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a52:	4619      	mov	r1, r3
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f004 ff31 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
      return;
 8007a5a:	e09b      	b.n	8007b94 <HAL_UART_IRQHandler+0x548>
 8007a5c:	08008103 	.word	0x08008103
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 808e 	beq.w	8007b98 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007a7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8089 	beq.w	8007b98 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a90:	e853 3f00 	ldrex	r3, [r3]
 8007a94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	330c      	adds	r3, #12
 8007aa6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007aaa:	647a      	str	r2, [r7, #68]	@ 0x44
 8007aac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ab0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e3      	bne.n	8007a86 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3314      	adds	r3, #20
 8007ac4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	623b      	str	r3, [r7, #32]
   return(result);
 8007ace:	6a3b      	ldr	r3, [r7, #32]
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	3314      	adds	r3, #20
 8007ade:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007ae2:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aea:	e841 2300 	strex	r3, r2, [r1]
 8007aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1e3      	bne.n	8007abe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2220      	movs	r2, #32
 8007afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	330c      	adds	r3, #12
 8007b0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	e853 3f00 	ldrex	r3, [r3]
 8007b12:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f023 0310 	bic.w	r3, r3, #16
 8007b1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007b28:	61fa      	str	r2, [r7, #28]
 8007b2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2c:	69b9      	ldr	r1, [r7, #24]
 8007b2e:	69fa      	ldr	r2, [r7, #28]
 8007b30:	e841 2300 	strex	r3, r2, [r1]
 8007b34:	617b      	str	r3, [r7, #20]
   return(result);
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1e3      	bne.n	8007b04 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2202      	movs	r2, #2
 8007b40:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f004 feb7 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b4e:	e023      	b.n	8007b98 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d009      	beq.n	8007b70 <HAL_UART_IRQHandler+0x524>
 8007b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d003      	beq.n	8007b70 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fadb 	bl	8008124 <UART_Transmit_IT>
    return;
 8007b6e:	e014      	b.n	8007b9a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00e      	beq.n	8007b9a <HAL_UART_IRQHandler+0x54e>
 8007b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d008      	beq.n	8007b9a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fb1b 	bl	80081c4 <UART_EndTransmit_IT>
    return;
 8007b8e:	e004      	b.n	8007b9a <HAL_UART_IRQHandler+0x54e>
    return;
 8007b90:	bf00      	nop
 8007b92:	e002      	b.n	8007b9a <HAL_UART_IRQHandler+0x54e>
      return;
 8007b94:	bf00      	nop
 8007b96:	e000      	b.n	8007b9a <HAL_UART_IRQHandler+0x54e>
      return;
 8007b98:	bf00      	nop
  }
}
 8007b9a:	37e8      	adds	r7, #232	@ 0xe8
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b09c      	sub	sp, #112	@ 0x70
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bfc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d172      	bne.n	8007cf2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007c0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c0e:	2200      	movs	r2, #0
 8007c10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	330c      	adds	r3, #12
 8007c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	330c      	adds	r3, #12
 8007c30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007c32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c3a:	e841 2300 	strex	r3, r2, [r1]
 8007c3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1e5      	bne.n	8007c12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3314      	adds	r3, #20
 8007c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c50:	e853 3f00 	ldrex	r3, [r3]
 8007c54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c58:	f023 0301 	bic.w	r3, r3, #1
 8007c5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3314      	adds	r3, #20
 8007c64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007c66:	647a      	str	r2, [r7, #68]	@ 0x44
 8007c68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c6e:	e841 2300 	strex	r3, r2, [r1]
 8007c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1e5      	bne.n	8007c46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	3314      	adds	r3, #20
 8007c80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	e853 3f00 	ldrex	r3, [r3]
 8007c88:	623b      	str	r3, [r7, #32]
   return(result);
 8007c8a:	6a3b      	ldr	r3, [r7, #32]
 8007c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c90:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	3314      	adds	r3, #20
 8007c98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca2:	e841 2300 	strex	r3, r2, [r1]
 8007ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d1e5      	bne.n	8007c7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d119      	bne.n	8007cf2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	330c      	adds	r3, #12
 8007cc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f023 0310 	bic.w	r3, r3, #16
 8007cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	330c      	adds	r3, #12
 8007cdc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007cde:	61fa      	str	r2, [r7, #28]
 8007ce0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	69b9      	ldr	r1, [r7, #24]
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	617b      	str	r3, [r7, #20]
   return(result);
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e5      	bne.n	8007cbe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d106      	bne.n	8007d0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d04:	4619      	mov	r1, r3
 8007d06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007d08:	f004 fdd8 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d0c:	e002      	b.n	8007d14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007d0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007d10:	f7ff ff50 	bl	8007bb4 <HAL_UART_RxCpltCallback>
}
 8007d14:	bf00      	nop
 8007d16:	3770      	adds	r7, #112	@ 0x70
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d108      	bne.n	8007d4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d3c:	085b      	lsrs	r3, r3, #1
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	4619      	mov	r1, r3
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f004 fdba 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d48:	e002      	b.n	8007d50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f7ff ff3c 	bl	8007bc8 <HAL_UART_RxHalfCpltCallback>
}
 8007d50:	bf00      	nop
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	695b      	ldr	r3, [r3, #20]
 8007d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d74:	2b80      	cmp	r3, #128	@ 0x80
 8007d76:	bf0c      	ite	eq
 8007d78:	2301      	moveq	r3, #1
 8007d7a:	2300      	movne	r3, #0
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	2b21      	cmp	r3, #33	@ 0x21
 8007d8a:	d108      	bne.n	8007d9e <UART_DMAError+0x46>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d005      	beq.n	8007d9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	2200      	movs	r2, #0
 8007d96:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007d98:	68b8      	ldr	r0, [r7, #8]
 8007d9a:	f000 f927 	bl	8007fec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	695b      	ldr	r3, [r3, #20]
 8007da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da8:	2b40      	cmp	r3, #64	@ 0x40
 8007daa:	bf0c      	ite	eq
 8007dac:	2301      	moveq	r3, #1
 8007dae:	2300      	movne	r3, #0
 8007db0:	b2db      	uxtb	r3, r3
 8007db2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b22      	cmp	r3, #34	@ 0x22
 8007dbe:	d108      	bne.n	8007dd2 <UART_DMAError+0x7a>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d005      	beq.n	8007dd2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007dcc:	68b8      	ldr	r0, [r7, #8]
 8007dce:	f000 f935 	bl	800803c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dd6:	f043 0210 	orr.w	r2, r3, #16
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dde:	68b8      	ldr	r0, [r7, #8]
 8007de0:	f7ff fefc 	bl	8007bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007de4:	bf00      	nop
 8007de6:	3710      	adds	r7, #16
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	603b      	str	r3, [r7, #0]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dfc:	e03b      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e04:	d037      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e06:	f7fb fb81 	bl	800350c <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	6a3a      	ldr	r2, [r7, #32]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d302      	bcc.n	8007e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8007e16:	6a3b      	ldr	r3, [r7, #32]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d101      	bne.n	8007e20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e03a      	b.n	8007e96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	f003 0304 	and.w	r3, r3, #4
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d023      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	2b80      	cmp	r3, #128	@ 0x80
 8007e32:	d020      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	2b40      	cmp	r3, #64	@ 0x40
 8007e38:	d01d      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0308 	and.w	r3, r3, #8
 8007e44:	2b08      	cmp	r3, #8
 8007e46:	d116      	bne.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007e48:	2300      	movs	r3, #0
 8007e4a:	617b      	str	r3, [r7, #20]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	617b      	str	r3, [r7, #20]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	617b      	str	r3, [r7, #20]
 8007e5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f000 f8ec 	bl	800803c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2208      	movs	r2, #8
 8007e68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e00f      	b.n	8007e96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	4013      	ands	r3, r2
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	bf0c      	ite	eq
 8007e86:	2301      	moveq	r3, #1
 8007e88:	2300      	movne	r3, #0
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d0b4      	beq.n	8007dfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3718      	adds	r7, #24
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
	...

08007ea0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b098      	sub	sp, #96	@ 0x60
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	88fa      	ldrh	r2, [r7, #6]
 8007eb8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2222      	movs	r2, #34	@ 0x22
 8007ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ecc:	4a44      	ldr	r2, [pc, #272]	@ (8007fe0 <UART_Start_Receive_DMA+0x140>)
 8007ece:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed4:	4a43      	ldr	r2, [pc, #268]	@ (8007fe4 <UART_Start_Receive_DMA+0x144>)
 8007ed6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007edc:	4a42      	ldr	r2, [pc, #264]	@ (8007fe8 <UART_Start_Receive_DMA+0x148>)
 8007ede:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007ee8:	f107 0308 	add.w	r3, r7, #8
 8007eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3304      	adds	r3, #4
 8007ef8:	4619      	mov	r1, r3
 8007efa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	88fb      	ldrh	r3, [r7, #6]
 8007f00:	f7fb fcf4 	bl	80038ec <HAL_DMA_Start_IT>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d008      	beq.n	8007f1c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2210      	movs	r2, #16
 8007f0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2220      	movs	r2, #32
 8007f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e05d      	b.n	8007fd8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	613b      	str	r3, [r7, #16]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	613b      	str	r3, [r7, #16]
 8007f30:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d019      	beq.n	8007f6e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	330c      	adds	r3, #12
 8007f40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f44:	e853 3f00 	ldrex	r3, [r3]
 8007f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	330c      	adds	r3, #12
 8007f58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f5a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007f60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f62:	e841 2300 	strex	r3, r2, [r1]
 8007f66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e5      	bne.n	8007f3a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	3314      	adds	r3, #20
 8007f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	f043 0301 	orr.w	r3, r3, #1
 8007f84:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	3314      	adds	r3, #20
 8007f8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f8e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007f90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007f94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e5      	bne.n	8007f6e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3314      	adds	r3, #20
 8007fa8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3314      	adds	r3, #20
 8007fc0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007fc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8007fc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6a39      	ldr	r1, [r7, #32]
 8007fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e5      	bne.n	8007fa2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3760      	adds	r7, #96	@ 0x60
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	08007bf1 	.word	0x08007bf1
 8007fe4:	08007d1d 	.word	0x08007d1d
 8007fe8:	08007d59 	.word	0x08007d59

08007fec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b089      	sub	sp, #36	@ 0x24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	330c      	adds	r3, #12
 8007ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	e853 3f00 	ldrex	r3, [r3]
 8008002:	60bb      	str	r3, [r7, #8]
   return(result);
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800800a:	61fb      	str	r3, [r7, #28]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	330c      	adds	r3, #12
 8008012:	69fa      	ldr	r2, [r7, #28]
 8008014:	61ba      	str	r2, [r7, #24]
 8008016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6979      	ldr	r1, [r7, #20]
 800801a:	69ba      	ldr	r2, [r7, #24]
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	613b      	str	r3, [r7, #16]
   return(result);
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e5      	bne.n	8007ff4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008030:	bf00      	nop
 8008032:	3724      	adds	r7, #36	@ 0x24
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800803c:	b480      	push	{r7}
 800803e:	b095      	sub	sp, #84	@ 0x54
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	330c      	adds	r3, #12
 800804a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800804e:	e853 3f00 	ldrex	r3, [r3]
 8008052:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008056:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800805a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	330c      	adds	r3, #12
 8008062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008064:	643a      	str	r2, [r7, #64]	@ 0x40
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008068:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800806a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800806c:	e841 2300 	strex	r3, r2, [r1]
 8008070:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1e5      	bne.n	8008044 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	3314      	adds	r3, #20
 800807e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	e853 3f00 	ldrex	r3, [r3]
 8008086:	61fb      	str	r3, [r7, #28]
   return(result);
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	f023 0301 	bic.w	r3, r3, #1
 800808e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3314      	adds	r3, #20
 8008096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008098:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800809a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800809e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080a0:	e841 2300 	strex	r3, r2, [r1]
 80080a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e5      	bne.n	8008078 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d119      	bne.n	80080e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	330c      	adds	r3, #12
 80080ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f023 0310 	bic.w	r3, r3, #16
 80080ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080d4:	61ba      	str	r2, [r7, #24]
 80080d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d8:	6979      	ldr	r1, [r7, #20]
 80080da:	69ba      	ldr	r2, [r7, #24]
 80080dc:	e841 2300 	strex	r3, r2, [r1]
 80080e0:	613b      	str	r3, [r7, #16]
   return(result);
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d1e5      	bne.n	80080b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2220      	movs	r2, #32
 80080ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80080f6:	bf00      	nop
 80080f8:	3754      	adds	r7, #84	@ 0x54
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr

08008102 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008116:	68f8      	ldr	r0, [r7, #12]
 8008118:	f7ff fd60 	bl	8007bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800811c:	bf00      	nop
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008132:	b2db      	uxtb	r3, r3
 8008134:	2b21      	cmp	r3, #33	@ 0x21
 8008136:	d13e      	bne.n	80081b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008140:	d114      	bne.n	800816c <UART_Transmit_IT+0x48>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d110      	bne.n	800816c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a1b      	ldr	r3, [r3, #32]
 800814e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	881b      	ldrh	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800815e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a1b      	ldr	r3, [r3, #32]
 8008164:	1c9a      	adds	r2, r3, #2
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	621a      	str	r2, [r3, #32]
 800816a:	e008      	b.n	800817e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	1c59      	adds	r1, r3, #1
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	6211      	str	r1, [r2, #32]
 8008176:	781a      	ldrb	r2, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008182:	b29b      	uxth	r3, r3
 8008184:	3b01      	subs	r3, #1
 8008186:	b29b      	uxth	r3, r3
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	4619      	mov	r1, r3
 800818c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10f      	bne.n	80081b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	68da      	ldr	r2, [r3, #12]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80081a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68da      	ldr	r2, [r3, #12]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081b2:	2300      	movs	r3, #0
 80081b4:	e000      	b.n	80081b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80081b6:	2302      	movs	r3, #2
  }
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68da      	ldr	r2, [r3, #12]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7ff fcdb 	bl	8007ba0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3708      	adds	r7, #8
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b08c      	sub	sp, #48	@ 0x30
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80081fc:	2300      	movs	r3, #0
 80081fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008200:	2300      	movs	r3, #0
 8008202:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800820a:	b2db      	uxtb	r3, r3
 800820c:	2b22      	cmp	r3, #34	@ 0x22
 800820e:	f040 80aa 	bne.w	8008366 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800821a:	d115      	bne.n	8008248 <UART_Receive_IT+0x54>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d111      	bne.n	8008248 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008228:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	b29b      	uxth	r3, r3
 8008232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008236:	b29a      	uxth	r2, r3
 8008238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008240:	1c9a      	adds	r2, r3, #2
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	629a      	str	r2, [r3, #40]	@ 0x28
 8008246:	e024      	b.n	8008292 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008256:	d007      	beq.n	8008268 <UART_Receive_IT+0x74>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10a      	bne.n	8008276 <UART_Receive_IT+0x82>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d106      	bne.n	8008276 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	b2da      	uxtb	r2, r3
 8008270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008272:	701a      	strb	r2, [r3, #0]
 8008274:	e008      	b.n	8008288 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	b2db      	uxtb	r3, r3
 800827e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008282:	b2da      	uxtb	r2, r3
 8008284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008286:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008296:	b29b      	uxth	r3, r3
 8008298:	3b01      	subs	r3, #1
 800829a:	b29b      	uxth	r3, r3
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	4619      	mov	r1, r3
 80082a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d15d      	bne.n	8008362 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68da      	ldr	r2, [r3, #12]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f022 0220 	bic.w	r2, r2, #32
 80082b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68da      	ldr	r2, [r3, #12]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	695a      	ldr	r2, [r3, #20]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f022 0201 	bic.w	r2, r2, #1
 80082d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d135      	bne.n	8008358 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	330c      	adds	r3, #12
 80082f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	613b      	str	r3, [r7, #16]
   return(result);
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	f023 0310 	bic.w	r3, r3, #16
 8008308:	627b      	str	r3, [r7, #36]	@ 0x24
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	330c      	adds	r3, #12
 8008310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008312:	623a      	str	r2, [r7, #32]
 8008314:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008316:	69f9      	ldr	r1, [r7, #28]
 8008318:	6a3a      	ldr	r2, [r7, #32]
 800831a:	e841 2300 	strex	r3, r2, [r1]
 800831e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1e5      	bne.n	80082f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b10      	cmp	r3, #16
 8008332:	d10a      	bne.n	800834a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008334:	2300      	movs	r3, #0
 8008336:	60fb      	str	r3, [r7, #12]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	60fb      	str	r3, [r7, #12]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	60fb      	str	r3, [r7, #12]
 8008348:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f004 fab3 	bl	800c8bc <HAL_UARTEx_RxEventCallback>
 8008356:	e002      	b.n	800835e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f7ff fc2b 	bl	8007bb4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	e002      	b.n	8008368 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	e000      	b.n	8008368 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008366:	2302      	movs	r3, #2
  }
}
 8008368:	4618      	mov	r0, r3
 800836a:	3730      	adds	r7, #48	@ 0x30
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008374:	b0c0      	sub	sp, #256	@ 0x100
 8008376:	af00      	add	r7, sp, #0
 8008378:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800837c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800838c:	68d9      	ldr	r1, [r3, #12]
 800838e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	ea40 0301 	orr.w	r3, r0, r1
 8008398:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800839a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800839e:	689a      	ldr	r2, [r3, #8]
 80083a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	431a      	orrs	r2, r3
 80083a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	431a      	orrs	r2, r3
 80083b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80083bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80083c8:	f021 010c 	bic.w	r1, r1, #12
 80083cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80083d6:	430b      	orrs	r3, r1
 80083d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80083da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80083e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ea:	6999      	ldr	r1, [r3, #24]
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	ea40 0301 	orr.w	r3, r0, r1
 80083f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	4b8f      	ldr	r3, [pc, #572]	@ (800863c <UART_SetConfig+0x2cc>)
 8008400:	429a      	cmp	r2, r3
 8008402:	d005      	beq.n	8008410 <UART_SetConfig+0xa0>
 8008404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	4b8d      	ldr	r3, [pc, #564]	@ (8008640 <UART_SetConfig+0x2d0>)
 800840c:	429a      	cmp	r2, r3
 800840e:	d104      	bne.n	800841a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008410:	f7fd fe7c 	bl	800610c <HAL_RCC_GetPCLK2Freq>
 8008414:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008418:	e003      	b.n	8008422 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800841a:	f7fd fe63 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 800841e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008426:	69db      	ldr	r3, [r3, #28]
 8008428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800842c:	f040 810c 	bne.w	8008648 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008434:	2200      	movs	r2, #0
 8008436:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800843a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800843e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008442:	4622      	mov	r2, r4
 8008444:	462b      	mov	r3, r5
 8008446:	1891      	adds	r1, r2, r2
 8008448:	65b9      	str	r1, [r7, #88]	@ 0x58
 800844a:	415b      	adcs	r3, r3
 800844c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800844e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008452:	4621      	mov	r1, r4
 8008454:	eb12 0801 	adds.w	r8, r2, r1
 8008458:	4629      	mov	r1, r5
 800845a:	eb43 0901 	adc.w	r9, r3, r1
 800845e:	f04f 0200 	mov.w	r2, #0
 8008462:	f04f 0300 	mov.w	r3, #0
 8008466:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800846a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800846e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008472:	4690      	mov	r8, r2
 8008474:	4699      	mov	r9, r3
 8008476:	4623      	mov	r3, r4
 8008478:	eb18 0303 	adds.w	r3, r8, r3
 800847c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008480:	462b      	mov	r3, r5
 8008482:	eb49 0303 	adc.w	r3, r9, r3
 8008486:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800848a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008496:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800849a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800849e:	460b      	mov	r3, r1
 80084a0:	18db      	adds	r3, r3, r3
 80084a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80084a4:	4613      	mov	r3, r2
 80084a6:	eb42 0303 	adc.w	r3, r2, r3
 80084aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80084ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80084b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80084b4:	f7f7 fe88 	bl	80001c8 <__aeabi_uldivmod>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	4b61      	ldr	r3, [pc, #388]	@ (8008644 <UART_SetConfig+0x2d4>)
 80084be:	fba3 2302 	umull	r2, r3, r3, r2
 80084c2:	095b      	lsrs	r3, r3, #5
 80084c4:	011c      	lsls	r4, r3, #4
 80084c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ca:	2200      	movs	r2, #0
 80084cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80084d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80084d8:	4642      	mov	r2, r8
 80084da:	464b      	mov	r3, r9
 80084dc:	1891      	adds	r1, r2, r2
 80084de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80084e0:	415b      	adcs	r3, r3
 80084e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80084e8:	4641      	mov	r1, r8
 80084ea:	eb12 0a01 	adds.w	sl, r2, r1
 80084ee:	4649      	mov	r1, r9
 80084f0:	eb43 0b01 	adc.w	fp, r3, r1
 80084f4:	f04f 0200 	mov.w	r2, #0
 80084f8:	f04f 0300 	mov.w	r3, #0
 80084fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008500:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008504:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008508:	4692      	mov	sl, r2
 800850a:	469b      	mov	fp, r3
 800850c:	4643      	mov	r3, r8
 800850e:	eb1a 0303 	adds.w	r3, sl, r3
 8008512:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008516:	464b      	mov	r3, r9
 8008518:	eb4b 0303 	adc.w	r3, fp, r3
 800851c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800852c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008530:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008534:	460b      	mov	r3, r1
 8008536:	18db      	adds	r3, r3, r3
 8008538:	643b      	str	r3, [r7, #64]	@ 0x40
 800853a:	4613      	mov	r3, r2
 800853c:	eb42 0303 	adc.w	r3, r2, r3
 8008540:	647b      	str	r3, [r7, #68]	@ 0x44
 8008542:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008546:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800854a:	f7f7 fe3d 	bl	80001c8 <__aeabi_uldivmod>
 800854e:	4602      	mov	r2, r0
 8008550:	460b      	mov	r3, r1
 8008552:	4611      	mov	r1, r2
 8008554:	4b3b      	ldr	r3, [pc, #236]	@ (8008644 <UART_SetConfig+0x2d4>)
 8008556:	fba3 2301 	umull	r2, r3, r3, r1
 800855a:	095b      	lsrs	r3, r3, #5
 800855c:	2264      	movs	r2, #100	@ 0x64
 800855e:	fb02 f303 	mul.w	r3, r2, r3
 8008562:	1acb      	subs	r3, r1, r3
 8008564:	00db      	lsls	r3, r3, #3
 8008566:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800856a:	4b36      	ldr	r3, [pc, #216]	@ (8008644 <UART_SetConfig+0x2d4>)
 800856c:	fba3 2302 	umull	r2, r3, r3, r2
 8008570:	095b      	lsrs	r3, r3, #5
 8008572:	005b      	lsls	r3, r3, #1
 8008574:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008578:	441c      	add	r4, r3
 800857a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800857e:	2200      	movs	r2, #0
 8008580:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008584:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008588:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800858c:	4642      	mov	r2, r8
 800858e:	464b      	mov	r3, r9
 8008590:	1891      	adds	r1, r2, r2
 8008592:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008594:	415b      	adcs	r3, r3
 8008596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008598:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800859c:	4641      	mov	r1, r8
 800859e:	1851      	adds	r1, r2, r1
 80085a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80085a2:	4649      	mov	r1, r9
 80085a4:	414b      	adcs	r3, r1
 80085a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80085a8:	f04f 0200 	mov.w	r2, #0
 80085ac:	f04f 0300 	mov.w	r3, #0
 80085b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80085b4:	4659      	mov	r1, fp
 80085b6:	00cb      	lsls	r3, r1, #3
 80085b8:	4651      	mov	r1, sl
 80085ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085be:	4651      	mov	r1, sl
 80085c0:	00ca      	lsls	r2, r1, #3
 80085c2:	4610      	mov	r0, r2
 80085c4:	4619      	mov	r1, r3
 80085c6:	4603      	mov	r3, r0
 80085c8:	4642      	mov	r2, r8
 80085ca:	189b      	adds	r3, r3, r2
 80085cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085d0:	464b      	mov	r3, r9
 80085d2:	460a      	mov	r2, r1
 80085d4:	eb42 0303 	adc.w	r3, r2, r3
 80085d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80085e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80085ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80085f0:	460b      	mov	r3, r1
 80085f2:	18db      	adds	r3, r3, r3
 80085f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085f6:	4613      	mov	r3, r2
 80085f8:	eb42 0303 	adc.w	r3, r2, r3
 80085fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008602:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008606:	f7f7 fddf 	bl	80001c8 <__aeabi_uldivmod>
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	4b0d      	ldr	r3, [pc, #52]	@ (8008644 <UART_SetConfig+0x2d4>)
 8008610:	fba3 1302 	umull	r1, r3, r3, r2
 8008614:	095b      	lsrs	r3, r3, #5
 8008616:	2164      	movs	r1, #100	@ 0x64
 8008618:	fb01 f303 	mul.w	r3, r1, r3
 800861c:	1ad3      	subs	r3, r2, r3
 800861e:	00db      	lsls	r3, r3, #3
 8008620:	3332      	adds	r3, #50	@ 0x32
 8008622:	4a08      	ldr	r2, [pc, #32]	@ (8008644 <UART_SetConfig+0x2d4>)
 8008624:	fba2 2303 	umull	r2, r3, r2, r3
 8008628:	095b      	lsrs	r3, r3, #5
 800862a:	f003 0207 	and.w	r2, r3, #7
 800862e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4422      	add	r2, r4
 8008636:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008638:	e106      	b.n	8008848 <UART_SetConfig+0x4d8>
 800863a:	bf00      	nop
 800863c:	40011000 	.word	0x40011000
 8008640:	40011400 	.word	0x40011400
 8008644:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800864c:	2200      	movs	r2, #0
 800864e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008652:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008656:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800865a:	4642      	mov	r2, r8
 800865c:	464b      	mov	r3, r9
 800865e:	1891      	adds	r1, r2, r2
 8008660:	6239      	str	r1, [r7, #32]
 8008662:	415b      	adcs	r3, r3
 8008664:	627b      	str	r3, [r7, #36]	@ 0x24
 8008666:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800866a:	4641      	mov	r1, r8
 800866c:	1854      	adds	r4, r2, r1
 800866e:	4649      	mov	r1, r9
 8008670:	eb43 0501 	adc.w	r5, r3, r1
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	00eb      	lsls	r3, r5, #3
 800867e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008682:	00e2      	lsls	r2, r4, #3
 8008684:	4614      	mov	r4, r2
 8008686:	461d      	mov	r5, r3
 8008688:	4643      	mov	r3, r8
 800868a:	18e3      	adds	r3, r4, r3
 800868c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008690:	464b      	mov	r3, r9
 8008692:	eb45 0303 	adc.w	r3, r5, r3
 8008696:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800869a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80086aa:	f04f 0200 	mov.w	r2, #0
 80086ae:	f04f 0300 	mov.w	r3, #0
 80086b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80086b6:	4629      	mov	r1, r5
 80086b8:	008b      	lsls	r3, r1, #2
 80086ba:	4621      	mov	r1, r4
 80086bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086c0:	4621      	mov	r1, r4
 80086c2:	008a      	lsls	r2, r1, #2
 80086c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80086c8:	f7f7 fd7e 	bl	80001c8 <__aeabi_uldivmod>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	4b60      	ldr	r3, [pc, #384]	@ (8008854 <UART_SetConfig+0x4e4>)
 80086d2:	fba3 2302 	umull	r2, r3, r3, r2
 80086d6:	095b      	lsrs	r3, r3, #5
 80086d8:	011c      	lsls	r4, r3, #4
 80086da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086de:	2200      	movs	r2, #0
 80086e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80086e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80086ec:	4642      	mov	r2, r8
 80086ee:	464b      	mov	r3, r9
 80086f0:	1891      	adds	r1, r2, r2
 80086f2:	61b9      	str	r1, [r7, #24]
 80086f4:	415b      	adcs	r3, r3
 80086f6:	61fb      	str	r3, [r7, #28]
 80086f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80086fc:	4641      	mov	r1, r8
 80086fe:	1851      	adds	r1, r2, r1
 8008700:	6139      	str	r1, [r7, #16]
 8008702:	4649      	mov	r1, r9
 8008704:	414b      	adcs	r3, r1
 8008706:	617b      	str	r3, [r7, #20]
 8008708:	f04f 0200 	mov.w	r2, #0
 800870c:	f04f 0300 	mov.w	r3, #0
 8008710:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008714:	4659      	mov	r1, fp
 8008716:	00cb      	lsls	r3, r1, #3
 8008718:	4651      	mov	r1, sl
 800871a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800871e:	4651      	mov	r1, sl
 8008720:	00ca      	lsls	r2, r1, #3
 8008722:	4610      	mov	r0, r2
 8008724:	4619      	mov	r1, r3
 8008726:	4603      	mov	r3, r0
 8008728:	4642      	mov	r2, r8
 800872a:	189b      	adds	r3, r3, r2
 800872c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008730:	464b      	mov	r3, r9
 8008732:	460a      	mov	r2, r1
 8008734:	eb42 0303 	adc.w	r3, r2, r3
 8008738:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800873c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008746:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008748:	f04f 0200 	mov.w	r2, #0
 800874c:	f04f 0300 	mov.w	r3, #0
 8008750:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008754:	4649      	mov	r1, r9
 8008756:	008b      	lsls	r3, r1, #2
 8008758:	4641      	mov	r1, r8
 800875a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800875e:	4641      	mov	r1, r8
 8008760:	008a      	lsls	r2, r1, #2
 8008762:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008766:	f7f7 fd2f 	bl	80001c8 <__aeabi_uldivmod>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4611      	mov	r1, r2
 8008770:	4b38      	ldr	r3, [pc, #224]	@ (8008854 <UART_SetConfig+0x4e4>)
 8008772:	fba3 2301 	umull	r2, r3, r3, r1
 8008776:	095b      	lsrs	r3, r3, #5
 8008778:	2264      	movs	r2, #100	@ 0x64
 800877a:	fb02 f303 	mul.w	r3, r2, r3
 800877e:	1acb      	subs	r3, r1, r3
 8008780:	011b      	lsls	r3, r3, #4
 8008782:	3332      	adds	r3, #50	@ 0x32
 8008784:	4a33      	ldr	r2, [pc, #204]	@ (8008854 <UART_SetConfig+0x4e4>)
 8008786:	fba2 2303 	umull	r2, r3, r2, r3
 800878a:	095b      	lsrs	r3, r3, #5
 800878c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008790:	441c      	add	r4, r3
 8008792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008796:	2200      	movs	r2, #0
 8008798:	673b      	str	r3, [r7, #112]	@ 0x70
 800879a:	677a      	str	r2, [r7, #116]	@ 0x74
 800879c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80087a0:	4642      	mov	r2, r8
 80087a2:	464b      	mov	r3, r9
 80087a4:	1891      	adds	r1, r2, r2
 80087a6:	60b9      	str	r1, [r7, #8]
 80087a8:	415b      	adcs	r3, r3
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087b0:	4641      	mov	r1, r8
 80087b2:	1851      	adds	r1, r2, r1
 80087b4:	6039      	str	r1, [r7, #0]
 80087b6:	4649      	mov	r1, r9
 80087b8:	414b      	adcs	r3, r1
 80087ba:	607b      	str	r3, [r7, #4]
 80087bc:	f04f 0200 	mov.w	r2, #0
 80087c0:	f04f 0300 	mov.w	r3, #0
 80087c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80087c8:	4659      	mov	r1, fp
 80087ca:	00cb      	lsls	r3, r1, #3
 80087cc:	4651      	mov	r1, sl
 80087ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087d2:	4651      	mov	r1, sl
 80087d4:	00ca      	lsls	r2, r1, #3
 80087d6:	4610      	mov	r0, r2
 80087d8:	4619      	mov	r1, r3
 80087da:	4603      	mov	r3, r0
 80087dc:	4642      	mov	r2, r8
 80087de:	189b      	adds	r3, r3, r2
 80087e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087e2:	464b      	mov	r3, r9
 80087e4:	460a      	mov	r2, r1
 80087e6:	eb42 0303 	adc.w	r3, r2, r3
 80087ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80087ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80087f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80087f8:	f04f 0200 	mov.w	r2, #0
 80087fc:	f04f 0300 	mov.w	r3, #0
 8008800:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008804:	4649      	mov	r1, r9
 8008806:	008b      	lsls	r3, r1, #2
 8008808:	4641      	mov	r1, r8
 800880a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800880e:	4641      	mov	r1, r8
 8008810:	008a      	lsls	r2, r1, #2
 8008812:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008816:	f7f7 fcd7 	bl	80001c8 <__aeabi_uldivmod>
 800881a:	4602      	mov	r2, r0
 800881c:	460b      	mov	r3, r1
 800881e:	4b0d      	ldr	r3, [pc, #52]	@ (8008854 <UART_SetConfig+0x4e4>)
 8008820:	fba3 1302 	umull	r1, r3, r3, r2
 8008824:	095b      	lsrs	r3, r3, #5
 8008826:	2164      	movs	r1, #100	@ 0x64
 8008828:	fb01 f303 	mul.w	r3, r1, r3
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	011b      	lsls	r3, r3, #4
 8008830:	3332      	adds	r3, #50	@ 0x32
 8008832:	4a08      	ldr	r2, [pc, #32]	@ (8008854 <UART_SetConfig+0x4e4>)
 8008834:	fba2 2303 	umull	r2, r3, r2, r3
 8008838:	095b      	lsrs	r3, r3, #5
 800883a:	f003 020f 	and.w	r2, r3, #15
 800883e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4422      	add	r2, r4
 8008846:	609a      	str	r2, [r3, #8]
}
 8008848:	bf00      	nop
 800884a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800884e:	46bd      	mov	sp, r7
 8008850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008854:	51eb851f 	.word	0x51eb851f

08008858 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008858:	b084      	sub	sp, #16
 800885a:	b580      	push	{r7, lr}
 800885c:	b084      	sub	sp, #16
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
 8008862:	f107 001c 	add.w	r0, r7, #28
 8008866:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800886a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800886e:	2b01      	cmp	r3, #1
 8008870:	d123      	bne.n	80088ba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008876:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008886:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800889a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d105      	bne.n	80088ae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f001 fae8 	bl	8009e84 <USB_CoreReset>
 80088b4:	4603      	mov	r3, r0
 80088b6:	73fb      	strb	r3, [r7, #15]
 80088b8:	e01b      	b.n	80088f2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	68db      	ldr	r3, [r3, #12]
 80088be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f001 fadc 	bl	8009e84 <USB_CoreReset>
 80088cc:	4603      	mov	r3, r0
 80088ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80088d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d106      	bne.n	80088e6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80088e4:	e005      	b.n	80088f2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80088f2:	7fbb      	ldrb	r3, [r7, #30]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d10b      	bne.n	8008910 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	f043 0206 	orr.w	r2, r3, #6
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	f043 0220 	orr.w	r2, r3, #32
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008910:	7bfb      	ldrb	r3, [r7, #15]
}
 8008912:	4618      	mov	r0, r3
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800891c:	b004      	add	sp, #16
 800891e:	4770      	bx	lr

08008920 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008920:	b480      	push	{r7}
 8008922:	b087      	sub	sp, #28
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	4613      	mov	r3, r2
 800892c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	2b02      	cmp	r3, #2
 8008932:	d165      	bne.n	8008a00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	4a41      	ldr	r2, [pc, #260]	@ (8008a3c <USB_SetTurnaroundTime+0x11c>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d906      	bls.n	800894a <USB_SetTurnaroundTime+0x2a>
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	4a40      	ldr	r2, [pc, #256]	@ (8008a40 <USB_SetTurnaroundTime+0x120>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d202      	bcs.n	800894a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008944:	230f      	movs	r3, #15
 8008946:	617b      	str	r3, [r7, #20]
 8008948:	e062      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	4a3c      	ldr	r2, [pc, #240]	@ (8008a40 <USB_SetTurnaroundTime+0x120>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d306      	bcc.n	8008960 <USB_SetTurnaroundTime+0x40>
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	4a3b      	ldr	r2, [pc, #236]	@ (8008a44 <USB_SetTurnaroundTime+0x124>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d202      	bcs.n	8008960 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800895a:	230e      	movs	r3, #14
 800895c:	617b      	str	r3, [r7, #20]
 800895e:	e057      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	4a38      	ldr	r2, [pc, #224]	@ (8008a44 <USB_SetTurnaroundTime+0x124>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d306      	bcc.n	8008976 <USB_SetTurnaroundTime+0x56>
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	4a37      	ldr	r2, [pc, #220]	@ (8008a48 <USB_SetTurnaroundTime+0x128>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d202      	bcs.n	8008976 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008970:	230d      	movs	r3, #13
 8008972:	617b      	str	r3, [r7, #20]
 8008974:	e04c      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	4a33      	ldr	r2, [pc, #204]	@ (8008a48 <USB_SetTurnaroundTime+0x128>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d306      	bcc.n	800898c <USB_SetTurnaroundTime+0x6c>
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	4a32      	ldr	r2, [pc, #200]	@ (8008a4c <USB_SetTurnaroundTime+0x12c>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d802      	bhi.n	800898c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008986:	230c      	movs	r3, #12
 8008988:	617b      	str	r3, [r7, #20]
 800898a:	e041      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	4a2f      	ldr	r2, [pc, #188]	@ (8008a4c <USB_SetTurnaroundTime+0x12c>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d906      	bls.n	80089a2 <USB_SetTurnaroundTime+0x82>
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4a2e      	ldr	r2, [pc, #184]	@ (8008a50 <USB_SetTurnaroundTime+0x130>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d802      	bhi.n	80089a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800899c:	230b      	movs	r3, #11
 800899e:	617b      	str	r3, [r7, #20]
 80089a0:	e036      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	4a2a      	ldr	r2, [pc, #168]	@ (8008a50 <USB_SetTurnaroundTime+0x130>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d906      	bls.n	80089b8 <USB_SetTurnaroundTime+0x98>
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	4a29      	ldr	r2, [pc, #164]	@ (8008a54 <USB_SetTurnaroundTime+0x134>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d802      	bhi.n	80089b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80089b2:	230a      	movs	r3, #10
 80089b4:	617b      	str	r3, [r7, #20]
 80089b6:	e02b      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	4a26      	ldr	r2, [pc, #152]	@ (8008a54 <USB_SetTurnaroundTime+0x134>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d906      	bls.n	80089ce <USB_SetTurnaroundTime+0xae>
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	4a25      	ldr	r2, [pc, #148]	@ (8008a58 <USB_SetTurnaroundTime+0x138>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d202      	bcs.n	80089ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80089c8:	2309      	movs	r3, #9
 80089ca:	617b      	str	r3, [r7, #20]
 80089cc:	e020      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	4a21      	ldr	r2, [pc, #132]	@ (8008a58 <USB_SetTurnaroundTime+0x138>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d306      	bcc.n	80089e4 <USB_SetTurnaroundTime+0xc4>
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	4a20      	ldr	r2, [pc, #128]	@ (8008a5c <USB_SetTurnaroundTime+0x13c>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d802      	bhi.n	80089e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80089de:	2308      	movs	r3, #8
 80089e0:	617b      	str	r3, [r7, #20]
 80089e2:	e015      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	4a1d      	ldr	r2, [pc, #116]	@ (8008a5c <USB_SetTurnaroundTime+0x13c>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d906      	bls.n	80089fa <USB_SetTurnaroundTime+0xda>
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	4a1c      	ldr	r2, [pc, #112]	@ (8008a60 <USB_SetTurnaroundTime+0x140>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d202      	bcs.n	80089fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80089f4:	2307      	movs	r3, #7
 80089f6:	617b      	str	r3, [r7, #20]
 80089f8:	e00a      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80089fa:	2306      	movs	r3, #6
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	e007      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a00:	79fb      	ldrb	r3, [r7, #7]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d102      	bne.n	8008a0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008a06:	2309      	movs	r3, #9
 8008a08:	617b      	str	r3, [r7, #20]
 8008a0a:	e001      	b.n	8008a10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008a0c:	2309      	movs	r3, #9
 8008a0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	68da      	ldr	r2, [r3, #12]
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	029b      	lsls	r3, r3, #10
 8008a24:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008a28:	431a      	orrs	r2, r3
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	371c      	adds	r7, #28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	00d8acbf 	.word	0x00d8acbf
 8008a40:	00e4e1c0 	.word	0x00e4e1c0
 8008a44:	00f42400 	.word	0x00f42400
 8008a48:	01067380 	.word	0x01067380
 8008a4c:	011a499f 	.word	0x011a499f
 8008a50:	01312cff 	.word	0x01312cff
 8008a54:	014ca43f 	.word	0x014ca43f
 8008a58:	016e3600 	.word	0x016e3600
 8008a5c:	01a6ab1f 	.word	0x01a6ab1f
 8008a60:	01e84800 	.word	0x01e84800

08008a64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	f043 0201 	orr.w	r2, r3, #1
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	370c      	adds	r7, #12
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b083      	sub	sp, #12
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	f023 0201 	bic.w	r2, r3, #1
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008ac4:	78fb      	ldrb	r3, [r7, #3]
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d115      	bne.n	8008af6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008ad6:	200a      	movs	r0, #10
 8008ad8:	f7fa fd24 	bl	8003524 <HAL_Delay>
      ms += 10U;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	330a      	adds	r3, #10
 8008ae0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f001 f93f 	bl	8009d66 <USB_GetMode>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d01e      	beq.n	8008b2c <USB_SetCurrentMode+0x84>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2bc7      	cmp	r3, #199	@ 0xc7
 8008af2:	d9f0      	bls.n	8008ad6 <USB_SetCurrentMode+0x2e>
 8008af4:	e01a      	b.n	8008b2c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008af6:	78fb      	ldrb	r3, [r7, #3]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d115      	bne.n	8008b28 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b08:	200a      	movs	r0, #10
 8008b0a:	f7fa fd0b 	bl	8003524 <HAL_Delay>
      ms += 10U;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	330a      	adds	r3, #10
 8008b12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 f926 	bl	8009d66 <USB_GetMode>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d005      	beq.n	8008b2c <USB_SetCurrentMode+0x84>
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b24:	d9f0      	bls.n	8008b08 <USB_SetCurrentMode+0x60>
 8008b26:	e001      	b.n	8008b2c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e005      	b.n	8008b38 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008b30:	d101      	bne.n	8008b36 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	e000      	b.n	8008b38 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b40:	b084      	sub	sp, #16
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b086      	sub	sp, #24
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
 8008b4a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008b4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008b52:	2300      	movs	r3, #0
 8008b54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	613b      	str	r3, [r7, #16]
 8008b5e:	e009      	b.n	8008b74 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	3340      	adds	r3, #64	@ 0x40
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	4413      	add	r3, r2
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	3301      	adds	r3, #1
 8008b72:	613b      	str	r3, [r7, #16]
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	2b0e      	cmp	r3, #14
 8008b78:	d9f2      	bls.n	8008b60 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008b7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d11c      	bne.n	8008bbc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	68fa      	ldr	r2, [r7, #12]
 8008b8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b90:	f043 0302 	orr.w	r3, r3, #2
 8008b94:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	639a      	str	r2, [r3, #56]	@ 0x38
 8008bba:	e00b      	b.n	8008bd4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bcc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bda:	461a      	mov	r2, r3
 8008bdc:	2300      	movs	r3, #0
 8008bde:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008be0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d10d      	bne.n	8008c04 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008be8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d104      	bne.n	8008bfa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f968 	bl	8008ec8 <USB_SetDevSpeed>
 8008bf8:	e008      	b.n	8008c0c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 f963 	bl	8008ec8 <USB_SetDevSpeed>
 8008c02:	e003      	b.n	8008c0c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c04:	2103      	movs	r1, #3
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f95e 	bl	8008ec8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c0c:	2110      	movs	r1, #16
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 f8fa 	bl	8008e08 <USB_FlushTxFifo>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d001      	beq.n	8008c1e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 f924 	bl	8008e6c <USB_FlushRxFifo>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d001      	beq.n	8008c2e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c34:	461a      	mov	r2, r3
 8008c36:	2300      	movs	r3, #0
 8008c38:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c40:	461a      	mov	r2, r3
 8008c42:	2300      	movs	r3, #0
 8008c44:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	2300      	movs	r3, #0
 8008c50:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c52:	2300      	movs	r3, #0
 8008c54:	613b      	str	r3, [r7, #16]
 8008c56:	e043      	b.n	8008ce0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c6e:	d118      	bne.n	8008ca2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d10a      	bne.n	8008c8c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	015a      	lsls	r2, r3, #5
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c82:	461a      	mov	r2, r3
 8008c84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	e013      	b.n	8008cb4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008c8c:	693b      	ldr	r3, [r7, #16]
 8008c8e:	015a      	lsls	r2, r3, #5
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	4413      	add	r3, r2
 8008c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c98:	461a      	mov	r2, r3
 8008c9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008c9e:	6013      	str	r3, [r2, #0]
 8008ca0:	e008      	b.n	8008cb4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cae:	461a      	mov	r2, r3
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	015a      	lsls	r2, r3, #5
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	4413      	add	r3, r2
 8008cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008cd8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	3301      	adds	r3, #1
 8008cde:	613b      	str	r3, [r7, #16]
 8008ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d3b5      	bcc.n	8008c58 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cec:	2300      	movs	r3, #0
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	e043      	b.n	8008d7a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d08:	d118      	bne.n	8008d3c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10a      	bne.n	8008d26 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008d22:	6013      	str	r3, [r2, #0]
 8008d24:	e013      	b.n	8008d4e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	015a      	lsls	r2, r3, #5
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d32:	461a      	mov	r2, r3
 8008d34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008d38:	6013      	str	r3, [r2, #0]
 8008d3a:	e008      	b.n	8008d4e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	015a      	lsls	r2, r3, #5
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	4413      	add	r3, r2
 8008d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d48:	461a      	mov	r2, r3
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	015a      	lsls	r2, r3, #5
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	4413      	add	r3, r2
 8008d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008d72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	3301      	adds	r3, #1
 8008d78:	613b      	str	r3, [r7, #16]
 8008d7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008d7e:	461a      	mov	r2, r3
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d3b5      	bcc.n	8008cf2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d98:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008da6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008da8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d105      	bne.n	8008dbc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	f043 0210 	orr.w	r2, r3, #16
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	699a      	ldr	r2, [r3, #24]
 8008dc0:	4b10      	ldr	r3, [pc, #64]	@ (8008e04 <USB_DevInit+0x2c4>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008dc8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d005      	beq.n	8008ddc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	699b      	ldr	r3, [r3, #24]
 8008dd4:	f043 0208 	orr.w	r2, r3, #8
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008ddc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d107      	bne.n	8008df4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dec:	f043 0304 	orr.w	r3, r3, #4
 8008df0:	687a      	ldr	r2, [r7, #4]
 8008df2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3718      	adds	r7, #24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e00:	b004      	add	sp, #16
 8008e02:	4770      	bx	lr
 8008e04:	803c3800 	.word	0x803c3800

08008e08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e22:	d901      	bls.n	8008e28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e01b      	b.n	8008e60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	daf2      	bge.n	8008e16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008e30:	2300      	movs	r3, #0
 8008e32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	019b      	lsls	r3, r3, #6
 8008e38:	f043 0220 	orr.w	r2, r3, #32
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	3301      	adds	r3, #1
 8008e44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e4c:	d901      	bls.n	8008e52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008e4e:	2303      	movs	r3, #3
 8008e50:	e006      	b.n	8008e60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	f003 0320 	and.w	r3, r3, #32
 8008e5a:	2b20      	cmp	r3, #32
 8008e5c:	d0f0      	beq.n	8008e40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e84:	d901      	bls.n	8008e8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008e86:	2303      	movs	r3, #3
 8008e88:	e018      	b.n	8008ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	daf2      	bge.n	8008e78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2210      	movs	r2, #16
 8008e9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ea8:	d901      	bls.n	8008eae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008eaa:	2303      	movs	r3, #3
 8008eac:	e006      	b.n	8008ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	f003 0310 	and.w	r3, r3, #16
 8008eb6:	2b10      	cmp	r3, #16
 8008eb8:	d0f0      	beq.n	8008e9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3714      	adds	r7, #20
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	78fb      	ldrb	r3, [r7, #3]
 8008ee2:	68f9      	ldr	r1, [r7, #12]
 8008ee4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008efa:	b480      	push	{r7}
 8008efc:	b087      	sub	sp, #28
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 0306 	and.w	r3, r3, #6
 8008f12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d102      	bne.n	8008f20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	75fb      	strb	r3, [r7, #23]
 8008f1e:	e00a      	b.n	8008f36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d002      	beq.n	8008f2c <USB_GetDevSpeed+0x32>
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2b06      	cmp	r3, #6
 8008f2a:	d102      	bne.n	8008f32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008f2c:	2302      	movs	r3, #2
 8008f2e:	75fb      	strb	r3, [r7, #23]
 8008f30:	e001      	b.n	8008f36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008f32:	230f      	movs	r3, #15
 8008f34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	371c      	adds	r7, #28
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	785b      	ldrb	r3, [r3, #1]
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d13a      	bne.n	8008fd6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f66:	69da      	ldr	r2, [r3, #28]
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	f003 030f 	and.w	r3, r3, #15
 8008f70:	2101      	movs	r1, #1
 8008f72:	fa01 f303 	lsl.w	r3, r1, r3
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	68f9      	ldr	r1, [r7, #12]
 8008f7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	015a      	lsls	r2, r3, #5
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	4413      	add	r3, r2
 8008f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d155      	bne.n	8009044 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	791b      	ldrb	r3, [r3, #4]
 8008fb2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008fb4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	059b      	lsls	r3, r3, #22
 8008fba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	0151      	lsls	r1, r2, #5
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	440a      	add	r2, r1
 8008fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fd2:	6013      	str	r3, [r2, #0]
 8008fd4:	e036      	b.n	8009044 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fdc:	69da      	ldr	r2, [r3, #28]
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	f003 030f 	and.w	r3, r3, #15
 8008fe6:	2101      	movs	r1, #1
 8008fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8008fec:	041b      	lsls	r3, r3, #16
 8008fee:	68f9      	ldr	r1, [r7, #12]
 8008ff0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800900a:	2b00      	cmp	r3, #0
 800900c:	d11a      	bne.n	8009044 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	015a      	lsls	r2, r3, #5
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	4413      	add	r3, r2
 8009016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	791b      	ldrb	r3, [r3, #4]
 8009028:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800902a:	430b      	orrs	r3, r1
 800902c:	4313      	orrs	r3, r2
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	0151      	lsls	r1, r2, #5
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	440a      	add	r2, r1
 8009036:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800903a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800903e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009042:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3714      	adds	r7, #20
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr
	...

08009054 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	785b      	ldrb	r3, [r3, #1]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d161      	bne.n	8009134 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	015a      	lsls	r2, r3, #5
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009082:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009086:	d11f      	bne.n	80090c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	015a      	lsls	r2, r3, #5
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	4413      	add	r3, r2
 8009090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	0151      	lsls	r1, r2, #5
 800909a:	68fa      	ldr	r2, [r7, #12]
 800909c:	440a      	add	r2, r1
 800909e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	015a      	lsls	r2, r3, #5
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	4413      	add	r3, r2
 80090b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68ba      	ldr	r2, [r7, #8]
 80090b8:	0151      	lsls	r1, r2, #5
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	440a      	add	r2, r1
 80090be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	f003 030f 	and.w	r3, r3, #15
 80090d8:	2101      	movs	r1, #1
 80090da:	fa01 f303 	lsl.w	r3, r1, r3
 80090de:	b29b      	uxth	r3, r3
 80090e0:	43db      	mvns	r3, r3
 80090e2:	68f9      	ldr	r1, [r7, #12]
 80090e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090e8:	4013      	ands	r3, r2
 80090ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090f2:	69da      	ldr	r2, [r3, #28]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	f003 030f 	and.w	r3, r3, #15
 80090fc:	2101      	movs	r1, #1
 80090fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009102:	b29b      	uxth	r3, r3
 8009104:	43db      	mvns	r3, r3
 8009106:	68f9      	ldr	r1, [r7, #12]
 8009108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800910c:	4013      	ands	r3, r2
 800910e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	015a      	lsls	r2, r3, #5
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	4413      	add	r3, r2
 8009118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800911c:	681a      	ldr	r2, [r3, #0]
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	0159      	lsls	r1, r3, #5
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	440b      	add	r3, r1
 8009126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800912a:	4619      	mov	r1, r3
 800912c:	4b35      	ldr	r3, [pc, #212]	@ (8009204 <USB_DeactivateEndpoint+0x1b0>)
 800912e:	4013      	ands	r3, r2
 8009130:	600b      	str	r3, [r1, #0]
 8009132:	e060      	b.n	80091f6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800914a:	d11f      	bne.n	800918c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	015a      	lsls	r2, r3, #5
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	4413      	add	r3, r2
 8009154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	0151      	lsls	r1, r2, #5
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	440a      	add	r2, r1
 8009162:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009166:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800916a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	4413      	add	r3, r2
 8009174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	0151      	lsls	r1, r2, #5
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	440a      	add	r2, r1
 8009182:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009186:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800918a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	781b      	ldrb	r3, [r3, #0]
 8009198:	f003 030f 	and.w	r3, r3, #15
 800919c:	2101      	movs	r1, #1
 800919e:	fa01 f303 	lsl.w	r3, r1, r3
 80091a2:	041b      	lsls	r3, r3, #16
 80091a4:	43db      	mvns	r3, r3
 80091a6:	68f9      	ldr	r1, [r7, #12]
 80091a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091ac:	4013      	ands	r3, r2
 80091ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091b6:	69da      	ldr	r2, [r3, #28]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	f003 030f 	and.w	r3, r3, #15
 80091c0:	2101      	movs	r1, #1
 80091c2:	fa01 f303 	lsl.w	r3, r1, r3
 80091c6:	041b      	lsls	r3, r3, #16
 80091c8:	43db      	mvns	r3, r3
 80091ca:	68f9      	ldr	r1, [r7, #12]
 80091cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091d0:	4013      	ands	r3, r2
 80091d2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	0159      	lsls	r1, r3, #5
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	440b      	add	r3, r1
 80091ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ee:	4619      	mov	r1, r3
 80091f0:	4b05      	ldr	r3, [pc, #20]	@ (8009208 <USB_DeactivateEndpoint+0x1b4>)
 80091f2:	4013      	ands	r3, r2
 80091f4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3714      	adds	r7, #20
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr
 8009204:	ec337800 	.word	0xec337800
 8009208:	eff37800 	.word	0xeff37800

0800920c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b08a      	sub	sp, #40	@ 0x28
 8009210:	af02      	add	r7, sp, #8
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	4613      	mov	r3, r2
 8009218:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	785b      	ldrb	r3, [r3, #1]
 8009228:	2b01      	cmp	r3, #1
 800922a:	f040 817f 	bne.w	800952c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d132      	bne.n	800929c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	015a      	lsls	r2, r3, #5
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	4413      	add	r3, r2
 800923e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009242:	691b      	ldr	r3, [r3, #16]
 8009244:	69ba      	ldr	r2, [r7, #24]
 8009246:	0151      	lsls	r1, r2, #5
 8009248:	69fa      	ldr	r2, [r7, #28]
 800924a:	440a      	add	r2, r1
 800924c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009250:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009254:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009258:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009266:	691b      	ldr	r3, [r3, #16]
 8009268:	69ba      	ldr	r2, [r7, #24]
 800926a:	0151      	lsls	r1, r2, #5
 800926c:	69fa      	ldr	r2, [r7, #28]
 800926e:	440a      	add	r2, r1
 8009270:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009274:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009278:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	015a      	lsls	r2, r3, #5
 800927e:	69fb      	ldr	r3, [r7, #28]
 8009280:	4413      	add	r3, r2
 8009282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009286:	691b      	ldr	r3, [r3, #16]
 8009288:	69ba      	ldr	r2, [r7, #24]
 800928a:	0151      	lsls	r1, r2, #5
 800928c:	69fa      	ldr	r2, [r7, #28]
 800928e:	440a      	add	r2, r1
 8009290:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009294:	0cdb      	lsrs	r3, r3, #19
 8009296:	04db      	lsls	r3, r3, #19
 8009298:	6113      	str	r3, [r2, #16]
 800929a:	e097      	b.n	80093cc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	015a      	lsls	r2, r3, #5
 80092a0:	69fb      	ldr	r3, [r7, #28]
 80092a2:	4413      	add	r3, r2
 80092a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	69ba      	ldr	r2, [r7, #24]
 80092ac:	0151      	lsls	r1, r2, #5
 80092ae:	69fa      	ldr	r2, [r7, #28]
 80092b0:	440a      	add	r2, r1
 80092b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092b6:	0cdb      	lsrs	r3, r3, #19
 80092b8:	04db      	lsls	r3, r3, #19
 80092ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	015a      	lsls	r2, r3, #5
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	4413      	add	r3, r2
 80092c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	69ba      	ldr	r2, [r7, #24]
 80092cc:	0151      	lsls	r1, r2, #5
 80092ce:	69fa      	ldr	r2, [r7, #28]
 80092d0:	440a      	add	r2, r1
 80092d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80092da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80092de:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d11a      	bne.n	800931c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	691a      	ldr	r2, [r3, #16]
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d903      	bls.n	80092fa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	689a      	ldr	r2, [r3, #8]
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	0151      	lsls	r1, r2, #5
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	440a      	add	r2, r1
 8009310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009314:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009318:	6113      	str	r3, [r2, #16]
 800931a:	e044      	b.n	80093a6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	691a      	ldr	r2, [r3, #16]
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	4413      	add	r3, r2
 8009326:	1e5a      	subs	r2, r3, #1
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009330:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	015a      	lsls	r2, r3, #5
 8009336:	69fb      	ldr	r3, [r7, #28]
 8009338:	4413      	add	r3, r2
 800933a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800933e:	691a      	ldr	r2, [r3, #16]
 8009340:	8afb      	ldrh	r3, [r7, #22]
 8009342:	04d9      	lsls	r1, r3, #19
 8009344:	4ba4      	ldr	r3, [pc, #656]	@ (80095d8 <USB_EPStartXfer+0x3cc>)
 8009346:	400b      	ands	r3, r1
 8009348:	69b9      	ldr	r1, [r7, #24]
 800934a:	0148      	lsls	r0, r1, #5
 800934c:	69f9      	ldr	r1, [r7, #28]
 800934e:	4401      	add	r1, r0
 8009350:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009354:	4313      	orrs	r3, r2
 8009356:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	791b      	ldrb	r3, [r3, #4]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d122      	bne.n	80093a6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	015a      	lsls	r2, r3, #5
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	4413      	add	r3, r2
 8009368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	69ba      	ldr	r2, [r7, #24]
 8009370:	0151      	lsls	r1, r2, #5
 8009372:	69fa      	ldr	r2, [r7, #28]
 8009374:	440a      	add	r2, r1
 8009376:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800937a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800937e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009380:	69bb      	ldr	r3, [r7, #24]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	69fb      	ldr	r3, [r7, #28]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800938c:	691a      	ldr	r2, [r3, #16]
 800938e:	8afb      	ldrh	r3, [r7, #22]
 8009390:	075b      	lsls	r3, r3, #29
 8009392:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009396:	69b9      	ldr	r1, [r7, #24]
 8009398:	0148      	lsls	r0, r1, #5
 800939a:	69f9      	ldr	r1, [r7, #28]
 800939c:	4401      	add	r1, r0
 800939e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80093a2:	4313      	orrs	r3, r2
 80093a4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	015a      	lsls	r2, r3, #5
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	4413      	add	r3, r2
 80093ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b2:	691a      	ldr	r2, [r3, #16]
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093bc:	69b9      	ldr	r1, [r7, #24]
 80093be:	0148      	lsls	r0, r1, #5
 80093c0:	69f9      	ldr	r1, [r7, #28]
 80093c2:	4401      	add	r1, r0
 80093c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80093c8:	4313      	orrs	r3, r2
 80093ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80093cc:	79fb      	ldrb	r3, [r7, #7]
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d14b      	bne.n	800946a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	69db      	ldr	r3, [r3, #28]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d009      	beq.n	80093ee <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	015a      	lsls	r2, r3, #5
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	4413      	add	r3, r2
 80093e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093e6:	461a      	mov	r2, r3
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	69db      	ldr	r3, [r3, #28]
 80093ec:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	791b      	ldrb	r3, [r3, #4]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d128      	bne.n	8009448 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80093f6:	69fb      	ldr	r3, [r7, #28]
 80093f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009402:	2b00      	cmp	r3, #0
 8009404:	d110      	bne.n	8009428 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	4413      	add	r3, r2
 800940e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	69ba      	ldr	r2, [r7, #24]
 8009416:	0151      	lsls	r1, r2, #5
 8009418:	69fa      	ldr	r2, [r7, #28]
 800941a:	440a      	add	r2, r1
 800941c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009420:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009424:	6013      	str	r3, [r2, #0]
 8009426:	e00f      	b.n	8009448 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	015a      	lsls	r2, r3, #5
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	4413      	add	r3, r2
 8009430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	69ba      	ldr	r2, [r7, #24]
 8009438:	0151      	lsls	r1, r2, #5
 800943a:	69fa      	ldr	r2, [r7, #28]
 800943c:	440a      	add	r2, r1
 800943e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009446:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	015a      	lsls	r2, r3, #5
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	4413      	add	r3, r2
 8009450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	69ba      	ldr	r2, [r7, #24]
 8009458:	0151      	lsls	r1, r2, #5
 800945a:	69fa      	ldr	r2, [r7, #28]
 800945c:	440a      	add	r2, r1
 800945e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009462:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009466:	6013      	str	r3, [r2, #0]
 8009468:	e166      	b.n	8009738 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	015a      	lsls	r2, r3, #5
 800946e:	69fb      	ldr	r3, [r7, #28]
 8009470:	4413      	add	r3, r2
 8009472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	69ba      	ldr	r2, [r7, #24]
 800947a:	0151      	lsls	r1, r2, #5
 800947c:	69fa      	ldr	r2, [r7, #28]
 800947e:	440a      	add	r2, r1
 8009480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009484:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009488:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	791b      	ldrb	r3, [r3, #4]
 800948e:	2b01      	cmp	r3, #1
 8009490:	d015      	beq.n	80094be <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	2b00      	cmp	r3, #0
 8009498:	f000 814e 	beq.w	8009738 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	f003 030f 	and.w	r3, r3, #15
 80094ac:	2101      	movs	r1, #1
 80094ae:	fa01 f303 	lsl.w	r3, r1, r3
 80094b2:	69f9      	ldr	r1, [r7, #28]
 80094b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094b8:	4313      	orrs	r3, r2
 80094ba:	634b      	str	r3, [r1, #52]	@ 0x34
 80094bc:	e13c      	b.n	8009738 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d110      	bne.n	80094f0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	015a      	lsls	r2, r3, #5
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	4413      	add	r3, r2
 80094d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	69ba      	ldr	r2, [r7, #24]
 80094de:	0151      	lsls	r1, r2, #5
 80094e0:	69fa      	ldr	r2, [r7, #28]
 80094e2:	440a      	add	r2, r1
 80094e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	e00f      	b.n	8009510 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80094f0:	69bb      	ldr	r3, [r7, #24]
 80094f2:	015a      	lsls	r2, r3, #5
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	4413      	add	r3, r2
 80094f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	69ba      	ldr	r2, [r7, #24]
 8009500:	0151      	lsls	r1, r2, #5
 8009502:	69fa      	ldr	r2, [r7, #28]
 8009504:	440a      	add	r2, r1
 8009506:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800950a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800950e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	68d9      	ldr	r1, [r3, #12]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	781a      	ldrb	r2, [r3, #0]
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	b298      	uxth	r0, r3
 800951e:	79fb      	ldrb	r3, [r7, #7]
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	4603      	mov	r3, r0
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f000 f9b9 	bl	800989c <USB_WritePacket>
 800952a:	e105      	b.n	8009738 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	015a      	lsls	r2, r3, #5
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	4413      	add	r3, r2
 8009534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009538:	691b      	ldr	r3, [r3, #16]
 800953a:	69ba      	ldr	r2, [r7, #24]
 800953c:	0151      	lsls	r1, r2, #5
 800953e:	69fa      	ldr	r2, [r7, #28]
 8009540:	440a      	add	r2, r1
 8009542:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009546:	0cdb      	lsrs	r3, r3, #19
 8009548:	04db      	lsls	r3, r3, #19
 800954a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	69ba      	ldr	r2, [r7, #24]
 800955c:	0151      	lsls	r1, r2, #5
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	440a      	add	r2, r1
 8009562:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009566:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800956a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800956e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d132      	bne.n	80095dc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	691b      	ldr	r3, [r3, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	689a      	ldr	r2, [r3, #8]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	689a      	ldr	r2, [r3, #8]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800959a:	691a      	ldr	r2, [r3, #16]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	6a1b      	ldr	r3, [r3, #32]
 80095a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095a4:	69b9      	ldr	r1, [r7, #24]
 80095a6:	0148      	lsls	r0, r1, #5
 80095a8:	69f9      	ldr	r1, [r7, #28]
 80095aa:	4401      	add	r1, r0
 80095ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80095b0:	4313      	orrs	r3, r2
 80095b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	015a      	lsls	r2, r3, #5
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	4413      	add	r3, r2
 80095bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	69ba      	ldr	r2, [r7, #24]
 80095c4:	0151      	lsls	r1, r2, #5
 80095c6:	69fa      	ldr	r2, [r7, #28]
 80095c8:	440a      	add	r2, r1
 80095ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80095d2:	6113      	str	r3, [r2, #16]
 80095d4:	e062      	b.n	800969c <USB_EPStartXfer+0x490>
 80095d6:	bf00      	nop
 80095d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d123      	bne.n	800962c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80095e4:	69bb      	ldr	r3, [r7, #24]
 80095e6:	015a      	lsls	r2, r3, #5
 80095e8:	69fb      	ldr	r3, [r7, #28]
 80095ea:	4413      	add	r3, r2
 80095ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095f0:	691a      	ldr	r2, [r3, #16]
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095fa:	69b9      	ldr	r1, [r7, #24]
 80095fc:	0148      	lsls	r0, r1, #5
 80095fe:	69f9      	ldr	r1, [r7, #28]
 8009600:	4401      	add	r1, r0
 8009602:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009606:	4313      	orrs	r3, r2
 8009608:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	015a      	lsls	r2, r3, #5
 800960e:	69fb      	ldr	r3, [r7, #28]
 8009610:	4413      	add	r3, r2
 8009612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	69ba      	ldr	r2, [r7, #24]
 800961a:	0151      	lsls	r1, r2, #5
 800961c:	69fa      	ldr	r2, [r7, #28]
 800961e:	440a      	add	r2, r1
 8009620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009624:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009628:	6113      	str	r3, [r2, #16]
 800962a:	e037      	b.n	800969c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	691a      	ldr	r2, [r3, #16]
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	4413      	add	r3, r2
 8009636:	1e5a      	subs	r2, r3, #1
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009640:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	8afa      	ldrh	r2, [r7, #22]
 8009648:	fb03 f202 	mul.w	r2, r3, r2
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	691a      	ldr	r2, [r3, #16]
 800965e:	8afb      	ldrh	r3, [r7, #22]
 8009660:	04d9      	lsls	r1, r3, #19
 8009662:	4b38      	ldr	r3, [pc, #224]	@ (8009744 <USB_EPStartXfer+0x538>)
 8009664:	400b      	ands	r3, r1
 8009666:	69b9      	ldr	r1, [r7, #24]
 8009668:	0148      	lsls	r0, r1, #5
 800966a:	69f9      	ldr	r1, [r7, #28]
 800966c:	4401      	add	r1, r0
 800966e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009672:	4313      	orrs	r3, r2
 8009674:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	015a      	lsls	r2, r3, #5
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	4413      	add	r3, r2
 800967e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009682:	691a      	ldr	r2, [r3, #16]
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800968c:	69b9      	ldr	r1, [r7, #24]
 800968e:	0148      	lsls	r0, r1, #5
 8009690:	69f9      	ldr	r1, [r7, #28]
 8009692:	4401      	add	r1, r0
 8009694:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009698:	4313      	orrs	r3, r2
 800969a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800969c:	79fb      	ldrb	r3, [r7, #7]
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d10d      	bne.n	80096be <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d009      	beq.n	80096be <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	68d9      	ldr	r1, [r3, #12]
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	015a      	lsls	r2, r3, #5
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	4413      	add	r3, r2
 80096b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ba:	460a      	mov	r2, r1
 80096bc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	791b      	ldrb	r3, [r3, #4]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d128      	bne.n	8009718 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d110      	bne.n	80096f8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	015a      	lsls	r2, r3, #5
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	4413      	add	r3, r2
 80096de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	0151      	lsls	r1, r2, #5
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	440a      	add	r2, r1
 80096ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80096f4:	6013      	str	r3, [r2, #0]
 80096f6:	e00f      	b.n	8009718 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	015a      	lsls	r2, r3, #5
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	4413      	add	r3, r2
 8009700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	69ba      	ldr	r2, [r7, #24]
 8009708:	0151      	lsls	r1, r2, #5
 800970a:	69fa      	ldr	r2, [r7, #28]
 800970c:	440a      	add	r2, r1
 800970e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009716:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	015a      	lsls	r2, r3, #5
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	4413      	add	r3, r2
 8009720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69ba      	ldr	r2, [r7, #24]
 8009728:	0151      	lsls	r1, r2, #5
 800972a:	69fa      	ldr	r2, [r7, #28]
 800972c:	440a      	add	r2, r1
 800972e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009732:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009736:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3720      	adds	r7, #32
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	1ff80000 	.word	0x1ff80000

08009748 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009748:	b480      	push	{r7}
 800974a:	b087      	sub	sp, #28
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009752:	2300      	movs	r3, #0
 8009754:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009756:	2300      	movs	r3, #0
 8009758:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	785b      	ldrb	r3, [r3, #1]
 8009762:	2b01      	cmp	r3, #1
 8009764:	d14a      	bne.n	80097fc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	015a      	lsls	r2, r3, #5
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	4413      	add	r3, r2
 8009770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800977a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800977e:	f040 8086 	bne.w	800988e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	781b      	ldrb	r3, [r3, #0]
 8009786:	015a      	lsls	r2, r3, #5
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	4413      	add	r3, r2
 800978c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	683a      	ldr	r2, [r7, #0]
 8009794:	7812      	ldrb	r2, [r2, #0]
 8009796:	0151      	lsls	r1, r2, #5
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	440a      	add	r2, r1
 800979c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80097a4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	7812      	ldrb	r2, [r2, #0]
 80097ba:	0151      	lsls	r1, r2, #5
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	440a      	add	r2, r1
 80097c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80097c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	3301      	adds	r3, #1
 80097ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d902      	bls.n	80097e0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	75fb      	strb	r3, [r7, #23]
          break;
 80097de:	e056      	b.n	800988e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	015a      	lsls	r2, r3, #5
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	4413      	add	r3, r2
 80097ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097f8:	d0e7      	beq.n	80097ca <USB_EPStopXfer+0x82>
 80097fa:	e048      	b.n	800988e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	4413      	add	r3, r2
 8009806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009814:	d13b      	bne.n	800988e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	4413      	add	r3, r2
 8009820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	7812      	ldrb	r2, [r2, #0]
 800982a:	0151      	lsls	r1, r2, #5
 800982c:	693a      	ldr	r2, [r7, #16]
 800982e:	440a      	add	r2, r1
 8009830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009834:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009838:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	015a      	lsls	r2, r3, #5
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	4413      	add	r3, r2
 8009844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	7812      	ldrb	r2, [r2, #0]
 800984e:	0151      	lsls	r1, r2, #5
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	440a      	add	r2, r1
 8009854:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009858:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800985c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	3301      	adds	r3, #1
 8009862:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f242 7210 	movw	r2, #10000	@ 0x2710
 800986a:	4293      	cmp	r3, r2
 800986c:	d902      	bls.n	8009874 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	75fb      	strb	r3, [r7, #23]
          break;
 8009872:	e00c      	b.n	800988e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	015a      	lsls	r2, r3, #5
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	4413      	add	r3, r2
 800987e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009888:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800988c:	d0e7      	beq.n	800985e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800988e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009890:	4618      	mov	r0, r3
 8009892:	371c      	adds	r7, #28
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr

0800989c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800989c:	b480      	push	{r7}
 800989e:	b089      	sub	sp, #36	@ 0x24
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	60b9      	str	r1, [r7, #8]
 80098a6:	4611      	mov	r1, r2
 80098a8:	461a      	mov	r2, r3
 80098aa:	460b      	mov	r3, r1
 80098ac:	71fb      	strb	r3, [r7, #7]
 80098ae:	4613      	mov	r3, r2
 80098b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80098ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d123      	bne.n	800990a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80098c2:	88bb      	ldrh	r3, [r7, #4]
 80098c4:	3303      	adds	r3, #3
 80098c6:	089b      	lsrs	r3, r3, #2
 80098c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80098ca:	2300      	movs	r3, #0
 80098cc:	61bb      	str	r3, [r7, #24]
 80098ce:	e018      	b.n	8009902 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098d0:	79fb      	ldrb	r3, [r7, #7]
 80098d2:	031a      	lsls	r2, r3, #12
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	4413      	add	r3, r2
 80098d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098dc:	461a      	mov	r2, r3
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80098e4:	69fb      	ldr	r3, [r7, #28]
 80098e6:	3301      	adds	r3, #1
 80098e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	3301      	adds	r3, #1
 80098ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098f0:	69fb      	ldr	r3, [r7, #28]
 80098f2:	3301      	adds	r3, #1
 80098f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	3301      	adds	r3, #1
 80098fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80098fc:	69bb      	ldr	r3, [r7, #24]
 80098fe:	3301      	adds	r3, #1
 8009900:	61bb      	str	r3, [r7, #24]
 8009902:	69ba      	ldr	r2, [r7, #24]
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	429a      	cmp	r2, r3
 8009908:	d3e2      	bcc.n	80098d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800990a:	2300      	movs	r3, #0
}
 800990c:	4618      	mov	r0, r3
 800990e:	3724      	adds	r7, #36	@ 0x24
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009918:	b480      	push	{r7}
 800991a:	b08b      	sub	sp, #44	@ 0x2c
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	4613      	mov	r3, r2
 8009924:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800992e:	88fb      	ldrh	r3, [r7, #6]
 8009930:	089b      	lsrs	r3, r3, #2
 8009932:	b29b      	uxth	r3, r3
 8009934:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009936:	88fb      	ldrh	r3, [r7, #6]
 8009938:	f003 0303 	and.w	r3, r3, #3
 800993c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800993e:	2300      	movs	r3, #0
 8009940:	623b      	str	r3, [r7, #32]
 8009942:	e014      	b.n	800996e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009944:	69bb      	ldr	r3, [r7, #24]
 8009946:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800994e:	601a      	str	r2, [r3, #0]
    pDest++;
 8009950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009952:	3301      	adds	r3, #1
 8009954:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009958:	3301      	adds	r3, #1
 800995a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800995c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995e:	3301      	adds	r3, #1
 8009960:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009964:	3301      	adds	r3, #1
 8009966:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009968:	6a3b      	ldr	r3, [r7, #32]
 800996a:	3301      	adds	r3, #1
 800996c:	623b      	str	r3, [r7, #32]
 800996e:	6a3a      	ldr	r2, [r7, #32]
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	429a      	cmp	r2, r3
 8009974:	d3e6      	bcc.n	8009944 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009976:	8bfb      	ldrh	r3, [r7, #30]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d01e      	beq.n	80099ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800997c:	2300      	movs	r3, #0
 800997e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009980:	69bb      	ldr	r3, [r7, #24]
 8009982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009986:	461a      	mov	r2, r3
 8009988:	f107 0310 	add.w	r3, r7, #16
 800998c:	6812      	ldr	r2, [r2, #0]
 800998e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009990:	693a      	ldr	r2, [r7, #16]
 8009992:	6a3b      	ldr	r3, [r7, #32]
 8009994:	b2db      	uxtb	r3, r3
 8009996:	00db      	lsls	r3, r3, #3
 8009998:	fa22 f303 	lsr.w	r3, r2, r3
 800999c:	b2da      	uxtb	r2, r3
 800999e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a0:	701a      	strb	r2, [r3, #0]
      i++;
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	3301      	adds	r3, #1
 80099a6:	623b      	str	r3, [r7, #32]
      pDest++;
 80099a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099aa:	3301      	adds	r3, #1
 80099ac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80099ae:	8bfb      	ldrh	r3, [r7, #30]
 80099b0:	3b01      	subs	r3, #1
 80099b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80099b4:	8bfb      	ldrh	r3, [r7, #30]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1ea      	bne.n	8009990 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80099ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80099bc:	4618      	mov	r0, r3
 80099be:	372c      	adds	r7, #44	@ 0x2c
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b085      	sub	sp, #20
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	785b      	ldrb	r3, [r3, #1]
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d12c      	bne.n	8009a3e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	015a      	lsls	r2, r3, #5
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	db12      	blt.n	8009a1c <USB_EPSetStall+0x54>
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d00f      	beq.n	8009a1c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	015a      	lsls	r2, r3, #5
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	68ba      	ldr	r2, [r7, #8]
 8009a0c:	0151      	lsls	r1, r2, #5
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	440a      	add	r2, r1
 8009a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009a1a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	015a      	lsls	r2, r3, #5
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	4413      	add	r3, r2
 8009a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	0151      	lsls	r1, r2, #5
 8009a2e:	68fa      	ldr	r2, [r7, #12]
 8009a30:	440a      	add	r2, r1
 8009a32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009a3a:	6013      	str	r3, [r2, #0]
 8009a3c:	e02b      	b.n	8009a96 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	015a      	lsls	r2, r3, #5
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	4413      	add	r3, r2
 8009a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	db12      	blt.n	8009a76 <USB_EPSetStall+0xae>
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00f      	beq.n	8009a76 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	015a      	lsls	r2, r3, #5
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68ba      	ldr	r2, [r7, #8]
 8009a66:	0151      	lsls	r1, r2, #5
 8009a68:	68fa      	ldr	r2, [r7, #12]
 8009a6a:	440a      	add	r2, r1
 8009a6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009a74:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	015a      	lsls	r2, r3, #5
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	0151      	lsls	r1, r2, #5
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	440a      	add	r2, r1
 8009a8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009a94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a96:	2300      	movs	r3, #0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3714      	adds	r7, #20
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	785b      	ldrb	r3, [r3, #1]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d128      	bne.n	8009b12 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	68ba      	ldr	r2, [r7, #8]
 8009ad0:	0151      	lsls	r1, r2, #5
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	440a      	add	r2, r1
 8009ad6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ada:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009ade:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	791b      	ldrb	r3, [r3, #4]
 8009ae4:	2b03      	cmp	r3, #3
 8009ae6:	d003      	beq.n	8009af0 <USB_EPClearStall+0x4c>
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	791b      	ldrb	r3, [r3, #4]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d138      	bne.n	8009b62 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	015a      	lsls	r2, r3, #5
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	4413      	add	r3, r2
 8009af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	0151      	lsls	r1, r2, #5
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	440a      	add	r2, r1
 8009b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	e027      	b.n	8009b62 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	015a      	lsls	r2, r3, #5
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	4413      	add	r3, r2
 8009b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	0151      	lsls	r1, r2, #5
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	440a      	add	r2, r1
 8009b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b2c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	791b      	ldrb	r3, [r3, #4]
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d003      	beq.n	8009b42 <USB_EPClearStall+0x9e>
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	791b      	ldrb	r3, [r3, #4]
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d10f      	bne.n	8009b62 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	015a      	lsls	r2, r3, #5
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	4413      	add	r3, r2
 8009b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68ba      	ldr	r2, [r7, #8]
 8009b52:	0151      	lsls	r1, r2, #5
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	440a      	add	r2, r1
 8009b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b60:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009b62:	2300      	movs	r3, #0
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3714      	adds	r7, #20
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	460b      	mov	r3, r1
 8009b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b8e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009b92:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	78fb      	ldrb	r3, [r7, #3]
 8009b9e:	011b      	lsls	r3, r3, #4
 8009ba0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009ba4:	68f9      	ldr	r1, [r7, #12]
 8009ba6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009baa:	4313      	orrs	r3, r2
 8009bac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009bae:	2300      	movs	r3, #0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3714      	adds	r7, #20
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b085      	sub	sp, #20
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009bd6:	f023 0303 	bic.w	r3, r3, #3
 8009bda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009be2:	685b      	ldr	r3, [r3, #4]
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009bea:	f023 0302 	bic.w	r3, r3, #2
 8009bee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3714      	adds	r7, #20
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr

08009bfe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b085      	sub	sp, #20
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68fa      	ldr	r2, [r7, #12]
 8009c14:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009c18:	f023 0303 	bic.w	r3, r3, #3
 8009c1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c2c:	f043 0302 	orr.w	r3, r3, #2
 8009c30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3714      	adds	r7, #20
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b085      	sub	sp, #20
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	695b      	ldr	r3, [r3, #20]
 8009c4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	699b      	ldr	r3, [r3, #24]
 8009c52:	68fa      	ldr	r2, [r7, #12]
 8009c54:	4013      	ands	r3, r2
 8009c56:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009c58:	68fb      	ldr	r3, [r7, #12]
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3714      	adds	r7, #20
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr

08009c66 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c66:	b480      	push	{r7}
 8009c68:	b085      	sub	sp, #20
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	68ba      	ldr	r2, [r7, #8]
 8009c86:	4013      	ands	r3, r2
 8009c88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	0c1b      	lsrs	r3, r3, #16
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3714      	adds	r7, #20
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b085      	sub	sp, #20
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cac:	699b      	ldr	r3, [r3, #24]
 8009cae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	4013      	ands	r3, r2
 8009cbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	b29b      	uxth	r3, r3
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3714      	adds	r7, #20
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr

08009cce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009cce:	b480      	push	{r7}
 8009cd0:	b085      	sub	sp, #20
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009cde:	78fb      	ldrb	r3, [r7, #3]
 8009ce0:	015a      	lsls	r2, r3, #5
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cf4:	695b      	ldr	r3, [r3, #20]
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	4013      	ands	r3, r2
 8009cfa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009cfc:	68bb      	ldr	r3, [r7, #8]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3714      	adds	r7, #20
 8009d02:	46bd      	mov	sp, r7
 8009d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d08:	4770      	bx	lr

08009d0a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d0a:	b480      	push	{r7}
 8009d0c:	b087      	sub	sp, #28
 8009d0e:	af00      	add	r7, sp, #0
 8009d10:	6078      	str	r0, [r7, #4]
 8009d12:	460b      	mov	r3, r1
 8009d14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009d2e:	78fb      	ldrb	r3, [r7, #3]
 8009d30:	f003 030f 	and.w	r3, r3, #15
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	fa22 f303 	lsr.w	r3, r2, r3
 8009d3a:	01db      	lsls	r3, r3, #7
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	693a      	ldr	r2, [r7, #16]
 8009d40:	4313      	orrs	r3, r2
 8009d42:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009d44:	78fb      	ldrb	r3, [r7, #3]
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4013      	ands	r3, r2
 8009d56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009d58:	68bb      	ldr	r3, [r7, #8]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	371c      	adds	r7, #28
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	695b      	ldr	r3, [r3, #20]
 8009d72:	f003 0301 	and.w	r3, r3, #1
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	370c      	adds	r7, #12
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b085      	sub	sp, #20
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d9c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009da0:	f023 0307 	bic.w	r3, r3, #7
 8009da4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009db8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3714      	adds	r7, #20
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr

08009dc8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b087      	sub	sp, #28
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	607a      	str	r2, [r7, #4]
 8009dd4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	333c      	adds	r3, #60	@ 0x3c
 8009dde:	3304      	adds	r3, #4
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	4a26      	ldr	r2, [pc, #152]	@ (8009e80 <USB_EP0_OutStart+0xb8>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d90a      	bls.n	8009e02 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009df8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009dfc:	d101      	bne.n	8009e02 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	e037      	b.n	8009e72 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e08:	461a      	mov	r2, r3
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e14:	691b      	ldr	r3, [r3, #16]
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e28:	691b      	ldr	r3, [r3, #16]
 8009e2a:	697a      	ldr	r2, [r7, #20]
 8009e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e30:	f043 0318 	orr.w	r3, r3, #24
 8009e34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	697a      	ldr	r2, [r7, #20]
 8009e40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e44:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009e48:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009e4a:	7afb      	ldrb	r3, [r7, #11]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d10f      	bne.n	8009e70 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e56:	461a      	mov	r2, r3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	697a      	ldr	r2, [r7, #20]
 8009e66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e6a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009e6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e70:	2300      	movs	r3, #0
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	371c      	adds	r7, #28
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	4f54300a 	.word	0x4f54300a

08009e84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	3301      	adds	r3, #1
 8009e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e9c:	d901      	bls.n	8009ea2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e022      	b.n	8009ee8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	691b      	ldr	r3, [r3, #16]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	daf2      	bge.n	8009e90 <USB_CoreReset+0xc>

  count = 10U;
 8009eaa:	230a      	movs	r3, #10
 8009eac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009eae:	e002      	b.n	8009eb6 <USB_CoreReset+0x32>
  {
    count--;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3b01      	subs	r3, #1
 8009eb4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1f9      	bne.n	8009eb0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	691b      	ldr	r3, [r3, #16]
 8009ec0:	f043 0201 	orr.w	r2, r3, #1
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ed4:	d901      	bls.n	8009eda <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e006      	b.n	8009ee8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	f003 0301 	and.w	r3, r3, #1
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d0f0      	beq.n	8009ec8 <USB_CoreReset+0x44>

  return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3714      	adds	r7, #20
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr

08009ef4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	460b      	mov	r3, r1
 8009efe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009f00:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009f04:	f002 fc54 	bl	800c7b0 <USBD_static_malloc>
 8009f08:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d109      	bne.n	8009f24 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	32b0      	adds	r2, #176	@ 0xb0
 8009f1a:	2100      	movs	r1, #0
 8009f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009f20:	2302      	movs	r3, #2
 8009f22:	e0d4      	b.n	800a0ce <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009f24:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009f28:	2100      	movs	r1, #0
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f003 fa68 	bl	800d400 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	32b0      	adds	r2, #176	@ 0xb0
 8009f3a:	68f9      	ldr	r1, [r7, #12]
 8009f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	32b0      	adds	r2, #176	@ 0xb0
 8009f4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	7c1b      	ldrb	r3, [r3, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d138      	bne.n	8009fce <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009f5c:	4b5e      	ldr	r3, [pc, #376]	@ (800a0d8 <USBD_CDC_Init+0x1e4>)
 8009f5e:	7819      	ldrb	r1, [r3, #0]
 8009f60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f64:	2202      	movs	r2, #2
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f002 faff 	bl	800c56a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009f6c:	4b5a      	ldr	r3, [pc, #360]	@ (800a0d8 <USBD_CDC_Init+0x1e4>)
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	f003 020f 	and.w	r2, r3, #15
 8009f74:	6879      	ldr	r1, [r7, #4]
 8009f76:	4613      	mov	r3, r2
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	4413      	add	r3, r2
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	440b      	add	r3, r1
 8009f80:	3323      	adds	r3, #35	@ 0x23
 8009f82:	2201      	movs	r2, #1
 8009f84:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009f86:	4b55      	ldr	r3, [pc, #340]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 8009f88:	7819      	ldrb	r1, [r3, #0]
 8009f8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f8e:	2202      	movs	r2, #2
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f002 faea 	bl	800c56a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009f96:	4b51      	ldr	r3, [pc, #324]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	f003 020f 	and.w	r2, r3, #15
 8009f9e:	6879      	ldr	r1, [r7, #4]
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	4413      	add	r3, r2
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	440b      	add	r3, r1
 8009faa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009fae:	2201      	movs	r2, #1
 8009fb0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009fb2:	4b4b      	ldr	r3, [pc, #300]	@ (800a0e0 <USBD_CDC_Init+0x1ec>)
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	f003 020f 	and.w	r2, r3, #15
 8009fba:	6879      	ldr	r1, [r7, #4]
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	440b      	add	r3, r1
 8009fc6:	331c      	adds	r3, #28
 8009fc8:	2210      	movs	r2, #16
 8009fca:	601a      	str	r2, [r3, #0]
 8009fcc:	e035      	b.n	800a03a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009fce:	4b42      	ldr	r3, [pc, #264]	@ (800a0d8 <USBD_CDC_Init+0x1e4>)
 8009fd0:	7819      	ldrb	r1, [r3, #0]
 8009fd2:	2340      	movs	r3, #64	@ 0x40
 8009fd4:	2202      	movs	r2, #2
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f002 fac7 	bl	800c56a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009fdc:	4b3e      	ldr	r3, [pc, #248]	@ (800a0d8 <USBD_CDC_Init+0x1e4>)
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	f003 020f 	and.w	r2, r3, #15
 8009fe4:	6879      	ldr	r1, [r7, #4]
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4413      	add	r3, r2
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	440b      	add	r3, r1
 8009ff0:	3323      	adds	r3, #35	@ 0x23
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009ff6:	4b39      	ldr	r3, [pc, #228]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 8009ff8:	7819      	ldrb	r1, [r3, #0]
 8009ffa:	2340      	movs	r3, #64	@ 0x40
 8009ffc:	2202      	movs	r2, #2
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f002 fab3 	bl	800c56a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a004:	4b35      	ldr	r3, [pc, #212]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	f003 020f 	and.w	r2, r3, #15
 800a00c:	6879      	ldr	r1, [r7, #4]
 800a00e:	4613      	mov	r3, r2
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	4413      	add	r3, r2
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	440b      	add	r3, r1
 800a018:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a01c:	2201      	movs	r2, #1
 800a01e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a020:	4b2f      	ldr	r3, [pc, #188]	@ (800a0e0 <USBD_CDC_Init+0x1ec>)
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	f003 020f 	and.w	r2, r3, #15
 800a028:	6879      	ldr	r1, [r7, #4]
 800a02a:	4613      	mov	r3, r2
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	4413      	add	r3, r2
 800a030:	009b      	lsls	r3, r3, #2
 800a032:	440b      	add	r3, r1
 800a034:	331c      	adds	r3, #28
 800a036:	2210      	movs	r2, #16
 800a038:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a03a:	4b29      	ldr	r3, [pc, #164]	@ (800a0e0 <USBD_CDC_Init+0x1ec>)
 800a03c:	7819      	ldrb	r1, [r3, #0]
 800a03e:	2308      	movs	r3, #8
 800a040:	2203      	movs	r2, #3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f002 fa91 	bl	800c56a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a048:	4b25      	ldr	r3, [pc, #148]	@ (800a0e0 <USBD_CDC_Init+0x1ec>)
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	f003 020f 	and.w	r2, r3, #15
 800a050:	6879      	ldr	r1, [r7, #4]
 800a052:	4613      	mov	r3, r2
 800a054:	009b      	lsls	r3, r3, #2
 800a056:	4413      	add	r3, r2
 800a058:	009b      	lsls	r3, r3, #2
 800a05a:	440b      	add	r3, r1
 800a05c:	3323      	adds	r3, #35	@ 0x23
 800a05e:	2201      	movs	r2, #1
 800a060:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2200      	movs	r2, #0
 800a066:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	33b0      	adds	r3, #176	@ 0xb0
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	4413      	add	r3, r2
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2200      	movs	r2, #0
 800a082:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a098:	2302      	movs	r3, #2
 800a09a:	e018      	b.n	800a0ce <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	7c1b      	ldrb	r3, [r3, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d10a      	bne.n	800a0ba <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0a4:	4b0d      	ldr	r3, [pc, #52]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 800a0a6:	7819      	ldrb	r1, [r3, #0]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f002 fb48 	bl	800c748 <USBD_LL_PrepareReceive>
 800a0b8:	e008      	b.n	800a0cc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0ba:	4b08      	ldr	r3, [pc, #32]	@ (800a0dc <USBD_CDC_Init+0x1e8>)
 800a0bc:	7819      	ldrb	r1, [r3, #0]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0c4:	2340      	movs	r3, #64	@ 0x40
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f002 fb3e 	bl	800c748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0cc:	2300      	movs	r3, #0
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	20000107 	.word	0x20000107
 800a0dc:	20000108 	.word	0x20000108
 800a0e0:	20000109 	.word	0x20000109

0800a0e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a0f0:	4b3a      	ldr	r3, [pc, #232]	@ (800a1dc <USBD_CDC_DeInit+0xf8>)
 800a0f2:	781b      	ldrb	r3, [r3, #0]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f002 fa5d 	bl	800c5b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a0fc:	4b37      	ldr	r3, [pc, #220]	@ (800a1dc <USBD_CDC_DeInit+0xf8>)
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	f003 020f 	and.w	r2, r3, #15
 800a104:	6879      	ldr	r1, [r7, #4]
 800a106:	4613      	mov	r3, r2
 800a108:	009b      	lsls	r3, r3, #2
 800a10a:	4413      	add	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	440b      	add	r3, r1
 800a110:	3323      	adds	r3, #35	@ 0x23
 800a112:	2200      	movs	r2, #0
 800a114:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a116:	4b32      	ldr	r3, [pc, #200]	@ (800a1e0 <USBD_CDC_DeInit+0xfc>)
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	4619      	mov	r1, r3
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f002 fa4a 	bl	800c5b6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a122:	4b2f      	ldr	r3, [pc, #188]	@ (800a1e0 <USBD_CDC_DeInit+0xfc>)
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	f003 020f 	and.w	r2, r3, #15
 800a12a:	6879      	ldr	r1, [r7, #4]
 800a12c:	4613      	mov	r3, r2
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	4413      	add	r3, r2
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	440b      	add	r3, r1
 800a136:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a13a:	2200      	movs	r2, #0
 800a13c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a13e:	4b29      	ldr	r3, [pc, #164]	@ (800a1e4 <USBD_CDC_DeInit+0x100>)
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	4619      	mov	r1, r3
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f002 fa36 	bl	800c5b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a14a:	4b26      	ldr	r3, [pc, #152]	@ (800a1e4 <USBD_CDC_DeInit+0x100>)
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	f003 020f 	and.w	r2, r3, #15
 800a152:	6879      	ldr	r1, [r7, #4]
 800a154:	4613      	mov	r3, r2
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	4413      	add	r3, r2
 800a15a:	009b      	lsls	r3, r3, #2
 800a15c:	440b      	add	r3, r1
 800a15e:	3323      	adds	r3, #35	@ 0x23
 800a160:	2200      	movs	r2, #0
 800a162:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a164:	4b1f      	ldr	r3, [pc, #124]	@ (800a1e4 <USBD_CDC_DeInit+0x100>)
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	f003 020f 	and.w	r2, r3, #15
 800a16c:	6879      	ldr	r1, [r7, #4]
 800a16e:	4613      	mov	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	4413      	add	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	440b      	add	r3, r1
 800a178:	331c      	adds	r3, #28
 800a17a:	2200      	movs	r2, #0
 800a17c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	32b0      	adds	r2, #176	@ 0xb0
 800a188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d01f      	beq.n	800a1d0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	33b0      	adds	r3, #176	@ 0xb0
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	4413      	add	r3, r2
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	32b0      	adds	r2, #176	@ 0xb0
 800a1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f002 fb0a 	bl	800c7cc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	32b0      	adds	r2, #176	@ 0xb0
 800a1c2:	2100      	movs	r1, #0
 800a1c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a1d0:	2300      	movs	r3, #0
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3708      	adds	r7, #8
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	20000107 	.word	0x20000107
 800a1e0:	20000108 	.word	0x20000108
 800a1e4:	20000109 	.word	0x20000109

0800a1e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b086      	sub	sp, #24
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	32b0      	adds	r2, #176	@ 0xb0
 800a1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a200:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a202:	2300      	movs	r3, #0
 800a204:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a206:	2300      	movs	r3, #0
 800a208:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a20a:	2300      	movs	r3, #0
 800a20c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d101      	bne.n	800a218 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a214:	2303      	movs	r3, #3
 800a216:	e0bf      	b.n	800a398 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a220:	2b00      	cmp	r3, #0
 800a222:	d050      	beq.n	800a2c6 <USBD_CDC_Setup+0xde>
 800a224:	2b20      	cmp	r3, #32
 800a226:	f040 80af 	bne.w	800a388 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	88db      	ldrh	r3, [r3, #6]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d03a      	beq.n	800a2a8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	b25b      	sxtb	r3, r3
 800a238:	2b00      	cmp	r3, #0
 800a23a:	da1b      	bge.n	800a274 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	33b0      	adds	r3, #176	@ 0xb0
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	4413      	add	r3, r2
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	683a      	ldr	r2, [r7, #0]
 800a250:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a252:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a254:	683a      	ldr	r2, [r7, #0]
 800a256:	88d2      	ldrh	r2, [r2, #6]
 800a258:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	88db      	ldrh	r3, [r3, #6]
 800a25e:	2b07      	cmp	r3, #7
 800a260:	bf28      	it	cs
 800a262:	2307      	movcs	r3, #7
 800a264:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	89fa      	ldrh	r2, [r7, #14]
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f001 fd67 	bl	800bd40 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a272:	e090      	b.n	800a396 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	785a      	ldrb	r2, [r3, #1]
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	88db      	ldrh	r3, [r3, #6]
 800a282:	2b3f      	cmp	r3, #63	@ 0x3f
 800a284:	d803      	bhi.n	800a28e <USBD_CDC_Setup+0xa6>
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	88db      	ldrh	r3, [r3, #6]
 800a28a:	b2da      	uxtb	r2, r3
 800a28c:	e000      	b.n	800a290 <USBD_CDC_Setup+0xa8>
 800a28e:	2240      	movs	r2, #64	@ 0x40
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a296:	6939      	ldr	r1, [r7, #16]
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a29e:	461a      	mov	r2, r3
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f001 fd7c 	bl	800bd9e <USBD_CtlPrepareRx>
      break;
 800a2a6:	e076      	b.n	800a396 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	33b0      	adds	r3, #176	@ 0xb0
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	4413      	add	r3, r2
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	7850      	ldrb	r0, [r2, #1]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	4798      	blx	r3
      break;
 800a2c4:	e067      	b.n	800a396 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	785b      	ldrb	r3, [r3, #1]
 800a2ca:	2b0b      	cmp	r3, #11
 800a2cc:	d851      	bhi.n	800a372 <USBD_CDC_Setup+0x18a>
 800a2ce:	a201      	add	r2, pc, #4	@ (adr r2, 800a2d4 <USBD_CDC_Setup+0xec>)
 800a2d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2d4:	0800a305 	.word	0x0800a305
 800a2d8:	0800a381 	.word	0x0800a381
 800a2dc:	0800a373 	.word	0x0800a373
 800a2e0:	0800a373 	.word	0x0800a373
 800a2e4:	0800a373 	.word	0x0800a373
 800a2e8:	0800a373 	.word	0x0800a373
 800a2ec:	0800a373 	.word	0x0800a373
 800a2f0:	0800a373 	.word	0x0800a373
 800a2f4:	0800a373 	.word	0x0800a373
 800a2f8:	0800a373 	.word	0x0800a373
 800a2fc:	0800a32f 	.word	0x0800a32f
 800a300:	0800a359 	.word	0x0800a359
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	d107      	bne.n	800a320 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a310:	f107 030a 	add.w	r3, r7, #10
 800a314:	2202      	movs	r2, #2
 800a316:	4619      	mov	r1, r3
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f001 fd11 	bl	800bd40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a31e:	e032      	b.n	800a386 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a320:	6839      	ldr	r1, [r7, #0]
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f001 fc8f 	bl	800bc46 <USBD_CtlError>
            ret = USBD_FAIL;
 800a328:	2303      	movs	r3, #3
 800a32a:	75fb      	strb	r3, [r7, #23]
          break;
 800a32c:	e02b      	b.n	800a386 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b03      	cmp	r3, #3
 800a338:	d107      	bne.n	800a34a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a33a:	f107 030d 	add.w	r3, r7, #13
 800a33e:	2201      	movs	r2, #1
 800a340:	4619      	mov	r1, r3
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f001 fcfc 	bl	800bd40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a348:	e01d      	b.n	800a386 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a34a:	6839      	ldr	r1, [r7, #0]
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f001 fc7a 	bl	800bc46 <USBD_CtlError>
            ret = USBD_FAIL;
 800a352:	2303      	movs	r3, #3
 800a354:	75fb      	strb	r3, [r7, #23]
          break;
 800a356:	e016      	b.n	800a386 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	2b03      	cmp	r3, #3
 800a362:	d00f      	beq.n	800a384 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f001 fc6d 	bl	800bc46 <USBD_CtlError>
            ret = USBD_FAIL;
 800a36c:	2303      	movs	r3, #3
 800a36e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a370:	e008      	b.n	800a384 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a372:	6839      	ldr	r1, [r7, #0]
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f001 fc66 	bl	800bc46 <USBD_CtlError>
          ret = USBD_FAIL;
 800a37a:	2303      	movs	r3, #3
 800a37c:	75fb      	strb	r3, [r7, #23]
          break;
 800a37e:	e002      	b.n	800a386 <USBD_CDC_Setup+0x19e>
          break;
 800a380:	bf00      	nop
 800a382:	e008      	b.n	800a396 <USBD_CDC_Setup+0x1ae>
          break;
 800a384:	bf00      	nop
      }
      break;
 800a386:	e006      	b.n	800a396 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a388:	6839      	ldr	r1, [r7, #0]
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f001 fc5b 	bl	800bc46 <USBD_CtlError>
      ret = USBD_FAIL;
 800a390:	2303      	movs	r3, #3
 800a392:	75fb      	strb	r3, [r7, #23]
      break;
 800a394:	bf00      	nop
  }

  return (uint8_t)ret;
 800a396:	7dfb      	ldrb	r3, [r7, #23]
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3718      	adds	r7, #24
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	32b0      	adds	r2, #176	@ 0xb0
 800a3be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d101      	bne.n	800a3ca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e065      	b.n	800a496 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	32b0      	adds	r2, #176	@ 0xb0
 800a3d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3d8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a3da:	78fb      	ldrb	r3, [r7, #3]
 800a3dc:	f003 020f 	and.w	r2, r3, #15
 800a3e0:	6879      	ldr	r1, [r7, #4]
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4413      	add	r3, r2
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	440b      	add	r3, r1
 800a3ec:	3314      	adds	r3, #20
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d02f      	beq.n	800a454 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a3f4:	78fb      	ldrb	r3, [r7, #3]
 800a3f6:	f003 020f 	and.w	r2, r3, #15
 800a3fa:	6879      	ldr	r1, [r7, #4]
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	009b      	lsls	r3, r3, #2
 800a404:	440b      	add	r3, r1
 800a406:	3314      	adds	r3, #20
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	78fb      	ldrb	r3, [r7, #3]
 800a40c:	f003 010f 	and.w	r1, r3, #15
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	460b      	mov	r3, r1
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	440b      	add	r3, r1
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4403      	add	r3, r0
 800a41c:	331c      	adds	r3, #28
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	fbb2 f1f3 	udiv	r1, r2, r3
 800a424:	fb01 f303 	mul.w	r3, r1, r3
 800a428:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d112      	bne.n	800a454 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	f003 020f 	and.w	r2, r3, #15
 800a434:	6879      	ldr	r1, [r7, #4]
 800a436:	4613      	mov	r3, r2
 800a438:	009b      	lsls	r3, r3, #2
 800a43a:	4413      	add	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	440b      	add	r3, r1
 800a440:	3314      	adds	r3, #20
 800a442:	2200      	movs	r2, #0
 800a444:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a446:	78f9      	ldrb	r1, [r7, #3]
 800a448:	2300      	movs	r3, #0
 800a44a:	2200      	movs	r2, #0
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f002 f95a 	bl	800c706 <USBD_LL_Transmit>
 800a452:	e01f      	b.n	800a494 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	2200      	movs	r2, #0
 800a458:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	33b0      	adds	r3, #176	@ 0xb0
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	4413      	add	r3, r2
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d010      	beq.n	800a494 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	33b0      	adds	r3, #176	@ 0xb0
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	691b      	ldr	r3, [r3, #16]
 800a484:	68ba      	ldr	r2, [r7, #8]
 800a486:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a48a:	68ba      	ldr	r2, [r7, #8]
 800a48c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a490:	78fa      	ldrb	r2, [r7, #3]
 800a492:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	3710      	adds	r7, #16
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}

0800a49e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a49e:	b580      	push	{r7, lr}
 800a4a0:	b084      	sub	sp, #16
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	32b0      	adds	r2, #176	@ 0xb0
 800a4b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	32b0      	adds	r2, #176	@ 0xb0
 800a4c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d101      	bne.n	800a4d0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	e01a      	b.n	800a506 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a4d0:	78fb      	ldrb	r3, [r7, #3]
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f002 f958 	bl	800c78a <USBD_LL_GetRxDataSize>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	33b0      	adds	r3, #176	@ 0xb0
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	4413      	add	r3, r2
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	68db      	ldr	r3, [r3, #12]
 800a4f4:	68fa      	ldr	r2, [r7, #12]
 800a4f6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a4fa:	68fa      	ldr	r2, [r7, #12]
 800a4fc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a500:	4611      	mov	r1, r2
 800a502:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a504:	2300      	movs	r3, #0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3710      	adds	r7, #16
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b084      	sub	sp, #16
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	32b0      	adds	r2, #176	@ 0xb0
 800a520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a524:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d101      	bne.n	800a530 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a52c:	2303      	movs	r3, #3
 800a52e:	e024      	b.n	800a57a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	33b0      	adds	r3, #176	@ 0xb0
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	4413      	add	r3, r2
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d019      	beq.n	800a578 <USBD_CDC_EP0_RxReady+0x6a>
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a54a:	2bff      	cmp	r3, #255	@ 0xff
 800a54c:	d014      	beq.n	800a578 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a554:	687a      	ldr	r2, [r7, #4]
 800a556:	33b0      	adds	r3, #176	@ 0xb0
 800a558:	009b      	lsls	r3, r3, #2
 800a55a:	4413      	add	r3, r2
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	68fa      	ldr	r2, [r7, #12]
 800a562:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a566:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a56e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	22ff      	movs	r2, #255	@ 0xff
 800a574:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
	...

0800a584 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a58c:	2182      	movs	r1, #130	@ 0x82
 800a58e:	4818      	ldr	r0, [pc, #96]	@ (800a5f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a590:	f000 fd22 	bl	800afd8 <USBD_GetEpDesc>
 800a594:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a596:	2101      	movs	r1, #1
 800a598:	4815      	ldr	r0, [pc, #84]	@ (800a5f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a59a:	f000 fd1d 	bl	800afd8 <USBD_GetEpDesc>
 800a59e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a5a0:	2181      	movs	r1, #129	@ 0x81
 800a5a2:	4813      	ldr	r0, [pc, #76]	@ (800a5f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a5a4:	f000 fd18 	bl	800afd8 <USBD_GetEpDesc>
 800a5a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d002      	beq.n	800a5b6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	2210      	movs	r2, #16
 800a5b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d006      	beq.n	800a5ca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5c4:	711a      	strb	r2, [r3, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d006      	beq.n	800a5de <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5d8:	711a      	strb	r2, [r3, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2243      	movs	r2, #67	@ 0x43
 800a5e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a5e4:	4b02      	ldr	r3, [pc, #8]	@ (800a5f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3718      	adds	r7, #24
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	200000c4 	.word	0x200000c4

0800a5f4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a5fc:	2182      	movs	r1, #130	@ 0x82
 800a5fe:	4818      	ldr	r0, [pc, #96]	@ (800a660 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a600:	f000 fcea 	bl	800afd8 <USBD_GetEpDesc>
 800a604:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a606:	2101      	movs	r1, #1
 800a608:	4815      	ldr	r0, [pc, #84]	@ (800a660 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a60a:	f000 fce5 	bl	800afd8 <USBD_GetEpDesc>
 800a60e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a610:	2181      	movs	r1, #129	@ 0x81
 800a612:	4813      	ldr	r0, [pc, #76]	@ (800a660 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a614:	f000 fce0 	bl	800afd8 <USBD_GetEpDesc>
 800a618:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d002      	beq.n	800a626 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	2210      	movs	r2, #16
 800a624:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d006      	beq.n	800a63a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	2200      	movs	r2, #0
 800a630:	711a      	strb	r2, [r3, #4]
 800a632:	2200      	movs	r2, #0
 800a634:	f042 0202 	orr.w	r2, r2, #2
 800a638:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d006      	beq.n	800a64e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2200      	movs	r2, #0
 800a644:	711a      	strb	r2, [r3, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f042 0202 	orr.w	r2, r2, #2
 800a64c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2243      	movs	r2, #67	@ 0x43
 800a652:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a654:	4b02      	ldr	r3, [pc, #8]	@ (800a660 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop
 800a660:	200000c4 	.word	0x200000c4

0800a664 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b086      	sub	sp, #24
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a66c:	2182      	movs	r1, #130	@ 0x82
 800a66e:	4818      	ldr	r0, [pc, #96]	@ (800a6d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a670:	f000 fcb2 	bl	800afd8 <USBD_GetEpDesc>
 800a674:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a676:	2101      	movs	r1, #1
 800a678:	4815      	ldr	r0, [pc, #84]	@ (800a6d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a67a:	f000 fcad 	bl	800afd8 <USBD_GetEpDesc>
 800a67e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a680:	2181      	movs	r1, #129	@ 0x81
 800a682:	4813      	ldr	r0, [pc, #76]	@ (800a6d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a684:	f000 fca8 	bl	800afd8 <USBD_GetEpDesc>
 800a688:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	2210      	movs	r2, #16
 800a694:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d006      	beq.n	800a6aa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6a4:	711a      	strb	r2, [r3, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d006      	beq.n	800a6be <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6b8:	711a      	strb	r2, [r3, #4]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2243      	movs	r2, #67	@ 0x43
 800a6c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a6c4:	4b02      	ldr	r3, [pc, #8]	@ (800a6d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3718      	adds	r7, #24
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
 800a6ce:	bf00      	nop
 800a6d0:	200000c4 	.word	0x200000c4

0800a6d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b083      	sub	sp, #12
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	220a      	movs	r2, #10
 800a6e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a6e2:	4b03      	ldr	r3, [pc, #12]	@ (800a6f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	20000080 	.word	0x20000080

0800a6f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d101      	bne.n	800a708 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a704:	2303      	movs	r3, #3
 800a706:	e009      	b.n	800a71c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	33b0      	adds	r3, #176	@ 0xb0
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a728:	b480      	push	{r7}
 800a72a:	b087      	sub	sp, #28
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	32b0      	adds	r2, #176	@ 0xb0
 800a73e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a742:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d101      	bne.n	800a74e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a74a:	2303      	movs	r3, #3
 800a74c:	e008      	b.n	800a760 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	68ba      	ldr	r2, [r7, #8]
 800a752:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	371c      	adds	r7, #28
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	32b0      	adds	r2, #176	@ 0xb0
 800a780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a784:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d101      	bne.n	800a790 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a78c:	2303      	movs	r3, #3
 800a78e:	e004      	b.n	800a79a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	683a      	ldr	r2, [r7, #0]
 800a794:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3714      	adds	r7, #20
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr
	...

0800a7a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	32b0      	adds	r2, #176	@ 0xb0
 800a7ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7be:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	32b0      	adds	r2, #176	@ 0xb0
 800a7ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d101      	bne.n	800a7d6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a7d2:	2303      	movs	r3, #3
 800a7d4:	e018      	b.n	800a808 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	7c1b      	ldrb	r3, [r3, #16]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d10a      	bne.n	800a7f4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a7de:	4b0c      	ldr	r3, [pc, #48]	@ (800a810 <USBD_CDC_ReceivePacket+0x68>)
 800a7e0:	7819      	ldrb	r1, [r3, #0]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a7e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f001 ffab 	bl	800c748 <USBD_LL_PrepareReceive>
 800a7f2:	e008      	b.n	800a806 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a7f4:	4b06      	ldr	r3, [pc, #24]	@ (800a810 <USBD_CDC_ReceivePacket+0x68>)
 800a7f6:	7819      	ldrb	r1, [r3, #0]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a7fe:	2340      	movs	r3, #64	@ 0x40
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f001 ffa1 	bl	800c748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a806:	2300      	movs	r3, #0
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3710      	adds	r7, #16
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	20000108 	.word	0x20000108

0800a814 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	4613      	mov	r3, r2
 800a820:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d101      	bne.n	800a82c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a828:	2303      	movs	r3, #3
 800a82a:	e01f      	b.n	800a86c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2200      	movs	r2, #0
 800a830:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2200      	movs	r2, #0
 800a838:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2200      	movs	r2, #0
 800a840:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d003      	beq.n	800a852 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	68ba      	ldr	r2, [r7, #8]
 800a84e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	79fa      	ldrb	r2, [r7, #7]
 800a85e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a860:	68f8      	ldr	r0, [r7, #12]
 800a862:	f001 fe1b 	bl	800c49c <USBD_LL_Init>
 800a866:	4603      	mov	r3, r0
 800a868:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a86a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3718      	adds	r7, #24
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a87e:	2300      	movs	r3, #0
 800a880:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d101      	bne.n	800a88c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a888:	2303      	movs	r3, #3
 800a88a:	e025      	b.n	800a8d8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	683a      	ldr	r2, [r7, #0]
 800a890:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	32ae      	adds	r2, #174	@ 0xae
 800a89e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d00f      	beq.n	800a8c8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	32ae      	adds	r2, #174	@ 0xae
 800a8b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b8:	f107 020e 	add.w	r2, r7, #14
 800a8bc:	4610      	mov	r0, r2
 800a8be:	4798      	blx	r3
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a8ce:	1c5a      	adds	r2, r3, #1
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a8d6:	2300      	movs	r3, #0
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f001 fe23 	bl	800c534 <USBD_LL_Start>
 800a8ee:	4603      	mov	r3, r0
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3708      	adds	r7, #8
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a900:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a902:	4618      	mov	r0, r3
 800a904:	370c      	adds	r7, #12
 800a906:	46bd      	mov	sp, r7
 800a908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90c:	4770      	bx	lr

0800a90e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a90e:	b580      	push	{r7, lr}
 800a910:	b084      	sub	sp, #16
 800a912:	af00      	add	r7, sp, #0
 800a914:	6078      	str	r0, [r7, #4]
 800a916:	460b      	mov	r3, r1
 800a918:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a91a:	2300      	movs	r3, #0
 800a91c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a924:	2b00      	cmp	r3, #0
 800a926:	d009      	beq.n	800a93c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	78fa      	ldrb	r2, [r7, #3]
 800a932:	4611      	mov	r1, r2
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	4798      	blx	r3
 800a938:	4603      	mov	r3, r0
 800a93a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	460b      	mov	r3, r1
 800a950:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a952:	2300      	movs	r3, #0
 800a954:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	78fa      	ldrb	r2, [r7, #3]
 800a960:	4611      	mov	r1, r2
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	4798      	blx	r3
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a96c:	2303      	movs	r3, #3
 800a96e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a970:	7bfb      	ldrb	r3, [r7, #15]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}

0800a97a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a97a:	b580      	push	{r7, lr}
 800a97c:	b084      	sub	sp, #16
 800a97e:	af00      	add	r7, sp, #0
 800a980:	6078      	str	r0, [r7, #4]
 800a982:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	4618      	mov	r0, r3
 800a98e:	f001 f920 	bl	800bbd2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a9ae:	f003 031f 	and.w	r3, r3, #31
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d01a      	beq.n	800a9ec <USBD_LL_SetupStage+0x72>
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d822      	bhi.n	800aa00 <USBD_LL_SetupStage+0x86>
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d002      	beq.n	800a9c4 <USBD_LL_SetupStage+0x4a>
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d00a      	beq.n	800a9d8 <USBD_LL_SetupStage+0x5e>
 800a9c2:	e01d      	b.n	800aa00 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9ca:	4619      	mov	r1, r3
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f000 fb75 	bl	800b0bc <USBD_StdDevReq>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	73fb      	strb	r3, [r7, #15]
      break;
 800a9d6:	e020      	b.n	800aa1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9de:	4619      	mov	r1, r3
 800a9e0:	6878      	ldr	r0, [r7, #4]
 800a9e2:	f000 fbdd 	bl	800b1a0 <USBD_StdItfReq>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a9ea:	e016      	b.n	800aa1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f000 fc3f 	bl	800b278 <USBD_StdEPReq>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a9fe:	e00c      	b.n	800aa1a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa06:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f001 fdf0 	bl	800c5f4 <USBD_LL_StallEP>
 800aa14:	4603      	mov	r3, r0
 800aa16:	73fb      	strb	r3, [r7, #15]
      break;
 800aa18:	bf00      	nop
  }

  return ret;
 800aa1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa32:	2300      	movs	r3, #0
 800aa34:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800aa36:	7afb      	ldrb	r3, [r7, #11]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d177      	bne.n	800ab2c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800aa42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	f040 80a1 	bne.w	800ab92 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	693a      	ldr	r2, [r7, #16]
 800aa56:	8992      	ldrh	r2, [r2, #12]
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d91c      	bls.n	800aa96 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	693a      	ldr	r2, [r7, #16]
 800aa62:	8992      	ldrh	r2, [r2, #12]
 800aa64:	1a9a      	subs	r2, r3, r2
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	693a      	ldr	r2, [r7, #16]
 800aa70:	8992      	ldrh	r2, [r2, #12]
 800aa72:	441a      	add	r2, r3
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	6919      	ldr	r1, [r3, #16]
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	899b      	ldrh	r3, [r3, #12]
 800aa80:	461a      	mov	r2, r3
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	4293      	cmp	r3, r2
 800aa88:	bf38      	it	cc
 800aa8a:	4613      	movcc	r3, r2
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f001 f9a6 	bl	800bde0 <USBD_CtlContinueRx>
 800aa94:	e07d      	b.n	800ab92 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa9c:	f003 031f 	and.w	r3, r3, #31
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d014      	beq.n	800aace <USBD_LL_DataOutStage+0xaa>
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d81d      	bhi.n	800aae4 <USBD_LL_DataOutStage+0xc0>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d002      	beq.n	800aab2 <USBD_LL_DataOutStage+0x8e>
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d003      	beq.n	800aab8 <USBD_LL_DataOutStage+0x94>
 800aab0:	e018      	b.n	800aae4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aab2:	2300      	movs	r3, #0
 800aab4:	75bb      	strb	r3, [r7, #22]
            break;
 800aab6:	e018      	b.n	800aaea <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aabe:	b2db      	uxtb	r3, r3
 800aac0:	4619      	mov	r1, r3
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f000 fa6e 	bl	800afa4 <USBD_CoreFindIF>
 800aac8:	4603      	mov	r3, r0
 800aaca:	75bb      	strb	r3, [r7, #22]
            break;
 800aacc:	e00d      	b.n	800aaea <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	4619      	mov	r1, r3
 800aad8:	68f8      	ldr	r0, [r7, #12]
 800aada:	f000 fa70 	bl	800afbe <USBD_CoreFindEP>
 800aade:	4603      	mov	r3, r0
 800aae0:	75bb      	strb	r3, [r7, #22]
            break;
 800aae2:	e002      	b.n	800aaea <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800aae4:	2300      	movs	r3, #0
 800aae6:	75bb      	strb	r3, [r7, #22]
            break;
 800aae8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800aaea:	7dbb      	ldrb	r3, [r7, #22]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d119      	bne.n	800ab24 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	2b03      	cmp	r3, #3
 800aafa:	d113      	bne.n	800ab24 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800aafc:	7dba      	ldrb	r2, [r7, #22]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	32ae      	adds	r2, #174	@ 0xae
 800ab02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00b      	beq.n	800ab24 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800ab0c:	7dba      	ldrb	r2, [r7, #22]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ab14:	7dba      	ldrb	r2, [r7, #22]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	32ae      	adds	r2, #174	@ 0xae
 800ab1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab1e:	691b      	ldr	r3, [r3, #16]
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f001 f96c 	bl	800be02 <USBD_CtlSendStatus>
 800ab2a:	e032      	b.n	800ab92 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ab2c:	7afb      	ldrb	r3, [r7, #11]
 800ab2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab32:	b2db      	uxtb	r3, r3
 800ab34:	4619      	mov	r1, r3
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f000 fa41 	bl	800afbe <USBD_CoreFindEP>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab40:	7dbb      	ldrb	r3, [r7, #22]
 800ab42:	2bff      	cmp	r3, #255	@ 0xff
 800ab44:	d025      	beq.n	800ab92 <USBD_LL_DataOutStage+0x16e>
 800ab46:	7dbb      	ldrb	r3, [r7, #22]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d122      	bne.n	800ab92 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab52:	b2db      	uxtb	r3, r3
 800ab54:	2b03      	cmp	r3, #3
 800ab56:	d117      	bne.n	800ab88 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ab58:	7dba      	ldrb	r2, [r7, #22]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	32ae      	adds	r2, #174	@ 0xae
 800ab5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab62:	699b      	ldr	r3, [r3, #24]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d00f      	beq.n	800ab88 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ab68:	7dba      	ldrb	r2, [r7, #22]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ab70:	7dba      	ldrb	r2, [r7, #22]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	32ae      	adds	r2, #174	@ 0xae
 800ab76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab7a:	699b      	ldr	r3, [r3, #24]
 800ab7c:	7afa      	ldrb	r2, [r7, #11]
 800ab7e:	4611      	mov	r1, r2
 800ab80:	68f8      	ldr	r0, [r7, #12]
 800ab82:	4798      	blx	r3
 800ab84:	4603      	mov	r3, r0
 800ab86:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ab88:	7dfb      	ldrb	r3, [r7, #23]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d001      	beq.n	800ab92 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ab8e:	7dfb      	ldrb	r3, [r7, #23]
 800ab90:	e000      	b.n	800ab94 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3718      	adds	r7, #24
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b086      	sub	sp, #24
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	460b      	mov	r3, r1
 800aba6:	607a      	str	r2, [r7, #4]
 800aba8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800abaa:	7afb      	ldrb	r3, [r7, #11]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d178      	bne.n	800aca2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	3314      	adds	r3, #20
 800abb4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	d163      	bne.n	800ac88 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	693a      	ldr	r2, [r7, #16]
 800abc6:	8992      	ldrh	r2, [r2, #12]
 800abc8:	4293      	cmp	r3, r2
 800abca:	d91c      	bls.n	800ac06 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	693a      	ldr	r2, [r7, #16]
 800abd2:	8992      	ldrh	r2, [r2, #12]
 800abd4:	1a9a      	subs	r2, r3, r2
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	691b      	ldr	r3, [r3, #16]
 800abde:	693a      	ldr	r2, [r7, #16]
 800abe0:	8992      	ldrh	r2, [r2, #12]
 800abe2:	441a      	add	r2, r3
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	6919      	ldr	r1, [r3, #16]
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	461a      	mov	r2, r3
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	f001 f8c2 	bl	800bd7c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abf8:	2300      	movs	r3, #0
 800abfa:	2200      	movs	r2, #0
 800abfc:	2100      	movs	r1, #0
 800abfe:	68f8      	ldr	r0, [r7, #12]
 800ac00:	f001 fda2 	bl	800c748 <USBD_LL_PrepareReceive>
 800ac04:	e040      	b.n	800ac88 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	899b      	ldrh	r3, [r3, #12]
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d11c      	bne.n	800ac4e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	693a      	ldr	r2, [r7, #16]
 800ac1a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d316      	bcc.n	800ac4e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d20f      	bcs.n	800ac4e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac2e:	2200      	movs	r2, #0
 800ac30:	2100      	movs	r1, #0
 800ac32:	68f8      	ldr	r0, [r7, #12]
 800ac34:	f001 f8a2 	bl	800bd7c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac40:	2300      	movs	r3, #0
 800ac42:	2200      	movs	r2, #0
 800ac44:	2100      	movs	r1, #0
 800ac46:	68f8      	ldr	r0, [r7, #12]
 800ac48:	f001 fd7e 	bl	800c748 <USBD_LL_PrepareReceive>
 800ac4c:	e01c      	b.n	800ac88 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	2b03      	cmp	r3, #3
 800ac58:	d10f      	bne.n	800ac7a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d009      	beq.n	800ac7a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac7a:	2180      	movs	r1, #128	@ 0x80
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f001 fcb9 	bl	800c5f4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ac82:	68f8      	ldr	r0, [r7, #12]
 800ac84:	f001 f8d0 	bl	800be28 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d03a      	beq.n	800ad08 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800ac92:	68f8      	ldr	r0, [r7, #12]
 800ac94:	f7ff fe30 	bl	800a8f8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800aca0:	e032      	b.n	800ad08 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800aca2:	7afb      	ldrb	r3, [r7, #11]
 800aca4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	4619      	mov	r1, r3
 800acac:	68f8      	ldr	r0, [r7, #12]
 800acae:	f000 f986 	bl	800afbe <USBD_CoreFindEP>
 800acb2:	4603      	mov	r3, r0
 800acb4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acb6:	7dfb      	ldrb	r3, [r7, #23]
 800acb8:	2bff      	cmp	r3, #255	@ 0xff
 800acba:	d025      	beq.n	800ad08 <USBD_LL_DataInStage+0x16c>
 800acbc:	7dfb      	ldrb	r3, [r7, #23]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d122      	bne.n	800ad08 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	2b03      	cmp	r3, #3
 800accc:	d11c      	bne.n	800ad08 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800acce:	7dfa      	ldrb	r2, [r7, #23]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	32ae      	adds	r2, #174	@ 0xae
 800acd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acd8:	695b      	ldr	r3, [r3, #20]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d014      	beq.n	800ad08 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800acde:	7dfa      	ldrb	r2, [r7, #23]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ace6:	7dfa      	ldrb	r2, [r7, #23]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	32ae      	adds	r2, #174	@ 0xae
 800acec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acf0:	695b      	ldr	r3, [r3, #20]
 800acf2:	7afa      	ldrb	r2, [r7, #11]
 800acf4:	4611      	mov	r1, r2
 800acf6:	68f8      	ldr	r0, [r7, #12]
 800acf8:	4798      	blx	r3
 800acfa:	4603      	mov	r3, r0
 800acfc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800acfe:	7dbb      	ldrb	r3, [r7, #22]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d001      	beq.n	800ad08 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ad04:	7dbb      	ldrb	r3, [r7, #22]
 800ad06:	e000      	b.n	800ad0a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ad08:	2300      	movs	r3, #0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b084      	sub	sp, #16
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2201      	movs	r2, #1
 800ad22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2200      	movs	r2, #0
 800ad32:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d014      	beq.n	800ad78 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d00e      	beq.n	800ad78 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	6852      	ldr	r2, [r2, #4]
 800ad66:	b2d2      	uxtb	r2, r2
 800ad68:	4611      	mov	r1, r2
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	4798      	blx	r3
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d001      	beq.n	800ad78 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ad74:	2303      	movs	r3, #3
 800ad76:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad78:	2340      	movs	r3, #64	@ 0x40
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f001 fbf3 	bl	800c56a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2240      	movs	r2, #64	@ 0x40
 800ad90:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad94:	2340      	movs	r3, #64	@ 0x40
 800ad96:	2200      	movs	r2, #0
 800ad98:	2180      	movs	r1, #128	@ 0x80
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f001 fbe5 	bl	800c56a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2201      	movs	r2, #1
 800ada4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2240      	movs	r2, #64	@ 0x40
 800adac:	841a      	strh	r2, [r3, #32]

  return ret;
 800adae:	7bfb      	ldrb	r3, [r7, #15]
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3710      	adds	r7, #16
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800adb8:	b480      	push	{r7}
 800adba:	b083      	sub	sp, #12
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	460b      	mov	r3, r1
 800adc2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	78fa      	ldrb	r2, [r7, #3]
 800adc8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	370c      	adds	r7, #12
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	2b04      	cmp	r3, #4
 800adea:	d006      	beq.n	800adfa <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adf2:	b2da      	uxtb	r2, r3
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2204      	movs	r2, #4
 800adfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ae02:	2300      	movs	r3, #0
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	370c      	adds	r7, #12
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	2b04      	cmp	r3, #4
 800ae22:	d106      	bne.n	800ae32 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ae2a:	b2da      	uxtb	r2, r3
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ae32:	2300      	movs	r3, #0
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	370c      	adds	r7, #12
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b082      	sub	sp, #8
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	2b03      	cmp	r3, #3
 800ae52:	d110      	bne.n	800ae76 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00b      	beq.n	800ae76 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae64:	69db      	ldr	r3, [r3, #28]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d005      	beq.n	800ae76 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae70:	69db      	ldr	r3, [r3, #28]
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3708      	adds	r7, #8
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	460b      	mov	r3, r1
 800ae8a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	32ae      	adds	r2, #174	@ 0xae
 800ae96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d101      	bne.n	800aea2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ae9e:	2303      	movs	r3, #3
 800aea0:	e01c      	b.n	800aedc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	2b03      	cmp	r3, #3
 800aeac:	d115      	bne.n	800aeda <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	32ae      	adds	r2, #174	@ 0xae
 800aeb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aebc:	6a1b      	ldr	r3, [r3, #32]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00b      	beq.n	800aeda <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	32ae      	adds	r2, #174	@ 0xae
 800aecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aed0:	6a1b      	ldr	r3, [r3, #32]
 800aed2:	78fa      	ldrb	r2, [r7, #3]
 800aed4:	4611      	mov	r1, r2
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3708      	adds	r7, #8
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}

0800aee4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b082      	sub	sp, #8
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	460b      	mov	r3, r1
 800aeee:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	32ae      	adds	r2, #174	@ 0xae
 800aefa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800af02:	2303      	movs	r3, #3
 800af04:	e01c      	b.n	800af40 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d115      	bne.n	800af3e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	32ae      	adds	r2, #174	@ 0xae
 800af1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af22:	2b00      	cmp	r3, #0
 800af24:	d00b      	beq.n	800af3e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	32ae      	adds	r2, #174	@ 0xae
 800af30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af36:	78fa      	ldrb	r2, [r7, #3]
 800af38:	4611      	mov	r1, r2
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800af3e:	2300      	movs	r3, #0
}
 800af40:	4618      	mov	r0, r3
 800af42:	3708      	adds	r7, #8
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}

0800af48 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	370c      	adds	r7, #12
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr

0800af5e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	b084      	sub	sp, #16
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800af66:	2300      	movs	r3, #0
 800af68:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	2201      	movs	r2, #1
 800af6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d00e      	beq.n	800af9a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	6852      	ldr	r2, [r2, #4]
 800af88:	b2d2      	uxtb	r2, r2
 800af8a:	4611      	mov	r1, r2
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	4798      	blx	r3
 800af90:	4603      	mov	r3, r0
 800af92:	2b00      	cmp	r3, #0
 800af94:	d001      	beq.n	800af9a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800af96:	2303      	movs	r3, #3
 800af98:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3710      	adds	r7, #16
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	460b      	mov	r3, r1
 800afae:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800afb0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	370c      	adds	r7, #12
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr

0800afbe <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800afbe:	b480      	push	{r7}
 800afc0:	b083      	sub	sp, #12
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
 800afc6:	460b      	mov	r3, r1
 800afc8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800afca:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800afcc:	4618      	mov	r0, r3
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b086      	sub	sp, #24
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	460b      	mov	r3, r1
 800afe2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800afec:	2300      	movs	r3, #0
 800afee:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	885b      	ldrh	r3, [r3, #2]
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	68fa      	ldr	r2, [r7, #12]
 800aff8:	7812      	ldrb	r2, [r2, #0]
 800affa:	4293      	cmp	r3, r2
 800affc:	d91f      	bls.n	800b03e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b004:	e013      	b.n	800b02e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b006:	f107 030a 	add.w	r3, r7, #10
 800b00a:	4619      	mov	r1, r3
 800b00c:	6978      	ldr	r0, [r7, #20]
 800b00e:	f000 f81b 	bl	800b048 <USBD_GetNextDesc>
 800b012:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	785b      	ldrb	r3, [r3, #1]
 800b018:	2b05      	cmp	r3, #5
 800b01a:	d108      	bne.n	800b02e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	789b      	ldrb	r3, [r3, #2]
 800b024:	78fa      	ldrb	r2, [r7, #3]
 800b026:	429a      	cmp	r2, r3
 800b028:	d008      	beq.n	800b03c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b02a:	2300      	movs	r3, #0
 800b02c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	885b      	ldrh	r3, [r3, #2]
 800b032:	b29a      	uxth	r2, r3
 800b034:	897b      	ldrh	r3, [r7, #10]
 800b036:	429a      	cmp	r2, r3
 800b038:	d8e5      	bhi.n	800b006 <USBD_GetEpDesc+0x2e>
 800b03a:	e000      	b.n	800b03e <USBD_GetEpDesc+0x66>
          break;
 800b03c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b03e:	693b      	ldr	r3, [r7, #16]
}
 800b040:	4618      	mov	r0, r3
 800b042:	3718      	adds	r7, #24
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b048:	b480      	push	{r7}
 800b04a:	b085      	sub	sp, #20
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	881b      	ldrh	r3, [r3, #0]
 800b05a:	68fa      	ldr	r2, [r7, #12]
 800b05c:	7812      	ldrb	r2, [r2, #0]
 800b05e:	4413      	add	r3, r2
 800b060:	b29a      	uxth	r2, r3
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	461a      	mov	r2, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4413      	add	r3, r2
 800b070:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b072:	68fb      	ldr	r3, [r7, #12]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3714      	adds	r7, #20
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b080:	b480      	push	{r7}
 800b082:	b087      	sub	sp, #28
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	3301      	adds	r3, #1
 800b096:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b098:	697b      	ldr	r3, [r7, #20]
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b09e:	8a3b      	ldrh	r3, [r7, #16]
 800b0a0:	021b      	lsls	r3, r3, #8
 800b0a2:	b21a      	sxth	r2, r3
 800b0a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	b21b      	sxth	r3, r3
 800b0ac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b0ae:	89fb      	ldrh	r3, [r7, #14]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	371c      	adds	r7, #28
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr

0800b0bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b0d2:	2b40      	cmp	r3, #64	@ 0x40
 800b0d4:	d005      	beq.n	800b0e2 <USBD_StdDevReq+0x26>
 800b0d6:	2b40      	cmp	r3, #64	@ 0x40
 800b0d8:	d857      	bhi.n	800b18a <USBD_StdDevReq+0xce>
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d00f      	beq.n	800b0fe <USBD_StdDevReq+0x42>
 800b0de:	2b20      	cmp	r3, #32
 800b0e0:	d153      	bne.n	800b18a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	32ae      	adds	r2, #174	@ 0xae
 800b0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0f0:	689b      	ldr	r3, [r3, #8]
 800b0f2:	6839      	ldr	r1, [r7, #0]
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	4798      	blx	r3
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	73fb      	strb	r3, [r7, #15]
      break;
 800b0fc:	e04a      	b.n	800b194 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	785b      	ldrb	r3, [r3, #1]
 800b102:	2b09      	cmp	r3, #9
 800b104:	d83b      	bhi.n	800b17e <USBD_StdDevReq+0xc2>
 800b106:	a201      	add	r2, pc, #4	@ (adr r2, 800b10c <USBD_StdDevReq+0x50>)
 800b108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b10c:	0800b161 	.word	0x0800b161
 800b110:	0800b175 	.word	0x0800b175
 800b114:	0800b17f 	.word	0x0800b17f
 800b118:	0800b16b 	.word	0x0800b16b
 800b11c:	0800b17f 	.word	0x0800b17f
 800b120:	0800b13f 	.word	0x0800b13f
 800b124:	0800b135 	.word	0x0800b135
 800b128:	0800b17f 	.word	0x0800b17f
 800b12c:	0800b157 	.word	0x0800b157
 800b130:	0800b149 	.word	0x0800b149
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b134:	6839      	ldr	r1, [r7, #0]
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 fa3e 	bl	800b5b8 <USBD_GetDescriptor>
          break;
 800b13c:	e024      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b13e:	6839      	ldr	r1, [r7, #0]
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fba3 	bl	800b88c <USBD_SetAddress>
          break;
 800b146:	e01f      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b148:	6839      	ldr	r1, [r7, #0]
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 fbe2 	bl	800b914 <USBD_SetConfig>
 800b150:	4603      	mov	r3, r0
 800b152:	73fb      	strb	r3, [r7, #15]
          break;
 800b154:	e018      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b156:	6839      	ldr	r1, [r7, #0]
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 fc85 	bl	800ba68 <USBD_GetConfig>
          break;
 800b15e:	e013      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b160:	6839      	ldr	r1, [r7, #0]
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fcb6 	bl	800bad4 <USBD_GetStatus>
          break;
 800b168:	e00e      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b16a:	6839      	ldr	r1, [r7, #0]
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f000 fce5 	bl	800bb3c <USBD_SetFeature>
          break;
 800b172:	e009      	b.n	800b188 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b174:	6839      	ldr	r1, [r7, #0]
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 fd09 	bl	800bb8e <USBD_ClrFeature>
          break;
 800b17c:	e004      	b.n	800b188 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b17e:	6839      	ldr	r1, [r7, #0]
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f000 fd60 	bl	800bc46 <USBD_CtlError>
          break;
 800b186:	bf00      	nop
      }
      break;
 800b188:	e004      	b.n	800b194 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b18a:	6839      	ldr	r1, [r7, #0]
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 fd5a 	bl	800bc46 <USBD_CtlError>
      break;
 800b192:	bf00      	nop
  }

  return ret;
 800b194:	7bfb      	ldrb	r3, [r7, #15]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3710      	adds	r7, #16
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop

0800b1a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b1b6:	2b40      	cmp	r3, #64	@ 0x40
 800b1b8:	d005      	beq.n	800b1c6 <USBD_StdItfReq+0x26>
 800b1ba:	2b40      	cmp	r3, #64	@ 0x40
 800b1bc:	d852      	bhi.n	800b264 <USBD_StdItfReq+0xc4>
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d001      	beq.n	800b1c6 <USBD_StdItfReq+0x26>
 800b1c2:	2b20      	cmp	r3, #32
 800b1c4:	d14e      	bne.n	800b264 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1cc:	b2db      	uxtb	r3, r3
 800b1ce:	3b01      	subs	r3, #1
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	d840      	bhi.n	800b256 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	889b      	ldrh	r3, [r3, #4]
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d836      	bhi.n	800b24c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	889b      	ldrh	r3, [r3, #4]
 800b1e2:	b2db      	uxtb	r3, r3
 800b1e4:	4619      	mov	r1, r3
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f7ff fedc 	bl	800afa4 <USBD_CoreFindIF>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b1f0:	7bbb      	ldrb	r3, [r7, #14]
 800b1f2:	2bff      	cmp	r3, #255	@ 0xff
 800b1f4:	d01d      	beq.n	800b232 <USBD_StdItfReq+0x92>
 800b1f6:	7bbb      	ldrb	r3, [r7, #14]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d11a      	bne.n	800b232 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b1fc:	7bba      	ldrb	r2, [r7, #14]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	32ae      	adds	r2, #174	@ 0xae
 800b202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00f      	beq.n	800b22c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b20c:	7bba      	ldrb	r2, [r7, #14]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b214:	7bba      	ldrb	r2, [r7, #14]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	32ae      	adds	r2, #174	@ 0xae
 800b21a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b21e:	689b      	ldr	r3, [r3, #8]
 800b220:	6839      	ldr	r1, [r7, #0]
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	4798      	blx	r3
 800b226:	4603      	mov	r3, r0
 800b228:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b22a:	e004      	b.n	800b236 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b22c:	2303      	movs	r3, #3
 800b22e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b230:	e001      	b.n	800b236 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b232:	2303      	movs	r3, #3
 800b234:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	88db      	ldrh	r3, [r3, #6]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d110      	bne.n	800b260 <USBD_StdItfReq+0xc0>
 800b23e:	7bfb      	ldrb	r3, [r7, #15]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d10d      	bne.n	800b260 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 fddc 	bl	800be02 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b24a:	e009      	b.n	800b260 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b24c:	6839      	ldr	r1, [r7, #0]
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 fcf9 	bl	800bc46 <USBD_CtlError>
          break;
 800b254:	e004      	b.n	800b260 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b256:	6839      	ldr	r1, [r7, #0]
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 fcf4 	bl	800bc46 <USBD_CtlError>
          break;
 800b25e:	e000      	b.n	800b262 <USBD_StdItfReq+0xc2>
          break;
 800b260:	bf00      	nop
      }
      break;
 800b262:	e004      	b.n	800b26e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b264:	6839      	ldr	r1, [r7, #0]
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 fced 	bl	800bc46 <USBD_CtlError>
      break;
 800b26c:	bf00      	nop
  }

  return ret;
 800b26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b270:	4618      	mov	r0, r3
 800b272:	3710      	adds	r7, #16
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
 800b280:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b282:	2300      	movs	r3, #0
 800b284:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	889b      	ldrh	r3, [r3, #4]
 800b28a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b294:	2b40      	cmp	r3, #64	@ 0x40
 800b296:	d007      	beq.n	800b2a8 <USBD_StdEPReq+0x30>
 800b298:	2b40      	cmp	r3, #64	@ 0x40
 800b29a:	f200 8181 	bhi.w	800b5a0 <USBD_StdEPReq+0x328>
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d02a      	beq.n	800b2f8 <USBD_StdEPReq+0x80>
 800b2a2:	2b20      	cmp	r3, #32
 800b2a4:	f040 817c 	bne.w	800b5a0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2a8:	7bbb      	ldrb	r3, [r7, #14]
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7ff fe86 	bl	800afbe <USBD_CoreFindEP>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2b6:	7b7b      	ldrb	r3, [r7, #13]
 800b2b8:	2bff      	cmp	r3, #255	@ 0xff
 800b2ba:	f000 8176 	beq.w	800b5aa <USBD_StdEPReq+0x332>
 800b2be:	7b7b      	ldrb	r3, [r7, #13]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f040 8172 	bne.w	800b5aa <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b2c6:	7b7a      	ldrb	r2, [r7, #13]
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b2ce:	7b7a      	ldrb	r2, [r7, #13]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	32ae      	adds	r2, #174	@ 0xae
 800b2d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	f000 8165 	beq.w	800b5aa <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b2e0:	7b7a      	ldrb	r2, [r7, #13]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	32ae      	adds	r2, #174	@ 0xae
 800b2e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ea:	689b      	ldr	r3, [r3, #8]
 800b2ec:	6839      	ldr	r1, [r7, #0]
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	4798      	blx	r3
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b2f6:	e158      	b.n	800b5aa <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	785b      	ldrb	r3, [r3, #1]
 800b2fc:	2b03      	cmp	r3, #3
 800b2fe:	d008      	beq.n	800b312 <USBD_StdEPReq+0x9a>
 800b300:	2b03      	cmp	r3, #3
 800b302:	f300 8147 	bgt.w	800b594 <USBD_StdEPReq+0x31c>
 800b306:	2b00      	cmp	r3, #0
 800b308:	f000 809b 	beq.w	800b442 <USBD_StdEPReq+0x1ca>
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d03c      	beq.n	800b38a <USBD_StdEPReq+0x112>
 800b310:	e140      	b.n	800b594 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	2b02      	cmp	r3, #2
 800b31c:	d002      	beq.n	800b324 <USBD_StdEPReq+0xac>
 800b31e:	2b03      	cmp	r3, #3
 800b320:	d016      	beq.n	800b350 <USBD_StdEPReq+0xd8>
 800b322:	e02c      	b.n	800b37e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b324:	7bbb      	ldrb	r3, [r7, #14]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00d      	beq.n	800b346 <USBD_StdEPReq+0xce>
 800b32a:	7bbb      	ldrb	r3, [r7, #14]
 800b32c:	2b80      	cmp	r3, #128	@ 0x80
 800b32e:	d00a      	beq.n	800b346 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b330:	7bbb      	ldrb	r3, [r7, #14]
 800b332:	4619      	mov	r1, r3
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f001 f95d 	bl	800c5f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b33a:	2180      	movs	r1, #128	@ 0x80
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f001 f959 	bl	800c5f4 <USBD_LL_StallEP>
 800b342:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b344:	e020      	b.n	800b388 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b346:	6839      	ldr	r1, [r7, #0]
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f000 fc7c 	bl	800bc46 <USBD_CtlError>
              break;
 800b34e:	e01b      	b.n	800b388 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	885b      	ldrh	r3, [r3, #2]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10e      	bne.n	800b376 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b358:	7bbb      	ldrb	r3, [r7, #14]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d00b      	beq.n	800b376 <USBD_StdEPReq+0xfe>
 800b35e:	7bbb      	ldrb	r3, [r7, #14]
 800b360:	2b80      	cmp	r3, #128	@ 0x80
 800b362:	d008      	beq.n	800b376 <USBD_StdEPReq+0xfe>
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	88db      	ldrh	r3, [r3, #6]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d104      	bne.n	800b376 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b36c:	7bbb      	ldrb	r3, [r7, #14]
 800b36e:	4619      	mov	r1, r3
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f001 f93f 	bl	800c5f4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 fd43 	bl	800be02 <USBD_CtlSendStatus>

              break;
 800b37c:	e004      	b.n	800b388 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b37e:	6839      	ldr	r1, [r7, #0]
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 fc60 	bl	800bc46 <USBD_CtlError>
              break;
 800b386:	bf00      	nop
          }
          break;
 800b388:	e109      	b.n	800b59e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b390:	b2db      	uxtb	r3, r3
 800b392:	2b02      	cmp	r3, #2
 800b394:	d002      	beq.n	800b39c <USBD_StdEPReq+0x124>
 800b396:	2b03      	cmp	r3, #3
 800b398:	d016      	beq.n	800b3c8 <USBD_StdEPReq+0x150>
 800b39a:	e04b      	b.n	800b434 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b39c:	7bbb      	ldrb	r3, [r7, #14]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d00d      	beq.n	800b3be <USBD_StdEPReq+0x146>
 800b3a2:	7bbb      	ldrb	r3, [r7, #14]
 800b3a4:	2b80      	cmp	r3, #128	@ 0x80
 800b3a6:	d00a      	beq.n	800b3be <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b3a8:	7bbb      	ldrb	r3, [r7, #14]
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f001 f921 	bl	800c5f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b3b2:	2180      	movs	r1, #128	@ 0x80
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f001 f91d 	bl	800c5f4 <USBD_LL_StallEP>
 800b3ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b3bc:	e040      	b.n	800b440 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b3be:	6839      	ldr	r1, [r7, #0]
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 fc40 	bl	800bc46 <USBD_CtlError>
              break;
 800b3c6:	e03b      	b.n	800b440 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	885b      	ldrh	r3, [r3, #2]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d136      	bne.n	800b43e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b3d0:	7bbb      	ldrb	r3, [r7, #14]
 800b3d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d004      	beq.n	800b3e4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b3da:	7bbb      	ldrb	r3, [r7, #14]
 800b3dc:	4619      	mov	r1, r3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f001 f927 	bl	800c632 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 fd0c 	bl	800be02 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b3ea:	7bbb      	ldrb	r3, [r7, #14]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f7ff fde5 	bl	800afbe <USBD_CoreFindEP>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b3f8:	7b7b      	ldrb	r3, [r7, #13]
 800b3fa:	2bff      	cmp	r3, #255	@ 0xff
 800b3fc:	d01f      	beq.n	800b43e <USBD_StdEPReq+0x1c6>
 800b3fe:	7b7b      	ldrb	r3, [r7, #13]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d11c      	bne.n	800b43e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b404:	7b7a      	ldrb	r2, [r7, #13]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b40c:	7b7a      	ldrb	r2, [r7, #13]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	32ae      	adds	r2, #174	@ 0xae
 800b412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b416:	689b      	ldr	r3, [r3, #8]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d010      	beq.n	800b43e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b41c:	7b7a      	ldrb	r2, [r7, #13]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	32ae      	adds	r2, #174	@ 0xae
 800b422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b426:	689b      	ldr	r3, [r3, #8]
 800b428:	6839      	ldr	r1, [r7, #0]
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	4798      	blx	r3
 800b42e:	4603      	mov	r3, r0
 800b430:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b432:	e004      	b.n	800b43e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b434:	6839      	ldr	r1, [r7, #0]
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f000 fc05 	bl	800bc46 <USBD_CtlError>
              break;
 800b43c:	e000      	b.n	800b440 <USBD_StdEPReq+0x1c8>
              break;
 800b43e:	bf00      	nop
          }
          break;
 800b440:	e0ad      	b.n	800b59e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b448:	b2db      	uxtb	r3, r3
 800b44a:	2b02      	cmp	r3, #2
 800b44c:	d002      	beq.n	800b454 <USBD_StdEPReq+0x1dc>
 800b44e:	2b03      	cmp	r3, #3
 800b450:	d033      	beq.n	800b4ba <USBD_StdEPReq+0x242>
 800b452:	e099      	b.n	800b588 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b454:	7bbb      	ldrb	r3, [r7, #14]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d007      	beq.n	800b46a <USBD_StdEPReq+0x1f2>
 800b45a:	7bbb      	ldrb	r3, [r7, #14]
 800b45c:	2b80      	cmp	r3, #128	@ 0x80
 800b45e:	d004      	beq.n	800b46a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b460:	6839      	ldr	r1, [r7, #0]
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fbef 	bl	800bc46 <USBD_CtlError>
                break;
 800b468:	e093      	b.n	800b592 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b46a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	da0b      	bge.n	800b48a <USBD_StdEPReq+0x212>
 800b472:	7bbb      	ldrb	r3, [r7, #14]
 800b474:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b478:	4613      	mov	r3, r2
 800b47a:	009b      	lsls	r3, r3, #2
 800b47c:	4413      	add	r3, r2
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	3310      	adds	r3, #16
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	4413      	add	r3, r2
 800b486:	3304      	adds	r3, #4
 800b488:	e00b      	b.n	800b4a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b48a:	7bbb      	ldrb	r3, [r7, #14]
 800b48c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b490:	4613      	mov	r3, r2
 800b492:	009b      	lsls	r3, r3, #2
 800b494:	4413      	add	r3, r2
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	4413      	add	r3, r2
 800b4a0:	3304      	adds	r3, #4
 800b4a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	330e      	adds	r3, #14
 800b4ae:	2202      	movs	r2, #2
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fc44 	bl	800bd40 <USBD_CtlSendData>
              break;
 800b4b8:	e06b      	b.n	800b592 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b4ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	da11      	bge.n	800b4e6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b4c2:	7bbb      	ldrb	r3, [r7, #14]
 800b4c4:	f003 020f 	and.w	r2, r3, #15
 800b4c8:	6879      	ldr	r1, [r7, #4]
 800b4ca:	4613      	mov	r3, r2
 800b4cc:	009b      	lsls	r3, r3, #2
 800b4ce:	4413      	add	r3, r2
 800b4d0:	009b      	lsls	r3, r3, #2
 800b4d2:	440b      	add	r3, r1
 800b4d4:	3323      	adds	r3, #35	@ 0x23
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d117      	bne.n	800b50c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b4dc:	6839      	ldr	r1, [r7, #0]
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 fbb1 	bl	800bc46 <USBD_CtlError>
                  break;
 800b4e4:	e055      	b.n	800b592 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b4e6:	7bbb      	ldrb	r3, [r7, #14]
 800b4e8:	f003 020f 	and.w	r2, r3, #15
 800b4ec:	6879      	ldr	r1, [r7, #4]
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	440b      	add	r3, r1
 800b4f8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d104      	bne.n	800b50c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b502:	6839      	ldr	r1, [r7, #0]
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 fb9e 	bl	800bc46 <USBD_CtlError>
                  break;
 800b50a:	e042      	b.n	800b592 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b50c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b510:	2b00      	cmp	r3, #0
 800b512:	da0b      	bge.n	800b52c <USBD_StdEPReq+0x2b4>
 800b514:	7bbb      	ldrb	r3, [r7, #14]
 800b516:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b51a:	4613      	mov	r3, r2
 800b51c:	009b      	lsls	r3, r3, #2
 800b51e:	4413      	add	r3, r2
 800b520:	009b      	lsls	r3, r3, #2
 800b522:	3310      	adds	r3, #16
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	4413      	add	r3, r2
 800b528:	3304      	adds	r3, #4
 800b52a:	e00b      	b.n	800b544 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b52c:	7bbb      	ldrb	r3, [r7, #14]
 800b52e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b532:	4613      	mov	r3, r2
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4413      	add	r3, r2
 800b538:	009b      	lsls	r3, r3, #2
 800b53a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b53e:	687a      	ldr	r2, [r7, #4]
 800b540:	4413      	add	r3, r2
 800b542:	3304      	adds	r3, #4
 800b544:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b546:	7bbb      	ldrb	r3, [r7, #14]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d002      	beq.n	800b552 <USBD_StdEPReq+0x2da>
 800b54c:	7bbb      	ldrb	r3, [r7, #14]
 800b54e:	2b80      	cmp	r3, #128	@ 0x80
 800b550:	d103      	bne.n	800b55a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	2200      	movs	r2, #0
 800b556:	739a      	strb	r2, [r3, #14]
 800b558:	e00e      	b.n	800b578 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b55a:	7bbb      	ldrb	r3, [r7, #14]
 800b55c:	4619      	mov	r1, r3
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f001 f886 	bl	800c670 <USBD_LL_IsStallEP>
 800b564:	4603      	mov	r3, r0
 800b566:	2b00      	cmp	r3, #0
 800b568:	d003      	beq.n	800b572 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	2201      	movs	r2, #1
 800b56e:	739a      	strb	r2, [r3, #14]
 800b570:	e002      	b.n	800b578 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	2200      	movs	r2, #0
 800b576:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	330e      	adds	r3, #14
 800b57c:	2202      	movs	r2, #2
 800b57e:	4619      	mov	r1, r3
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f000 fbdd 	bl	800bd40 <USBD_CtlSendData>
              break;
 800b586:	e004      	b.n	800b592 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b588:	6839      	ldr	r1, [r7, #0]
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f000 fb5b 	bl	800bc46 <USBD_CtlError>
              break;
 800b590:	bf00      	nop
          }
          break;
 800b592:	e004      	b.n	800b59e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b594:	6839      	ldr	r1, [r7, #0]
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fb55 	bl	800bc46 <USBD_CtlError>
          break;
 800b59c:	bf00      	nop
      }
      break;
 800b59e:	e005      	b.n	800b5ac <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b5a0:	6839      	ldr	r1, [r7, #0]
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 fb4f 	bl	800bc46 <USBD_CtlError>
      break;
 800b5a8:	e000      	b.n	800b5ac <USBD_StdEPReq+0x334>
      break;
 800b5aa:	bf00      	nop
  }

  return ret;
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
	...

0800b5b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b084      	sub	sp, #16
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	885b      	ldrh	r3, [r3, #2]
 800b5d2:	0a1b      	lsrs	r3, r3, #8
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	2b06      	cmp	r3, #6
 800b5da:	f200 8128 	bhi.w	800b82e <USBD_GetDescriptor+0x276>
 800b5de:	a201      	add	r2, pc, #4	@ (adr r2, 800b5e4 <USBD_GetDescriptor+0x2c>)
 800b5e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5e4:	0800b601 	.word	0x0800b601
 800b5e8:	0800b619 	.word	0x0800b619
 800b5ec:	0800b659 	.word	0x0800b659
 800b5f0:	0800b82f 	.word	0x0800b82f
 800b5f4:	0800b82f 	.word	0x0800b82f
 800b5f8:	0800b7cf 	.word	0x0800b7cf
 800b5fc:	0800b7fb 	.word	0x0800b7fb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	7c12      	ldrb	r2, [r2, #16]
 800b60c:	f107 0108 	add.w	r1, r7, #8
 800b610:	4610      	mov	r0, r2
 800b612:	4798      	blx	r3
 800b614:	60f8      	str	r0, [r7, #12]
      break;
 800b616:	e112      	b.n	800b83e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	7c1b      	ldrb	r3, [r3, #16]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d10d      	bne.n	800b63c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b628:	f107 0208 	add.w	r2, r7, #8
 800b62c:	4610      	mov	r0, r2
 800b62e:	4798      	blx	r3
 800b630:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	3301      	adds	r3, #1
 800b636:	2202      	movs	r2, #2
 800b638:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b63a:	e100      	b.n	800b83e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b644:	f107 0208 	add.w	r2, r7, #8
 800b648:	4610      	mov	r0, r2
 800b64a:	4798      	blx	r3
 800b64c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	3301      	adds	r3, #1
 800b652:	2202      	movs	r2, #2
 800b654:	701a      	strb	r2, [r3, #0]
      break;
 800b656:	e0f2      	b.n	800b83e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	885b      	ldrh	r3, [r3, #2]
 800b65c:	b2db      	uxtb	r3, r3
 800b65e:	2b05      	cmp	r3, #5
 800b660:	f200 80ac 	bhi.w	800b7bc <USBD_GetDescriptor+0x204>
 800b664:	a201      	add	r2, pc, #4	@ (adr r2, 800b66c <USBD_GetDescriptor+0xb4>)
 800b666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66a:	bf00      	nop
 800b66c:	0800b685 	.word	0x0800b685
 800b670:	0800b6b9 	.word	0x0800b6b9
 800b674:	0800b6ed 	.word	0x0800b6ed
 800b678:	0800b721 	.word	0x0800b721
 800b67c:	0800b755 	.word	0x0800b755
 800b680:	0800b789 	.word	0x0800b789
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00b      	beq.n	800b6a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	7c12      	ldrb	r2, [r2, #16]
 800b69c:	f107 0108 	add.w	r1, r7, #8
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	4798      	blx	r3
 800b6a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6a6:	e091      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b6a8:	6839      	ldr	r1, [r7, #0]
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 facb 	bl	800bc46 <USBD_CtlError>
            err++;
 800b6b0:	7afb      	ldrb	r3, [r7, #11]
 800b6b2:	3301      	adds	r3, #1
 800b6b4:	72fb      	strb	r3, [r7, #11]
          break;
 800b6b6:	e089      	b.n	800b7cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6be:	689b      	ldr	r3, [r3, #8]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d00b      	beq.n	800b6dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	7c12      	ldrb	r2, [r2, #16]
 800b6d0:	f107 0108 	add.w	r1, r7, #8
 800b6d4:	4610      	mov	r0, r2
 800b6d6:	4798      	blx	r3
 800b6d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6da:	e077      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b6dc:	6839      	ldr	r1, [r7, #0]
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 fab1 	bl	800bc46 <USBD_CtlError>
            err++;
 800b6e4:	7afb      	ldrb	r3, [r7, #11]
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	72fb      	strb	r3, [r7, #11]
          break;
 800b6ea:	e06f      	b.n	800b7cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6f2:	68db      	ldr	r3, [r3, #12]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d00b      	beq.n	800b710 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	687a      	ldr	r2, [r7, #4]
 800b702:	7c12      	ldrb	r2, [r2, #16]
 800b704:	f107 0108 	add.w	r1, r7, #8
 800b708:	4610      	mov	r0, r2
 800b70a:	4798      	blx	r3
 800b70c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b70e:	e05d      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b710:	6839      	ldr	r1, [r7, #0]
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f000 fa97 	bl	800bc46 <USBD_CtlError>
            err++;
 800b718:	7afb      	ldrb	r3, [r7, #11]
 800b71a:	3301      	adds	r3, #1
 800b71c:	72fb      	strb	r3, [r7, #11]
          break;
 800b71e:	e055      	b.n	800b7cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b726:	691b      	ldr	r3, [r3, #16]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00b      	beq.n	800b744 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b732:	691b      	ldr	r3, [r3, #16]
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	7c12      	ldrb	r2, [r2, #16]
 800b738:	f107 0108 	add.w	r1, r7, #8
 800b73c:	4610      	mov	r0, r2
 800b73e:	4798      	blx	r3
 800b740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b742:	e043      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b744:	6839      	ldr	r1, [r7, #0]
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 fa7d 	bl	800bc46 <USBD_CtlError>
            err++;
 800b74c:	7afb      	ldrb	r3, [r7, #11]
 800b74e:	3301      	adds	r3, #1
 800b750:	72fb      	strb	r3, [r7, #11]
          break;
 800b752:	e03b      	b.n	800b7cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b75a:	695b      	ldr	r3, [r3, #20]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00b      	beq.n	800b778 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b766:	695b      	ldr	r3, [r3, #20]
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	7c12      	ldrb	r2, [r2, #16]
 800b76c:	f107 0108 	add.w	r1, r7, #8
 800b770:	4610      	mov	r0, r2
 800b772:	4798      	blx	r3
 800b774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b776:	e029      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b778:	6839      	ldr	r1, [r7, #0]
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 fa63 	bl	800bc46 <USBD_CtlError>
            err++;
 800b780:	7afb      	ldrb	r3, [r7, #11]
 800b782:	3301      	adds	r3, #1
 800b784:	72fb      	strb	r3, [r7, #11]
          break;
 800b786:	e021      	b.n	800b7cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b78e:	699b      	ldr	r3, [r3, #24]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d00b      	beq.n	800b7ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	687a      	ldr	r2, [r7, #4]
 800b79e:	7c12      	ldrb	r2, [r2, #16]
 800b7a0:	f107 0108 	add.w	r1, r7, #8
 800b7a4:	4610      	mov	r0, r2
 800b7a6:	4798      	blx	r3
 800b7a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7aa:	e00f      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b7ac:	6839      	ldr	r1, [r7, #0]
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 fa49 	bl	800bc46 <USBD_CtlError>
            err++;
 800b7b4:	7afb      	ldrb	r3, [r7, #11]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	72fb      	strb	r3, [r7, #11]
          break;
 800b7ba:	e007      	b.n	800b7cc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b7bc:	6839      	ldr	r1, [r7, #0]
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 fa41 	bl	800bc46 <USBD_CtlError>
          err++;
 800b7c4:	7afb      	ldrb	r3, [r7, #11]
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b7ca:	bf00      	nop
      }
      break;
 800b7cc:	e037      	b.n	800b83e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	7c1b      	ldrb	r3, [r3, #16]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d109      	bne.n	800b7ea <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7de:	f107 0208 	add.w	r2, r7, #8
 800b7e2:	4610      	mov	r0, r2
 800b7e4:	4798      	blx	r3
 800b7e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b7e8:	e029      	b.n	800b83e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b7ea:	6839      	ldr	r1, [r7, #0]
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 fa2a 	bl	800bc46 <USBD_CtlError>
        err++;
 800b7f2:	7afb      	ldrb	r3, [r7, #11]
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	72fb      	strb	r3, [r7, #11]
      break;
 800b7f8:	e021      	b.n	800b83e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	7c1b      	ldrb	r3, [r3, #16]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10d      	bne.n	800b81e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b80a:	f107 0208 	add.w	r2, r7, #8
 800b80e:	4610      	mov	r0, r2
 800b810:	4798      	blx	r3
 800b812:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	3301      	adds	r3, #1
 800b818:	2207      	movs	r2, #7
 800b81a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b81c:	e00f      	b.n	800b83e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b81e:	6839      	ldr	r1, [r7, #0]
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f000 fa10 	bl	800bc46 <USBD_CtlError>
        err++;
 800b826:	7afb      	ldrb	r3, [r7, #11]
 800b828:	3301      	adds	r3, #1
 800b82a:	72fb      	strb	r3, [r7, #11]
      break;
 800b82c:	e007      	b.n	800b83e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b82e:	6839      	ldr	r1, [r7, #0]
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f000 fa08 	bl	800bc46 <USBD_CtlError>
      err++;
 800b836:	7afb      	ldrb	r3, [r7, #11]
 800b838:	3301      	adds	r3, #1
 800b83a:	72fb      	strb	r3, [r7, #11]
      break;
 800b83c:	bf00      	nop
  }

  if (err != 0U)
 800b83e:	7afb      	ldrb	r3, [r7, #11]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d11e      	bne.n	800b882 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	88db      	ldrh	r3, [r3, #6]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d016      	beq.n	800b87a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b84c:	893b      	ldrh	r3, [r7, #8]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d00e      	beq.n	800b870 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	88da      	ldrh	r2, [r3, #6]
 800b856:	893b      	ldrh	r3, [r7, #8]
 800b858:	4293      	cmp	r3, r2
 800b85a:	bf28      	it	cs
 800b85c:	4613      	movcs	r3, r2
 800b85e:	b29b      	uxth	r3, r3
 800b860:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b862:	893b      	ldrh	r3, [r7, #8]
 800b864:	461a      	mov	r2, r3
 800b866:	68f9      	ldr	r1, [r7, #12]
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fa69 	bl	800bd40 <USBD_CtlSendData>
 800b86e:	e009      	b.n	800b884 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b870:	6839      	ldr	r1, [r7, #0]
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f000 f9e7 	bl	800bc46 <USBD_CtlError>
 800b878:	e004      	b.n	800b884 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 fac1 	bl	800be02 <USBD_CtlSendStatus>
 800b880:	e000      	b.n	800b884 <USBD_GetDescriptor+0x2cc>
    return;
 800b882:	bf00      	nop
  }
}
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop

0800b88c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b084      	sub	sp, #16
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	889b      	ldrh	r3, [r3, #4]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d131      	bne.n	800b902 <USBD_SetAddress+0x76>
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	88db      	ldrh	r3, [r3, #6]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d12d      	bne.n	800b902 <USBD_SetAddress+0x76>
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	885b      	ldrh	r3, [r3, #2]
 800b8aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b8ac:	d829      	bhi.n	800b902 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	885b      	ldrh	r3, [r3, #2]
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8c0:	b2db      	uxtb	r3, r3
 800b8c2:	2b03      	cmp	r3, #3
 800b8c4:	d104      	bne.n	800b8d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b8c6:	6839      	ldr	r1, [r7, #0]
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 f9bc 	bl	800bc46 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8ce:	e01d      	b.n	800b90c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	7bfa      	ldrb	r2, [r7, #15]
 800b8d4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b8d8:	7bfb      	ldrb	r3, [r7, #15]
 800b8da:	4619      	mov	r1, r3
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 fef3 	bl	800c6c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f000 fa8d 	bl	800be02 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b8e8:	7bfb      	ldrb	r3, [r7, #15]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d004      	beq.n	800b8f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2202      	movs	r2, #2
 800b8f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8f6:	e009      	b.n	800b90c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b900:	e004      	b.n	800b90c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b902:	6839      	ldr	r1, [r7, #0]
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 f99e 	bl	800bc46 <USBD_CtlError>
  }
}
 800b90a:	bf00      	nop
 800b90c:	bf00      	nop
 800b90e:	3710      	adds	r7, #16
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b91e:	2300      	movs	r3, #0
 800b920:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	885b      	ldrh	r3, [r3, #2]
 800b926:	b2da      	uxtb	r2, r3
 800b928:	4b4e      	ldr	r3, [pc, #312]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b92a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b92c:	4b4d      	ldr	r3, [pc, #308]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d905      	bls.n	800b940 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b934:	6839      	ldr	r1, [r7, #0]
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 f985 	bl	800bc46 <USBD_CtlError>
    return USBD_FAIL;
 800b93c:	2303      	movs	r3, #3
 800b93e:	e08c      	b.n	800ba5a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b946:	b2db      	uxtb	r3, r3
 800b948:	2b02      	cmp	r3, #2
 800b94a:	d002      	beq.n	800b952 <USBD_SetConfig+0x3e>
 800b94c:	2b03      	cmp	r3, #3
 800b94e:	d029      	beq.n	800b9a4 <USBD_SetConfig+0x90>
 800b950:	e075      	b.n	800ba3e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b952:	4b44      	ldr	r3, [pc, #272]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d020      	beq.n	800b99c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b95a:	4b42      	ldr	r3, [pc, #264]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	461a      	mov	r2, r3
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b964:	4b3f      	ldr	r3, [pc, #252]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	4619      	mov	r1, r3
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7fe ffcf 	bl	800a90e <USBD_SetClassConfig>
 800b970:	4603      	mov	r3, r0
 800b972:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d008      	beq.n	800b98c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b97a:	6839      	ldr	r1, [r7, #0]
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f000 f962 	bl	800bc46 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2202      	movs	r2, #2
 800b986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b98a:	e065      	b.n	800ba58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 fa38 	bl	800be02 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2203      	movs	r2, #3
 800b996:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b99a:	e05d      	b.n	800ba58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 fa30 	bl	800be02 <USBD_CtlSendStatus>
      break;
 800b9a2:	e059      	b.n	800ba58 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b9a4:	4b2f      	ldr	r3, [pc, #188]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d112      	bne.n	800b9d2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2202      	movs	r2, #2
 800b9b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b9b4:	4b2b      	ldr	r3, [pc, #172]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9b6:	781b      	ldrb	r3, [r3, #0]
 800b9b8:	461a      	mov	r2, r3
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b9be:	4b29      	ldr	r3, [pc, #164]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9c0:	781b      	ldrb	r3, [r3, #0]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f7fe ffbe 	bl	800a946 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 fa19 	bl	800be02 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b9d0:	e042      	b.n	800ba58 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b9d2:	4b24      	ldr	r3, [pc, #144]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d02a      	beq.n	800ba36 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f7fe ffac 	bl	800a946 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b9ee:	4b1d      	ldr	r3, [pc, #116]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b9f8:	4b1a      	ldr	r3, [pc, #104]	@ (800ba64 <USBD_SetConfig+0x150>)
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f7fe ff85 	bl	800a90e <USBD_SetClassConfig>
 800ba04:	4603      	mov	r3, r0
 800ba06:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ba08:	7bfb      	ldrb	r3, [r7, #15]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d00f      	beq.n	800ba2e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ba0e:	6839      	ldr	r1, [r7, #0]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 f918 	bl	800bc46 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f7fe ff91 	bl	800a946 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2202      	movs	r2, #2
 800ba28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ba2c:	e014      	b.n	800ba58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 f9e7 	bl	800be02 <USBD_CtlSendStatus>
      break;
 800ba34:	e010      	b.n	800ba58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f000 f9e3 	bl	800be02 <USBD_CtlSendStatus>
      break;
 800ba3c:	e00c      	b.n	800ba58 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ba3e:	6839      	ldr	r1, [r7, #0]
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f000 f900 	bl	800bc46 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ba46:	4b07      	ldr	r3, [pc, #28]	@ (800ba64 <USBD_SetConfig+0x150>)
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f7fe ff7a 	bl	800a946 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ba52:	2303      	movs	r3, #3
 800ba54:	73fb      	strb	r3, [r7, #15]
      break;
 800ba56:	bf00      	nop
  }

  return ret;
 800ba58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	200006dc 	.word	0x200006dc

0800ba68 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	88db      	ldrh	r3, [r3, #6]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d004      	beq.n	800ba84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ba7a:	6839      	ldr	r1, [r7, #0]
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f000 f8e2 	bl	800bc46 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ba82:	e023      	b.n	800bacc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba8a:	b2db      	uxtb	r3, r3
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	dc02      	bgt.n	800ba96 <USBD_GetConfig+0x2e>
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	dc03      	bgt.n	800ba9c <USBD_GetConfig+0x34>
 800ba94:	e015      	b.n	800bac2 <USBD_GetConfig+0x5a>
 800ba96:	2b03      	cmp	r3, #3
 800ba98:	d00b      	beq.n	800bab2 <USBD_GetConfig+0x4a>
 800ba9a:	e012      	b.n	800bac2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	3308      	adds	r3, #8
 800baa6:	2201      	movs	r2, #1
 800baa8:	4619      	mov	r1, r3
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 f948 	bl	800bd40 <USBD_CtlSendData>
        break;
 800bab0:	e00c      	b.n	800bacc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	3304      	adds	r3, #4
 800bab6:	2201      	movs	r2, #1
 800bab8:	4619      	mov	r1, r3
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 f940 	bl	800bd40 <USBD_CtlSendData>
        break;
 800bac0:	e004      	b.n	800bacc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bac2:	6839      	ldr	r1, [r7, #0]
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f000 f8be 	bl	800bc46 <USBD_CtlError>
        break;
 800baca:	bf00      	nop
}
 800bacc:	bf00      	nop
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b082      	sub	sp, #8
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	3b01      	subs	r3, #1
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d81e      	bhi.n	800bb2a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	88db      	ldrh	r3, [r3, #6]
 800baf0:	2b02      	cmp	r3, #2
 800baf2:	d004      	beq.n	800bafe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800baf4:	6839      	ldr	r1, [r7, #0]
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 f8a5 	bl	800bc46 <USBD_CtlError>
        break;
 800bafc:	e01a      	b.n	800bb34 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2201      	movs	r2, #1
 800bb02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d005      	beq.n	800bb1a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	68db      	ldr	r3, [r3, #12]
 800bb12:	f043 0202 	orr.w	r2, r3, #2
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	330c      	adds	r3, #12
 800bb1e:	2202      	movs	r2, #2
 800bb20:	4619      	mov	r1, r3
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f000 f90c 	bl	800bd40 <USBD_CtlSendData>
      break;
 800bb28:	e004      	b.n	800bb34 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bb2a:	6839      	ldr	r1, [r7, #0]
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 f88a 	bl	800bc46 <USBD_CtlError>
      break;
 800bb32:	bf00      	nop
  }
}
 800bb34:	bf00      	nop
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	885b      	ldrh	r3, [r3, #2]
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	d107      	bne.n	800bb5e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2201      	movs	r2, #1
 800bb52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 f953 	bl	800be02 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bb5c:	e013      	b.n	800bb86 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	885b      	ldrh	r3, [r3, #2]
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d10b      	bne.n	800bb7e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	889b      	ldrh	r3, [r3, #4]
 800bb6a:	0a1b      	lsrs	r3, r3, #8
 800bb6c:	b29b      	uxth	r3, r3
 800bb6e:	b2da      	uxtb	r2, r3
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f000 f943 	bl	800be02 <USBD_CtlSendStatus>
}
 800bb7c:	e003      	b.n	800bb86 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bb7e:	6839      	ldr	r1, [r7, #0]
 800bb80:	6878      	ldr	r0, [r7, #4]
 800bb82:	f000 f860 	bl	800bc46 <USBD_CtlError>
}
 800bb86:	bf00      	nop
 800bb88:	3708      	adds	r7, #8
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}

0800bb8e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb8e:	b580      	push	{r7, lr}
 800bb90:	b082      	sub	sp, #8
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
 800bb96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	3b01      	subs	r3, #1
 800bba2:	2b02      	cmp	r3, #2
 800bba4:	d80b      	bhi.n	800bbbe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	885b      	ldrh	r3, [r3, #2]
 800bbaa:	2b01      	cmp	r3, #1
 800bbac:	d10c      	bne.n	800bbc8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 f923 	bl	800be02 <USBD_CtlSendStatus>
      }
      break;
 800bbbc:	e004      	b.n	800bbc8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bbbe:	6839      	ldr	r1, [r7, #0]
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	f000 f840 	bl	800bc46 <USBD_CtlError>
      break;
 800bbc6:	e000      	b.n	800bbca <USBD_ClrFeature+0x3c>
      break;
 800bbc8:	bf00      	nop
  }
}
 800bbca:	bf00      	nop
 800bbcc:	3708      	adds	r7, #8
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}

0800bbd2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bbd2:	b580      	push	{r7, lr}
 800bbd4:	b084      	sub	sp, #16
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
 800bbda:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	781a      	ldrb	r2, [r3, #0]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	3301      	adds	r3, #1
 800bbec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	781a      	ldrb	r2, [r3, #0]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f7ff fa3f 	bl	800b080 <SWAPBYTE>
 800bc02:	4603      	mov	r3, r0
 800bc04:	461a      	mov	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	3301      	adds	r3, #1
 800bc0e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	3301      	adds	r3, #1
 800bc14:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bc16:	68f8      	ldr	r0, [r7, #12]
 800bc18:	f7ff fa32 	bl	800b080 <SWAPBYTE>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	461a      	mov	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	3301      	adds	r3, #1
 800bc28:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bc30:	68f8      	ldr	r0, [r7, #12]
 800bc32:	f7ff fa25 	bl	800b080 <SWAPBYTE>
 800bc36:	4603      	mov	r3, r0
 800bc38:	461a      	mov	r2, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	80da      	strh	r2, [r3, #6]
}
 800bc3e:	bf00      	nop
 800bc40:	3710      	adds	r7, #16
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc46:	b580      	push	{r7, lr}
 800bc48:	b082      	sub	sp, #8
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	6078      	str	r0, [r7, #4]
 800bc4e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc50:	2180      	movs	r1, #128	@ 0x80
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 fcce 	bl	800c5f4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bc58:	2100      	movs	r1, #0
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 fcca 	bl	800c5f4 <USBD_LL_StallEP>
}
 800bc60:	bf00      	nop
 800bc62:	3708      	adds	r7, #8
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b086      	sub	sp, #24
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bc74:	2300      	movs	r3, #0
 800bc76:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d042      	beq.n	800bd04 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bc82:	6938      	ldr	r0, [r7, #16]
 800bc84:	f000 f842 	bl	800bd0c <USBD_GetLen>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	005b      	lsls	r3, r3, #1
 800bc8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc92:	d808      	bhi.n	800bca6 <USBD_GetString+0x3e>
 800bc94:	6938      	ldr	r0, [r7, #16]
 800bc96:	f000 f839 	bl	800bd0c <USBD_GetLen>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	b29b      	uxth	r3, r3
 800bca0:	005b      	lsls	r3, r3, #1
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	e001      	b.n	800bcaa <USBD_GetString+0x42>
 800bca6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bcae:	7dfb      	ldrb	r3, [r7, #23]
 800bcb0:	68ba      	ldr	r2, [r7, #8]
 800bcb2:	4413      	add	r3, r2
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	7812      	ldrb	r2, [r2, #0]
 800bcb8:	701a      	strb	r2, [r3, #0]
  idx++;
 800bcba:	7dfb      	ldrb	r3, [r7, #23]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
 800bcc2:	68ba      	ldr	r2, [r7, #8]
 800bcc4:	4413      	add	r3, r2
 800bcc6:	2203      	movs	r2, #3
 800bcc8:	701a      	strb	r2, [r3, #0]
  idx++;
 800bcca:	7dfb      	ldrb	r3, [r7, #23]
 800bccc:	3301      	adds	r3, #1
 800bcce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bcd0:	e013      	b.n	800bcfa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bcd2:	7dfb      	ldrb	r3, [r7, #23]
 800bcd4:	68ba      	ldr	r2, [r7, #8]
 800bcd6:	4413      	add	r3, r2
 800bcd8:	693a      	ldr	r2, [r7, #16]
 800bcda:	7812      	ldrb	r2, [r2, #0]
 800bcdc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	3301      	adds	r3, #1
 800bce2:	613b      	str	r3, [r7, #16]
    idx++;
 800bce4:	7dfb      	ldrb	r3, [r7, #23]
 800bce6:	3301      	adds	r3, #1
 800bce8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bcea:	7dfb      	ldrb	r3, [r7, #23]
 800bcec:	68ba      	ldr	r2, [r7, #8]
 800bcee:	4413      	add	r3, r2
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	701a      	strb	r2, [r3, #0]
    idx++;
 800bcf4:	7dfb      	ldrb	r3, [r7, #23]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d1e7      	bne.n	800bcd2 <USBD_GetString+0x6a>
 800bd02:	e000      	b.n	800bd06 <USBD_GetString+0x9e>
    return;
 800bd04:	bf00      	nop
  }
}
 800bd06:	3718      	adds	r7, #24
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b085      	sub	sp, #20
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bd14:	2300      	movs	r3, #0
 800bd16:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bd1c:	e005      	b.n	800bd2a <USBD_GetLen+0x1e>
  {
    len++;
 800bd1e:	7bfb      	ldrb	r3, [r7, #15]
 800bd20:	3301      	adds	r3, #1
 800bd22:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	3301      	adds	r3, #1
 800bd28:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bd2a:	68bb      	ldr	r3, [r7, #8]
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d1f5      	bne.n	800bd1e <USBD_GetLen+0x12>
  }

  return len;
 800bd32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3714      	adds	r7, #20
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2202      	movs	r2, #2
 800bd50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	687a      	ldr	r2, [r7, #4]
 800bd58:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	68ba      	ldr	r2, [r7, #8]
 800bd5e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	687a      	ldr	r2, [r7, #4]
 800bd64:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	68ba      	ldr	r2, [r7, #8]
 800bd6a:	2100      	movs	r1, #0
 800bd6c:	68f8      	ldr	r0, [r7, #12]
 800bd6e:	f000 fcca 	bl	800c706 <USBD_LL_Transmit>

  return USBD_OK;
 800bd72:	2300      	movs	r3, #0
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3710      	adds	r7, #16
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60f8      	str	r0, [r7, #12]
 800bd84:	60b9      	str	r1, [r7, #8]
 800bd86:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	68ba      	ldr	r2, [r7, #8]
 800bd8c:	2100      	movs	r1, #0
 800bd8e:	68f8      	ldr	r0, [r7, #12]
 800bd90:	f000 fcb9 	bl	800c706 <USBD_LL_Transmit>

  return USBD_OK;
 800bd94:	2300      	movs	r3, #0
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3710      	adds	r7, #16
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}

0800bd9e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bd9e:	b580      	push	{r7, lr}
 800bda0:	b084      	sub	sp, #16
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	60f8      	str	r0, [r7, #12]
 800bda6:	60b9      	str	r1, [r7, #8]
 800bda8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2203      	movs	r2, #3
 800bdae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	687a      	ldr	r2, [r7, #4]
 800bdb6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	68ba      	ldr	r2, [r7, #8]
 800bdbe:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	68ba      	ldr	r2, [r7, #8]
 800bdce:	2100      	movs	r1, #0
 800bdd0:	68f8      	ldr	r0, [r7, #12]
 800bdd2:	f000 fcb9 	bl	800c748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bdd6:	2300      	movs	r3, #0
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3710      	adds	r7, #16
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	60f8      	str	r0, [r7, #12]
 800bde8:	60b9      	str	r1, [r7, #8]
 800bdea:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	68ba      	ldr	r2, [r7, #8]
 800bdf0:	2100      	movs	r1, #0
 800bdf2:	68f8      	ldr	r0, [r7, #12]
 800bdf4:	f000 fca8 	bl	800c748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bdf8:	2300      	movs	r3, #0
}
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	3710      	adds	r7, #16
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}

0800be02 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800be02:	b580      	push	{r7, lr}
 800be04:	b082      	sub	sp, #8
 800be06:	af00      	add	r7, sp, #0
 800be08:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2204      	movs	r2, #4
 800be0e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800be12:	2300      	movs	r3, #0
 800be14:	2200      	movs	r2, #0
 800be16:	2100      	movs	r1, #0
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f000 fc74 	bl	800c706 <USBD_LL_Transmit>

  return USBD_OK;
 800be1e:	2300      	movs	r3, #0
}
 800be20:	4618      	mov	r0, r3
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2205      	movs	r2, #5
 800be34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be38:	2300      	movs	r3, #0
 800be3a:	2200      	movs	r2, #0
 800be3c:	2100      	movs	r1, #0
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f000 fc82 	bl	800c748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800be44:	2300      	movs	r3, #0
}
 800be46:	4618      	mov	r0, r3
 800be48:	3708      	adds	r7, #8
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
	...

0800be50 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800be54:	2200      	movs	r2, #0
 800be56:	4912      	ldr	r1, [pc, #72]	@ (800bea0 <MX_USB_DEVICE_Init+0x50>)
 800be58:	4812      	ldr	r0, [pc, #72]	@ (800bea4 <MX_USB_DEVICE_Init+0x54>)
 800be5a:	f7fe fcdb 	bl	800a814 <USBD_Init>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d001      	beq.n	800be68 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800be64:	f7f6 fdfb 	bl	8002a5e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800be68:	490f      	ldr	r1, [pc, #60]	@ (800bea8 <MX_USB_DEVICE_Init+0x58>)
 800be6a:	480e      	ldr	r0, [pc, #56]	@ (800bea4 <MX_USB_DEVICE_Init+0x54>)
 800be6c:	f7fe fd02 	bl	800a874 <USBD_RegisterClass>
 800be70:	4603      	mov	r3, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	d001      	beq.n	800be7a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800be76:	f7f6 fdf2 	bl	8002a5e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800be7a:	490c      	ldr	r1, [pc, #48]	@ (800beac <MX_USB_DEVICE_Init+0x5c>)
 800be7c:	4809      	ldr	r0, [pc, #36]	@ (800bea4 <MX_USB_DEVICE_Init+0x54>)
 800be7e:	f7fe fc39 	bl	800a6f4 <USBD_CDC_RegisterInterface>
 800be82:	4603      	mov	r3, r0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d001      	beq.n	800be8c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800be88:	f7f6 fde9 	bl	8002a5e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800be8c:	4805      	ldr	r0, [pc, #20]	@ (800bea4 <MX_USB_DEVICE_Init+0x54>)
 800be8e:	f7fe fd27 	bl	800a8e0 <USBD_Start>
 800be92:	4603      	mov	r3, r0
 800be94:	2b00      	cmp	r3, #0
 800be96:	d001      	beq.n	800be9c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800be98:	f7f6 fde1 	bl	8002a5e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800be9c:	bf00      	nop
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	20000120 	.word	0x20000120
 800bea4:	200006e0 	.word	0x200006e0
 800bea8:	2000008c 	.word	0x2000008c
 800beac:	2000010c 	.word	0x2000010c

0800beb0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800beb4:	2200      	movs	r2, #0
 800beb6:	4905      	ldr	r1, [pc, #20]	@ (800becc <CDC_Init_FS+0x1c>)
 800beb8:	4805      	ldr	r0, [pc, #20]	@ (800bed0 <CDC_Init_FS+0x20>)
 800beba:	f7fe fc35 	bl	800a728 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bebe:	4905      	ldr	r1, [pc, #20]	@ (800bed4 <CDC_Init_FS+0x24>)
 800bec0:	4803      	ldr	r0, [pc, #12]	@ (800bed0 <CDC_Init_FS+0x20>)
 800bec2:	f7fe fc53 	bl	800a76c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bec6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bec8:	4618      	mov	r0, r3
 800beca:	bd80      	pop	{r7, pc}
 800becc:	200011bc 	.word	0x200011bc
 800bed0:	200006e0 	.word	0x200006e0
 800bed4:	200009bc 	.word	0x200009bc

0800bed8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bed8:	b480      	push	{r7}
 800beda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bedc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bede:	4618      	mov	r0, r3
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bee8:	b480      	push	{r7}
 800beea:	b083      	sub	sp, #12
 800beec:	af00      	add	r7, sp, #0
 800beee:	4603      	mov	r3, r0
 800bef0:	6039      	str	r1, [r7, #0]
 800bef2:	71fb      	strb	r3, [r7, #7]
 800bef4:	4613      	mov	r3, r2
 800bef6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bef8:	79fb      	ldrb	r3, [r7, #7]
 800befa:	2b23      	cmp	r3, #35	@ 0x23
 800befc:	d84a      	bhi.n	800bf94 <CDC_Control_FS+0xac>
 800befe:	a201      	add	r2, pc, #4	@ (adr r2, 800bf04 <CDC_Control_FS+0x1c>)
 800bf00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf04:	0800bf95 	.word	0x0800bf95
 800bf08:	0800bf95 	.word	0x0800bf95
 800bf0c:	0800bf95 	.word	0x0800bf95
 800bf10:	0800bf95 	.word	0x0800bf95
 800bf14:	0800bf95 	.word	0x0800bf95
 800bf18:	0800bf95 	.word	0x0800bf95
 800bf1c:	0800bf95 	.word	0x0800bf95
 800bf20:	0800bf95 	.word	0x0800bf95
 800bf24:	0800bf95 	.word	0x0800bf95
 800bf28:	0800bf95 	.word	0x0800bf95
 800bf2c:	0800bf95 	.word	0x0800bf95
 800bf30:	0800bf95 	.word	0x0800bf95
 800bf34:	0800bf95 	.word	0x0800bf95
 800bf38:	0800bf95 	.word	0x0800bf95
 800bf3c:	0800bf95 	.word	0x0800bf95
 800bf40:	0800bf95 	.word	0x0800bf95
 800bf44:	0800bf95 	.word	0x0800bf95
 800bf48:	0800bf95 	.word	0x0800bf95
 800bf4c:	0800bf95 	.word	0x0800bf95
 800bf50:	0800bf95 	.word	0x0800bf95
 800bf54:	0800bf95 	.word	0x0800bf95
 800bf58:	0800bf95 	.word	0x0800bf95
 800bf5c:	0800bf95 	.word	0x0800bf95
 800bf60:	0800bf95 	.word	0x0800bf95
 800bf64:	0800bf95 	.word	0x0800bf95
 800bf68:	0800bf95 	.word	0x0800bf95
 800bf6c:	0800bf95 	.word	0x0800bf95
 800bf70:	0800bf95 	.word	0x0800bf95
 800bf74:	0800bf95 	.word	0x0800bf95
 800bf78:	0800bf95 	.word	0x0800bf95
 800bf7c:	0800bf95 	.word	0x0800bf95
 800bf80:	0800bf95 	.word	0x0800bf95
 800bf84:	0800bf95 	.word	0x0800bf95
 800bf88:	0800bf95 	.word	0x0800bf95
 800bf8c:	0800bf95 	.word	0x0800bf95
 800bf90:	0800bf95 	.word	0x0800bf95
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bf94:	bf00      	nop
  }

  return (USBD_OK);
 800bf96:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b082      	sub	sp, #8
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bfae:	6879      	ldr	r1, [r7, #4]
 800bfb0:	4805      	ldr	r0, [pc, #20]	@ (800bfc8 <CDC_Receive_FS+0x24>)
 800bfb2:	f7fe fbdb 	bl	800a76c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bfb6:	4804      	ldr	r0, [pc, #16]	@ (800bfc8 <CDC_Receive_FS+0x24>)
 800bfb8:	f7fe fbf6 	bl	800a7a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bfbc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3708      	adds	r7, #8
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	200006e0 	.word	0x200006e0

0800bfcc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b087      	sub	sp, #28
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bfde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	371c      	adds	r7, #28
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr
	...

0800bff0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b083      	sub	sp, #12
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	4603      	mov	r3, r0
 800bff8:	6039      	str	r1, [r7, #0]
 800bffa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	2212      	movs	r2, #18
 800c000:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c002:	4b03      	ldr	r3, [pc, #12]	@ (800c010 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c004:	4618      	mov	r0, r3
 800c006:	370c      	adds	r7, #12
 800c008:	46bd      	mov	sp, r7
 800c00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00e:	4770      	bx	lr
 800c010:	2000013c 	.word	0x2000013c

0800c014 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	4603      	mov	r3, r0
 800c01c:	6039      	str	r1, [r7, #0]
 800c01e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	2204      	movs	r2, #4
 800c024:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c026:	4b03      	ldr	r3, [pc, #12]	@ (800c034 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c028:	4618      	mov	r0, r3
 800c02a:	370c      	adds	r7, #12
 800c02c:	46bd      	mov	sp, r7
 800c02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c032:	4770      	bx	lr
 800c034:	20000150 	.word	0x20000150

0800c038 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	4603      	mov	r3, r0
 800c040:	6039      	str	r1, [r7, #0]
 800c042:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c044:	79fb      	ldrb	r3, [r7, #7]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d105      	bne.n	800c056 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c04a:	683a      	ldr	r2, [r7, #0]
 800c04c:	4907      	ldr	r1, [pc, #28]	@ (800c06c <USBD_FS_ProductStrDescriptor+0x34>)
 800c04e:	4808      	ldr	r0, [pc, #32]	@ (800c070 <USBD_FS_ProductStrDescriptor+0x38>)
 800c050:	f7ff fe0a 	bl	800bc68 <USBD_GetString>
 800c054:	e004      	b.n	800c060 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c056:	683a      	ldr	r2, [r7, #0]
 800c058:	4904      	ldr	r1, [pc, #16]	@ (800c06c <USBD_FS_ProductStrDescriptor+0x34>)
 800c05a:	4805      	ldr	r0, [pc, #20]	@ (800c070 <USBD_FS_ProductStrDescriptor+0x38>)
 800c05c:	f7ff fe04 	bl	800bc68 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c060:	4b02      	ldr	r3, [pc, #8]	@ (800c06c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c062:	4618      	mov	r0, r3
 800c064:	3708      	adds	r7, #8
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	200019bc 	.word	0x200019bc
 800c070:	0800d470 	.word	0x0800d470

0800c074 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	4603      	mov	r3, r0
 800c07c:	6039      	str	r1, [r7, #0]
 800c07e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c080:	683a      	ldr	r2, [r7, #0]
 800c082:	4904      	ldr	r1, [pc, #16]	@ (800c094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c084:	4804      	ldr	r0, [pc, #16]	@ (800c098 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c086:	f7ff fdef 	bl	800bc68 <USBD_GetString>
  return USBD_StrDesc;
 800c08a:	4b02      	ldr	r3, [pc, #8]	@ (800c094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	200019bc 	.word	0x200019bc
 800c098:	0800d488 	.word	0x0800d488

0800c09c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b082      	sub	sp, #8
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	6039      	str	r1, [r7, #0]
 800c0a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	221a      	movs	r2, #26
 800c0ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c0ae:	f000 f843 	bl	800c138 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c0b2:	4b02      	ldr	r3, [pc, #8]	@ (800c0bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3708      	adds	r7, #8
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}
 800c0bc:	20000154 	.word	0x20000154

0800c0c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b082      	sub	sp, #8
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	6039      	str	r1, [r7, #0]
 800c0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c0cc:	79fb      	ldrb	r3, [r7, #7]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d105      	bne.n	800c0de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c0d2:	683a      	ldr	r2, [r7, #0]
 800c0d4:	4907      	ldr	r1, [pc, #28]	@ (800c0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c0d6:	4808      	ldr	r0, [pc, #32]	@ (800c0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c0d8:	f7ff fdc6 	bl	800bc68 <USBD_GetString>
 800c0dc:	e004      	b.n	800c0e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c0de:	683a      	ldr	r2, [r7, #0]
 800c0e0:	4904      	ldr	r1, [pc, #16]	@ (800c0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c0e2:	4805      	ldr	r0, [pc, #20]	@ (800c0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c0e4:	f7ff fdc0 	bl	800bc68 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c0e8:	4b02      	ldr	r3, [pc, #8]	@ (800c0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3708      	adds	r7, #8
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	200019bc 	.word	0x200019bc
 800c0f8:	0800d49c 	.word	0x0800d49c

0800c0fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af00      	add	r7, sp, #0
 800c102:	4603      	mov	r3, r0
 800c104:	6039      	str	r1, [r7, #0]
 800c106:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c108:	79fb      	ldrb	r3, [r7, #7]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d105      	bne.n	800c11a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c10e:	683a      	ldr	r2, [r7, #0]
 800c110:	4907      	ldr	r1, [pc, #28]	@ (800c130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c112:	4808      	ldr	r0, [pc, #32]	@ (800c134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c114:	f7ff fda8 	bl	800bc68 <USBD_GetString>
 800c118:	e004      	b.n	800c124 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c11a:	683a      	ldr	r2, [r7, #0]
 800c11c:	4904      	ldr	r1, [pc, #16]	@ (800c130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c11e:	4805      	ldr	r0, [pc, #20]	@ (800c134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c120:	f7ff fda2 	bl	800bc68 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c124:	4b02      	ldr	r3, [pc, #8]	@ (800c130 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c126:	4618      	mov	r0, r3
 800c128:	3708      	adds	r7, #8
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	200019bc 	.word	0x200019bc
 800c134:	0800d4a8 	.word	0x0800d4a8

0800c138 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b084      	sub	sp, #16
 800c13c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c13e:	4b0f      	ldr	r3, [pc, #60]	@ (800c17c <Get_SerialNum+0x44>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c144:	4b0e      	ldr	r3, [pc, #56]	@ (800c180 <Get_SerialNum+0x48>)
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c14a:	4b0e      	ldr	r3, [pc, #56]	@ (800c184 <Get_SerialNum+0x4c>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c150:	68fa      	ldr	r2, [r7, #12]
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	4413      	add	r3, r2
 800c156:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d009      	beq.n	800c172 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c15e:	2208      	movs	r2, #8
 800c160:	4909      	ldr	r1, [pc, #36]	@ (800c188 <Get_SerialNum+0x50>)
 800c162:	68f8      	ldr	r0, [r7, #12]
 800c164:	f000 f814 	bl	800c190 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c168:	2204      	movs	r2, #4
 800c16a:	4908      	ldr	r1, [pc, #32]	@ (800c18c <Get_SerialNum+0x54>)
 800c16c:	68b8      	ldr	r0, [r7, #8]
 800c16e:	f000 f80f 	bl	800c190 <IntToUnicode>
  }
}
 800c172:	bf00      	nop
 800c174:	3710      	adds	r7, #16
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop
 800c17c:	1fff7a10 	.word	0x1fff7a10
 800c180:	1fff7a14 	.word	0x1fff7a14
 800c184:	1fff7a18 	.word	0x1fff7a18
 800c188:	20000156 	.word	0x20000156
 800c18c:	20000166 	.word	0x20000166

0800c190 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c190:	b480      	push	{r7}
 800c192:	b087      	sub	sp, #28
 800c194:	af00      	add	r7, sp, #0
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	4613      	mov	r3, r2
 800c19c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	75fb      	strb	r3, [r7, #23]
 800c1a6:	e027      	b.n	800c1f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	0f1b      	lsrs	r3, r3, #28
 800c1ac:	2b09      	cmp	r3, #9
 800c1ae:	d80b      	bhi.n	800c1c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	0f1b      	lsrs	r3, r3, #28
 800c1b4:	b2da      	uxtb	r2, r3
 800c1b6:	7dfb      	ldrb	r3, [r7, #23]
 800c1b8:	005b      	lsls	r3, r3, #1
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	440b      	add	r3, r1
 800c1c0:	3230      	adds	r2, #48	@ 0x30
 800c1c2:	b2d2      	uxtb	r2, r2
 800c1c4:	701a      	strb	r2, [r3, #0]
 800c1c6:	e00a      	b.n	800c1de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	0f1b      	lsrs	r3, r3, #28
 800c1cc:	b2da      	uxtb	r2, r3
 800c1ce:	7dfb      	ldrb	r3, [r7, #23]
 800c1d0:	005b      	lsls	r3, r3, #1
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	440b      	add	r3, r1
 800c1d8:	3237      	adds	r2, #55	@ 0x37
 800c1da:	b2d2      	uxtb	r2, r2
 800c1dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	011b      	lsls	r3, r3, #4
 800c1e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c1e4:	7dfb      	ldrb	r3, [r7, #23]
 800c1e6:	005b      	lsls	r3, r3, #1
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c1f2:	7dfb      	ldrb	r3, [r7, #23]
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	75fb      	strb	r3, [r7, #23]
 800c1f8:	7dfa      	ldrb	r2, [r7, #23]
 800c1fa:	79fb      	ldrb	r3, [r7, #7]
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d3d3      	bcc.n	800c1a8 <IntToUnicode+0x18>
  }
}
 800c200:	bf00      	nop
 800c202:	bf00      	nop
 800c204:	371c      	adds	r7, #28
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
	...

0800c210 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b08a      	sub	sp, #40	@ 0x28
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c218:	f107 0314 	add.w	r3, r7, #20
 800c21c:	2200      	movs	r2, #0
 800c21e:	601a      	str	r2, [r3, #0]
 800c220:	605a      	str	r2, [r3, #4]
 800c222:	609a      	str	r2, [r3, #8]
 800c224:	60da      	str	r2, [r3, #12]
 800c226:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c230:	d13a      	bne.n	800c2a8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c232:	2300      	movs	r3, #0
 800c234:	613b      	str	r3, [r7, #16]
 800c236:	4b1e      	ldr	r3, [pc, #120]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c23a:	4a1d      	ldr	r2, [pc, #116]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c23c:	f043 0301 	orr.w	r3, r3, #1
 800c240:	6313      	str	r3, [r2, #48]	@ 0x30
 800c242:	4b1b      	ldr	r3, [pc, #108]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c246:	f003 0301 	and.w	r3, r3, #1
 800c24a:	613b      	str	r3, [r7, #16]
 800c24c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c24e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c254:	2302      	movs	r3, #2
 800c256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c258:	2300      	movs	r3, #0
 800c25a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c25c:	2303      	movs	r3, #3
 800c25e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c260:	230a      	movs	r3, #10
 800c262:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c264:	f107 0314 	add.w	r3, r7, #20
 800c268:	4619      	mov	r1, r3
 800c26a:	4812      	ldr	r0, [pc, #72]	@ (800c2b4 <HAL_PCD_MspInit+0xa4>)
 800c26c:	f7f7 fe92 	bl	8003f94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c270:	4b0f      	ldr	r3, [pc, #60]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c274:	4a0e      	ldr	r2, [pc, #56]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c27a:	6353      	str	r3, [r2, #52]	@ 0x34
 800c27c:	2300      	movs	r3, #0
 800c27e:	60fb      	str	r3, [r7, #12]
 800c280:	4b0b      	ldr	r3, [pc, #44]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c284:	4a0a      	ldr	r2, [pc, #40]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c286:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c28a:	6453      	str	r3, [r2, #68]	@ 0x44
 800c28c:	4b08      	ldr	r3, [pc, #32]	@ (800c2b0 <HAL_PCD_MspInit+0xa0>)
 800c28e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c290:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c294:	60fb      	str	r3, [r7, #12]
 800c296:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800c298:	2200      	movs	r2, #0
 800c29a:	2102      	movs	r1, #2
 800c29c:	2043      	movs	r0, #67	@ 0x43
 800c29e:	f7f7 fa40 	bl	8003722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c2a2:	2043      	movs	r0, #67	@ 0x43
 800c2a4:	f7f7 fa59 	bl	800375a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c2a8:	bf00      	nop
 800c2aa:	3728      	adds	r7, #40	@ 0x28
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	40023800 	.word	0x40023800
 800c2b4:	40020000 	.word	0x40020000

0800c2b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	4610      	mov	r0, r2
 800c2d0:	f7fe fb53 	bl	800a97a <USBD_LL_SetupStage>
}
 800c2d4:	bf00      	nop
 800c2d6:	3708      	adds	r7, #8
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c2ee:	78fa      	ldrb	r2, [r7, #3]
 800c2f0:	6879      	ldr	r1, [r7, #4]
 800c2f2:	4613      	mov	r3, r2
 800c2f4:	00db      	lsls	r3, r3, #3
 800c2f6:	4413      	add	r3, r2
 800c2f8:	009b      	lsls	r3, r3, #2
 800c2fa:	440b      	add	r3, r1
 800c2fc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	78fb      	ldrb	r3, [r7, #3]
 800c304:	4619      	mov	r1, r3
 800c306:	f7fe fb8d 	bl	800aa24 <USBD_LL_DataOutStage>
}
 800c30a:	bf00      	nop
 800c30c:	3708      	adds	r7, #8
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}

0800c312 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c312:	b580      	push	{r7, lr}
 800c314:	b082      	sub	sp, #8
 800c316:	af00      	add	r7, sp, #0
 800c318:	6078      	str	r0, [r7, #4]
 800c31a:	460b      	mov	r3, r1
 800c31c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c324:	78fa      	ldrb	r2, [r7, #3]
 800c326:	6879      	ldr	r1, [r7, #4]
 800c328:	4613      	mov	r3, r2
 800c32a:	00db      	lsls	r3, r3, #3
 800c32c:	4413      	add	r3, r2
 800c32e:	009b      	lsls	r3, r3, #2
 800c330:	440b      	add	r3, r1
 800c332:	3320      	adds	r3, #32
 800c334:	681a      	ldr	r2, [r3, #0]
 800c336:	78fb      	ldrb	r3, [r7, #3]
 800c338:	4619      	mov	r1, r3
 800c33a:	f7fe fc2f 	bl	800ab9c <USBD_LL_DataInStage>
}
 800c33e:	bf00      	nop
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c346:	b580      	push	{r7, lr}
 800c348:	b082      	sub	sp, #8
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c354:	4618      	mov	r0, r3
 800c356:	f7fe fd73 	bl	800ae40 <USBD_LL_SOF>
}
 800c35a:	bf00      	nop
 800c35c:	3708      	adds	r7, #8
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}

0800c362 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c362:	b580      	push	{r7, lr}
 800c364:	b084      	sub	sp, #16
 800c366:	af00      	add	r7, sp, #0
 800c368:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c36a:	2301      	movs	r3, #1
 800c36c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	79db      	ldrb	r3, [r3, #7]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d102      	bne.n	800c37c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c376:	2300      	movs	r3, #0
 800c378:	73fb      	strb	r3, [r7, #15]
 800c37a:	e008      	b.n	800c38e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	79db      	ldrb	r3, [r3, #7]
 800c380:	2b02      	cmp	r3, #2
 800c382:	d102      	bne.n	800c38a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c384:	2301      	movs	r3, #1
 800c386:	73fb      	strb	r3, [r7, #15]
 800c388:	e001      	b.n	800c38e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c38a:	f7f6 fb68 	bl	8002a5e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c394:	7bfa      	ldrb	r2, [r7, #15]
 800c396:	4611      	mov	r1, r2
 800c398:	4618      	mov	r0, r3
 800c39a:	f7fe fd0d 	bl	800adb8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7fe fcb4 	bl	800ad12 <USBD_LL_Reset>
}
 800c3aa:	bf00      	nop
 800c3ac:	3710      	adds	r7, #16
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}
	...

0800c3b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b082      	sub	sp, #8
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7fe fd08 	bl	800add8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	6812      	ldr	r2, [r2, #0]
 800c3d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c3da:	f043 0301 	orr.w	r3, r3, #1
 800c3de:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	7adb      	ldrb	r3, [r3, #11]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d005      	beq.n	800c3f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c3e8:	4b04      	ldr	r3, [pc, #16]	@ (800c3fc <HAL_PCD_SuspendCallback+0x48>)
 800c3ea:	691b      	ldr	r3, [r3, #16]
 800c3ec:	4a03      	ldr	r2, [pc, #12]	@ (800c3fc <HAL_PCD_SuspendCallback+0x48>)
 800c3ee:	f043 0306 	orr.w	r3, r3, #6
 800c3f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c3f4:	bf00      	nop
 800c3f6:	3708      	adds	r7, #8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	e000ed00 	.word	0xe000ed00

0800c400 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c40e:	4618      	mov	r0, r3
 800c410:	f7fe fcfe 	bl	800ae10 <USBD_LL_Resume>
}
 800c414:	bf00      	nop
 800c416:	3708      	adds	r7, #8
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}

0800c41c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b082      	sub	sp, #8
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	460b      	mov	r3, r1
 800c426:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c42e:	78fa      	ldrb	r2, [r7, #3]
 800c430:	4611      	mov	r1, r2
 800c432:	4618      	mov	r0, r3
 800c434:	f7fe fd56 	bl	800aee4 <USBD_LL_IsoOUTIncomplete>
}
 800c438:	bf00      	nop
 800c43a:	3708      	adds	r7, #8
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd80      	pop	{r7, pc}

0800c440 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b082      	sub	sp, #8
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	460b      	mov	r3, r1
 800c44a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c452:	78fa      	ldrb	r2, [r7, #3]
 800c454:	4611      	mov	r1, r2
 800c456:	4618      	mov	r0, r3
 800c458:	f7fe fd12 	bl	800ae80 <USBD_LL_IsoINIncomplete>
}
 800c45c:	bf00      	nop
 800c45e:	3708      	adds	r7, #8
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b082      	sub	sp, #8
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c472:	4618      	mov	r0, r3
 800c474:	f7fe fd68 	bl	800af48 <USBD_LL_DevConnected>
}
 800c478:	bf00      	nop
 800c47a:	3708      	adds	r7, #8
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c48e:	4618      	mov	r0, r3
 800c490:	f7fe fd65 	bl	800af5e <USBD_LL_DevDisconnected>
}
 800c494:	bf00      	nop
 800c496:	3708      	adds	r7, #8
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d13c      	bne.n	800c526 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c4ac:	4a20      	ldr	r2, [pc, #128]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	4a1e      	ldr	r2, [pc, #120]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4b8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c4bc:	4b1c      	ldr	r3, [pc, #112]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c4c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c4c4:	4b1a      	ldr	r3, [pc, #104]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4c6:	2204      	movs	r2, #4
 800c4c8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c4ca:	4b19      	ldr	r3, [pc, #100]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c4d0:	4b17      	ldr	r3, [pc, #92]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c4d6:	4b16      	ldr	r3, [pc, #88]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4d8:	2202      	movs	r2, #2
 800c4da:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c4dc:	4b14      	ldr	r3, [pc, #80]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4de:	2200      	movs	r2, #0
 800c4e0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c4e2:	4b13      	ldr	r3, [pc, #76]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c4e8:	4b11      	ldr	r3, [pc, #68]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c4ee:	4b10      	ldr	r3, [pc, #64]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c4f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c4fa:	480d      	ldr	r0, [pc, #52]	@ (800c530 <USBD_LL_Init+0x94>)
 800c4fc:	f7f7 ff30 	bl	8004360 <HAL_PCD_Init>
 800c500:	4603      	mov	r3, r0
 800c502:	2b00      	cmp	r3, #0
 800c504:	d001      	beq.n	800c50a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c506:	f7f6 faaa 	bl	8002a5e <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c50a:	2180      	movs	r1, #128	@ 0x80
 800c50c:	4808      	ldr	r0, [pc, #32]	@ (800c530 <USBD_LL_Init+0x94>)
 800c50e:	f7f9 f95c 	bl	80057ca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c512:	2240      	movs	r2, #64	@ 0x40
 800c514:	2100      	movs	r1, #0
 800c516:	4806      	ldr	r0, [pc, #24]	@ (800c530 <USBD_LL_Init+0x94>)
 800c518:	f7f9 f910 	bl	800573c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c51c:	2280      	movs	r2, #128	@ 0x80
 800c51e:	2101      	movs	r1, #1
 800c520:	4803      	ldr	r0, [pc, #12]	@ (800c530 <USBD_LL_Init+0x94>)
 800c522:	f7f9 f90b 	bl	800573c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	20001bbc 	.word	0x20001bbc

0800c534 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b084      	sub	sp, #16
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c53c:	2300      	movs	r3, #0
 800c53e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c540:	2300      	movs	r3, #0
 800c542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7f8 f817 	bl	800457e <HAL_PCD_Start>
 800c550:	4603      	mov	r3, r0
 800c552:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c554:	7bfb      	ldrb	r3, [r7, #15]
 800c556:	4618      	mov	r0, r3
 800c558:	f000 f942 	bl	800c7e0 <USBD_Get_USB_Status>
 800c55c:	4603      	mov	r3, r0
 800c55e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c560:	7bbb      	ldrb	r3, [r7, #14]
}
 800c562:	4618      	mov	r0, r3
 800c564:	3710      	adds	r7, #16
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}

0800c56a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b084      	sub	sp, #16
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	4608      	mov	r0, r1
 800c574:	4611      	mov	r1, r2
 800c576:	461a      	mov	r2, r3
 800c578:	4603      	mov	r3, r0
 800c57a:	70fb      	strb	r3, [r7, #3]
 800c57c:	460b      	mov	r3, r1
 800c57e:	70bb      	strb	r3, [r7, #2]
 800c580:	4613      	mov	r3, r2
 800c582:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c584:	2300      	movs	r3, #0
 800c586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c588:	2300      	movs	r3, #0
 800c58a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c592:	78bb      	ldrb	r3, [r7, #2]
 800c594:	883a      	ldrh	r2, [r7, #0]
 800c596:	78f9      	ldrb	r1, [r7, #3]
 800c598:	f7f8 fceb 	bl	8004f72 <HAL_PCD_EP_Open>
 800c59c:	4603      	mov	r3, r0
 800c59e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5a0:	7bfb      	ldrb	r3, [r7, #15]
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f000 f91c 	bl	800c7e0 <USBD_Get_USB_Status>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3710      	adds	r7, #16
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5b6:	b580      	push	{r7, lr}
 800c5b8:	b084      	sub	sp, #16
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
 800c5be:	460b      	mov	r3, r1
 800c5c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c5d0:	78fa      	ldrb	r2, [r7, #3]
 800c5d2:	4611      	mov	r1, r2
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7f8 fd36 	bl	8005046 <HAL_PCD_EP_Close>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5de:	7bfb      	ldrb	r3, [r7, #15]
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f000 f8fd 	bl	800c7e0 <USBD_Get_USB_Status>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	460b      	mov	r3, r1
 800c5fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c600:	2300      	movs	r3, #0
 800c602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c604:	2300      	movs	r3, #0
 800c606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c60e:	78fa      	ldrb	r2, [r7, #3]
 800c610:	4611      	mov	r1, r2
 800c612:	4618      	mov	r0, r3
 800c614:	f7f8 fdee 	bl	80051f4 <HAL_PCD_EP_SetStall>
 800c618:	4603      	mov	r3, r0
 800c61a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c61c:	7bfb      	ldrb	r3, [r7, #15]
 800c61e:	4618      	mov	r0, r3
 800c620:	f000 f8de 	bl	800c7e0 <USBD_Get_USB_Status>
 800c624:	4603      	mov	r3, r0
 800c626:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c628:	7bbb      	ldrb	r3, [r7, #14]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c632:	b580      	push	{r7, lr}
 800c634:	b084      	sub	sp, #16
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
 800c63a:	460b      	mov	r3, r1
 800c63c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c63e:	2300      	movs	r3, #0
 800c640:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c642:	2300      	movs	r3, #0
 800c644:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c64c:	78fa      	ldrb	r2, [r7, #3]
 800c64e:	4611      	mov	r1, r2
 800c650:	4618      	mov	r0, r3
 800c652:	f7f8 fe32 	bl	80052ba <HAL_PCD_EP_ClrStall>
 800c656:	4603      	mov	r3, r0
 800c658:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c65a:	7bfb      	ldrb	r3, [r7, #15]
 800c65c:	4618      	mov	r0, r3
 800c65e:	f000 f8bf 	bl	800c7e0 <USBD_Get_USB_Status>
 800c662:	4603      	mov	r3, r0
 800c664:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c666:	7bbb      	ldrb	r3, [r7, #14]
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c670:	b480      	push	{r7}
 800c672:	b085      	sub	sp, #20
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	460b      	mov	r3, r1
 800c67a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c682:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	da0b      	bge.n	800c6a4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c68c:	78fb      	ldrb	r3, [r7, #3]
 800c68e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c692:	68f9      	ldr	r1, [r7, #12]
 800c694:	4613      	mov	r3, r2
 800c696:	00db      	lsls	r3, r3, #3
 800c698:	4413      	add	r3, r2
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	440b      	add	r3, r1
 800c69e:	3316      	adds	r3, #22
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	e00b      	b.n	800c6bc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c6a4:	78fb      	ldrb	r3, [r7, #3]
 800c6a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c6aa:	68f9      	ldr	r1, [r7, #12]
 800c6ac:	4613      	mov	r3, r2
 800c6ae:	00db      	lsls	r3, r3, #3
 800c6b0:	4413      	add	r3, r2
 800c6b2:	009b      	lsls	r3, r3, #2
 800c6b4:	440b      	add	r3, r1
 800c6b6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c6ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3714      	adds	r7, #20
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c6:	4770      	bx	lr

0800c6c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c6e2:	78fa      	ldrb	r2, [r7, #3]
 800c6e4:	4611      	mov	r1, r2
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	f7f8 fc1f 	bl	8004f2a <HAL_PCD_SetAddress>
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6f0:	7bfb      	ldrb	r3, [r7, #15]
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f000 f874 	bl	800c7e0 <USBD_Get_USB_Status>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3710      	adds	r7, #16
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}

0800c706 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c706:	b580      	push	{r7, lr}
 800c708:	b086      	sub	sp, #24
 800c70a:	af00      	add	r7, sp, #0
 800c70c:	60f8      	str	r0, [r7, #12]
 800c70e:	607a      	str	r2, [r7, #4]
 800c710:	603b      	str	r3, [r7, #0]
 800c712:	460b      	mov	r3, r1
 800c714:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c716:	2300      	movs	r3, #0
 800c718:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c71a:	2300      	movs	r3, #0
 800c71c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c724:	7af9      	ldrb	r1, [r7, #11]
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	687a      	ldr	r2, [r7, #4]
 800c72a:	f7f8 fd29 	bl	8005180 <HAL_PCD_EP_Transmit>
 800c72e:	4603      	mov	r3, r0
 800c730:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c732:	7dfb      	ldrb	r3, [r7, #23]
 800c734:	4618      	mov	r0, r3
 800c736:	f000 f853 	bl	800c7e0 <USBD_Get_USB_Status>
 800c73a:	4603      	mov	r3, r0
 800c73c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c73e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c740:	4618      	mov	r0, r3
 800c742:	3718      	adds	r7, #24
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}

0800c748 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b086      	sub	sp, #24
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	60f8      	str	r0, [r7, #12]
 800c750:	607a      	str	r2, [r7, #4]
 800c752:	603b      	str	r3, [r7, #0]
 800c754:	460b      	mov	r3, r1
 800c756:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c758:	2300      	movs	r3, #0
 800c75a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c75c:	2300      	movs	r3, #0
 800c75e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c766:	7af9      	ldrb	r1, [r7, #11]
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	f7f8 fcb5 	bl	80050da <HAL_PCD_EP_Receive>
 800c770:	4603      	mov	r3, r0
 800c772:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c774:	7dfb      	ldrb	r3, [r7, #23]
 800c776:	4618      	mov	r0, r3
 800c778:	f000 f832 	bl	800c7e0 <USBD_Get_USB_Status>
 800c77c:	4603      	mov	r3, r0
 800c77e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c780:	7dbb      	ldrb	r3, [r7, #22]
}
 800c782:	4618      	mov	r0, r3
 800c784:	3718      	adds	r7, #24
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b082      	sub	sp, #8
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
 800c792:	460b      	mov	r3, r1
 800c794:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c79c:	78fa      	ldrb	r2, [r7, #3]
 800c79e:	4611      	mov	r1, r2
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7f8 fcd5 	bl	8005150 <HAL_PCD_EP_GetRxCount>
 800c7a6:	4603      	mov	r3, r0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b083      	sub	sp, #12
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c7b8:	4b03      	ldr	r3, [pc, #12]	@ (800c7c8 <USBD_static_malloc+0x18>)
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	370c      	adds	r7, #12
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c4:	4770      	bx	lr
 800c7c6:	bf00      	nop
 800c7c8:	200020a0 	.word	0x200020a0

0800c7cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b083      	sub	sp, #12
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]

}
 800c7d4:	bf00      	nop
 800c7d6:	370c      	adds	r7, #12
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr

0800c7e0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b085      	sub	sp, #20
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c7ee:	79fb      	ldrb	r3, [r7, #7]
 800c7f0:	2b03      	cmp	r3, #3
 800c7f2:	d817      	bhi.n	800c824 <USBD_Get_USB_Status+0x44>
 800c7f4:	a201      	add	r2, pc, #4	@ (adr r2, 800c7fc <USBD_Get_USB_Status+0x1c>)
 800c7f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7fa:	bf00      	nop
 800c7fc:	0800c80d 	.word	0x0800c80d
 800c800:	0800c813 	.word	0x0800c813
 800c804:	0800c819 	.word	0x0800c819
 800c808:	0800c81f 	.word	0x0800c81f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c80c:	2300      	movs	r3, #0
 800c80e:	73fb      	strb	r3, [r7, #15]
    break;
 800c810:	e00b      	b.n	800c82a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c812:	2303      	movs	r3, #3
 800c814:	73fb      	strb	r3, [r7, #15]
    break;
 800c816:	e008      	b.n	800c82a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c818:	2301      	movs	r3, #1
 800c81a:	73fb      	strb	r3, [r7, #15]
    break;
 800c81c:	e005      	b.n	800c82a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c81e:	2303      	movs	r3, #3
 800c820:	73fb      	strb	r3, [r7, #15]
    break;
 800c822:	e002      	b.n	800c82a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c824:	2303      	movs	r3, #3
 800c826:	73fb      	strb	r3, [r7, #15]
    break;
 800c828:	bf00      	nop
  }
  return usb_status;
 800c82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3714      	adds	r7, #20
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <HMI_Init>:




void HMI_Init(void)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	af00      	add	r7, sp, #0
	//HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c83c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c840:	4903      	ldr	r1, [pc, #12]	@ (800c850 <HMI_Init+0x18>)
 800c842:	4804      	ldr	r0, [pc, #16]	@ (800c854 <HMI_Init+0x1c>)
 800c844:	f7fa fea9 	bl	800759a <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800c848:	f7f6 f90f 	bl	8002a6a <Init_hmi>
}
 800c84c:	bf00      	nop
 800c84e:	bd80      	pop	{r7, pc}
 800c850:	200022c0 	.word	0x200022c0
 800c854:	20000538 	.word	0x20000538

0800c858 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b084      	sub	sp, #16
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	460b      	mov	r3, r1
 800c862:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800c864:	887b      	ldrh	r3, [r7, #2]
 800c866:	3b02      	subs	r3, #2
 800c868:	687a      	ldr	r2, [r7, #4]
 800c86a:	4413      	add	r3, r2
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800c870:	887b      	ldrh	r3, [r7, #2]
 800c872:	3b01      	subs	r3, #1
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	4413      	add	r3, r2
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800c87c:	7bbb      	ldrb	r3, [r7, #14]
 800c87e:	b29b      	uxth	r3, r3
 800c880:	021b      	lsls	r3, r3, #8
 800c882:	b29a      	uxth	r2, r3
 800c884:	7bfb      	ldrb	r3, [r7, #15]
 800c886:	b29b      	uxth	r3, r3
 800c888:	4313      	orrs	r3, r2
 800c88a:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800c88c:	887b      	ldrh	r3, [r7, #2]
 800c88e:	3b02      	subs	r3, #2
 800c890:	b29b      	uxth	r3, r3
 800c892:	4619      	mov	r1, r3
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 fd7d 	bl	800d394 <crc16>
 800c89a:	4603      	mov	r3, r0
 800c89c:	461a      	mov	r2, r3
 800c89e:	89bb      	ldrh	r3, [r7, #12]
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d105      	bne.n	800c8b0 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	2b01      	cmp	r3, #1
 800c8aa:	d101      	bne.n	800c8b0 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	e000      	b.n	800c8b2 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800c8b0:	2300      	movs	r3, #0
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3710      	adds	r7, #16
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	bd80      	pop	{r7, pc}
	...

0800c8bc <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4a2c      	ldr	r2, [pc, #176]	@ (800c980 <HAL_UARTEx_RxEventCallback+0xc4>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d152      	bne.n	800c978 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800c8d2:	887b      	ldrh	r3, [r7, #2]
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	482b      	ldr	r0, [pc, #172]	@ (800c984 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c8d8:	f7ff ffbe 	bl	800c858 <DecodeModbusRtu>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d044      	beq.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800c8e2:	4b28      	ldr	r3, [pc, #160]	@ (800c984 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c8e4:	785b      	ldrb	r3, [r3, #1]
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	2b0f      	cmp	r3, #15
 800c8ea:	d83b      	bhi.n	800c964 <HAL_UARTEx_RxEventCallback+0xa8>
 800c8ec:	a201      	add	r2, pc, #4	@ (adr r2, 800c8f4 <HAL_UARTEx_RxEventCallback+0x38>)
 800c8ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f2:	bf00      	nop
 800c8f4:	0800c941 	.word	0x0800c941
 800c8f8:	0800c947 	.word	0x0800c947
 800c8fc:	0800c935 	.word	0x0800c935
 800c900:	0800c93b 	.word	0x0800c93b
 800c904:	0800c959 	.word	0x0800c959
 800c908:	0800c94d 	.word	0x0800c94d
 800c90c:	0800c965 	.word	0x0800c965
 800c910:	0800c965 	.word	0x0800c965
 800c914:	0800c965 	.word	0x0800c965
 800c918:	0800c965 	.word	0x0800c965
 800c91c:	0800c965 	.word	0x0800c965
 800c920:	0800c965 	.word	0x0800c965
 800c924:	0800c965 	.word	0x0800c965
 800c928:	0800c965 	.word	0x0800c965
 800c92c:	0800c95f 	.word	0x0800c95f
 800c930:	0800c953 	.word	0x0800c953
					case 0x03:
						readHoldingRegs();
 800c934:	f000 f8f0 	bl	800cb18 <readHoldingRegs>
						break;
 800c938:	e018      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800c93a:	f000 f95f 	bl	800cbfc <readInputRegs>
						break;
 800c93e:	e015      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800c940:	f000 f9ce 	bl	800cce0 <readCoils>
						break;
 800c944:	e012      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800c946:	f000 fa7b 	bl	800ce40 <readInputs>
						break;
 800c94a:	e00f      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800c94c:	f000 fba4 	bl	800d098 <writeSingleReg>
						break;
 800c950:	e00c      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800c952:	f000 fb25 	bl	800cfa0 <writeHoldingRegs>
						break;
 800c956:	e009      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800c958:	f000 fbe8 	bl	800d12c <writeSingleCoil>
						break;
 800c95c:	e006      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800c95e:	f000 fc61 	bl	800d224 <writeMultiCoils>
						break;
 800c962:	e003      	b.n	800c96c <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800c964:	2001      	movs	r0, #1
 800c966:	f000 f8b7 	bl	800cad8 <modbusException>
						break;
 800c96a:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c96c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c970:	4904      	ldr	r1, [pc, #16]	@ (800c984 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c972:	4805      	ldr	r0, [pc, #20]	@ (800c988 <HAL_UARTEx_RxEventCallback+0xcc>)
 800c974:	f7fa fe11 	bl	800759a <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800c978:	bf00      	nop
 800c97a:	3708      	adds	r7, #8
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}
 800c980:	40004400 	.word	0x40004400
 800c984:	200022c0 	.word	0x200022c0
 800c988:	20000538 	.word	0x20000538

0800c98c <Update_Input_Register>:
Tab_Control_t* Main_controler = (Tab_Control_t*)&Coils_Database[0];
Control_motor_t* Control_motor = (Control_motor_t*)&Coils_Database[1];
Tray2D * Point2D_Tray1 = (Tray2D *)&Holding_Registers_Database[12];

void Update_Input_Register(uint8_t index, uint16_t toa_do,uint16_t toc_do, uint16_t state )
{
 800c98c:	b490      	push	{r4, r7}
 800c98e:	b082      	sub	sp, #8
 800c990:	af00      	add	r7, sp, #0
 800c992:	4604      	mov	r4, r0
 800c994:	4608      	mov	r0, r1
 800c996:	4611      	mov	r1, r2
 800c998:	461a      	mov	r2, r3
 800c99a:	4623      	mov	r3, r4
 800c99c:	71fb      	strb	r3, [r7, #7]
 800c99e:	4603      	mov	r3, r0
 800c9a0:	80bb      	strh	r3, [r7, #4]
 800c9a2:	460b      	mov	r3, r1
 800c9a4:	807b      	strh	r3, [r7, #2]
 800c9a6:	4613      	mov	r3, r2
 800c9a8:	803b      	strh	r3, [r7, #0]
	Input_Registers_Database[index]=toa_do;
 800c9aa:	79fb      	ldrb	r3, [r7, #7]
 800c9ac:	490a      	ldr	r1, [pc, #40]	@ (800c9d8 <Update_Input_Register+0x4c>)
 800c9ae:	88ba      	ldrh	r2, [r7, #4]
 800c9b0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 1]=toc_do;
 800c9b4:	79fb      	ldrb	r3, [r7, #7]
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	4907      	ldr	r1, [pc, #28]	@ (800c9d8 <Update_Input_Register+0x4c>)
 800c9ba:	887a      	ldrh	r2, [r7, #2]
 800c9bc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 2]=state;
 800c9c0:	79fb      	ldrb	r3, [r7, #7]
 800c9c2:	3302      	adds	r3, #2
 800c9c4:	4904      	ldr	r1, [pc, #16]	@ (800c9d8 <Update_Input_Register+0x4c>)
 800c9c6:	883a      	ldrh	r2, [r7, #0]
 800c9c8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800c9cc:	bf00      	nop
 800c9ce:	3708      	adds	r7, #8
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bc90      	pop	{r4, r7}
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	2000258c 	.word	0x2000258c

0800c9dc <Get_Coild>:
uint8_t Get_Coild(uint8_t index)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b083      	sub	sp, #12
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800c9e6:	79fb      	ldrb	r3, [r7, #7]
 800c9e8:	2b32      	cmp	r3, #50	@ 0x32
 800c9ea:	d901      	bls.n	800c9f0 <Get_Coild+0x14>
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	e002      	b.n	800c9f6 <Get_Coild+0x1a>
	return Coils_Database[index];
 800c9f0:	79fb      	ldrb	r3, [r7, #7]
 800c9f2:	4a04      	ldr	r2, [pc, #16]	@ (800ca04 <Get_Coild+0x28>)
 800c9f4:	5cd3      	ldrb	r3, [r2, r3]
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	370c      	adds	r7, #12
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca00:	4770      	bx	lr
 800ca02:	bf00      	nop
 800ca04:	20002524 	.word	0x20002524

0800ca08 <Set_Inputs_Database>:
void Set_Inputs_Database(uint8_t index,uint8_t data)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b083      	sub	sp, #12
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	4603      	mov	r3, r0
 800ca10:	460a      	mov	r2, r1
 800ca12:	71fb      	strb	r3, [r7, #7]
 800ca14:	4613      	mov	r3, r2
 800ca16:	71bb      	strb	r3, [r7, #6]
	Inputs_Database[index]=data;
 800ca18:	79fb      	ldrb	r3, [r7, #7]
 800ca1a:	4904      	ldr	r1, [pc, #16]	@ (800ca2c <Set_Inputs_Database+0x24>)
 800ca1c:	79ba      	ldrb	r2, [r7, #6]
 800ca1e:	54ca      	strb	r2, [r1, r3]
}
 800ca20:	bf00      	nop
 800ca22:	370c      	adds	r7, #12
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr
 800ca2c:	20002558 	.word	0x20002558

0800ca30 <Get_Holding_Registers>:
uint16_t Get_Holding_Registers(uint8_t index)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	4603      	mov	r3, r0
 800ca38:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800ca3a:	79fb      	ldrb	r3, [r7, #7]
 800ca3c:	2b32      	cmp	r3, #50	@ 0x32
 800ca3e:	d901      	bls.n	800ca44 <Get_Holding_Registers+0x14>
 800ca40:	2300      	movs	r3, #0
 800ca42:	e003      	b.n	800ca4c <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800ca44:	79fb      	ldrb	r3, [r7, #7]
 800ca46:	4a04      	ldr	r2, [pc, #16]	@ (800ca58 <Get_Holding_Registers+0x28>)
 800ca48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	200024c0 	.word	0x200024c0

0800ca5c <Reset_Oxis>:
void Reset_Oxis(void)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	af00      	add	r7, sp, #0
	Holding_Registers_Database[0]=0x00U;
 800ca60:	4b06      	ldr	r3, [pc, #24]	@ (800ca7c <Reset_Oxis+0x20>)
 800ca62:	2200      	movs	r2, #0
 800ca64:	801a      	strh	r2, [r3, #0]
	Holding_Registers_Database[3]=0x00U;
 800ca66:	4b05      	ldr	r3, [pc, #20]	@ (800ca7c <Reset_Oxis+0x20>)
 800ca68:	2200      	movs	r2, #0
 800ca6a:	80da      	strh	r2, [r3, #6]
	Holding_Registers_Database[6]=0x00U;
 800ca6c:	4b03      	ldr	r3, [pc, #12]	@ (800ca7c <Reset_Oxis+0x20>)
 800ca6e:	2200      	movs	r2, #0
 800ca70:	819a      	strh	r2, [r3, #12]
}
 800ca72:	bf00      	nop
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr
 800ca7c:	200024c0 	.word	0x200024c0

0800ca80 <sendData>:
void Reset_Tray(uint8_t index)
{
	Coils_Database[index] = 0x00U;
}
void sendData (uint8_t *data, int size)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b084      	sub	sp, #16
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	b29b      	uxth	r3, r3
 800ca8e:	4619      	mov	r1, r3
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 fc7f 	bl	800d394 <crc16>
 800ca96:	4603      	mov	r3, r0
 800ca98:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	4413      	add	r3, r2
 800caa0:	89fa      	ldrh	r2, [r7, #14]
 800caa2:	b2d2      	uxtb	r2, r2
 800caa4:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800caa6:	89fb      	ldrh	r3, [r7, #14]
 800caa8:	0a1b      	lsrs	r3, r3, #8
 800caaa:	b299      	uxth	r1, r3
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	3301      	adds	r3, #1
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	4413      	add	r3, r2
 800cab4:	b2ca      	uxtb	r2, r1
 800cab6:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	b29b      	uxth	r3, r3
 800cabc:	3302      	adds	r3, #2
 800cabe:	b29a      	uxth	r2, r3
 800cac0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cac4:	6879      	ldr	r1, [r7, #4]
 800cac6:	4803      	ldr	r0, [pc, #12]	@ (800cad4 <sendData+0x54>)
 800cac8:	f7fa fcdc 	bl	8007484 <HAL_UART_Transmit>
}
 800cacc:	bf00      	nop
 800cace:	3710      	adds	r7, #16
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}
 800cad4:	20000538 	.word	0x20000538

0800cad8 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
 800cade:	4603      	mov	r3, r0
 800cae0:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800cae2:	4b0b      	ldr	r3, [pc, #44]	@ (800cb10 <modbusException+0x38>)
 800cae4:	781a      	ldrb	r2, [r3, #0]
 800cae6:	4b0b      	ldr	r3, [pc, #44]	@ (800cb14 <modbusException+0x3c>)
 800cae8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800caea:	4b09      	ldr	r3, [pc, #36]	@ (800cb10 <modbusException+0x38>)
 800caec:	785b      	ldrb	r3, [r3, #1]
 800caee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800caf2:	b2da      	uxtb	r2, r3
 800caf4:	4b07      	ldr	r3, [pc, #28]	@ (800cb14 <modbusException+0x3c>)
 800caf6:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800caf8:	4a06      	ldr	r2, [pc, #24]	@ (800cb14 <modbusException+0x3c>)
 800cafa:	79fb      	ldrb	r3, [r7, #7]
 800cafc:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800cafe:	2103      	movs	r1, #3
 800cb00:	4804      	ldr	r0, [pc, #16]	@ (800cb14 <modbusException+0x3c>)
 800cb02:	f7ff ffbd 	bl	800ca80 <sendData>
}
 800cb06:	bf00      	nop
 800cb08:	3708      	adds	r7, #8
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	200022c0 	.word	0x200022c0
 800cb14:	200023c0 	.word	0x200023c0

0800cb18 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cb1e:	4b34      	ldr	r3, [pc, #208]	@ (800cbf0 <readHoldingRegs+0xd8>)
 800cb20:	789b      	ldrb	r3, [r3, #2]
 800cb22:	021b      	lsls	r3, r3, #8
 800cb24:	b21a      	sxth	r2, r3
 800cb26:	4b32      	ldr	r3, [pc, #200]	@ (800cbf0 <readHoldingRegs+0xd8>)
 800cb28:	78db      	ldrb	r3, [r3, #3]
 800cb2a:	b21b      	sxth	r3, r3
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	b21b      	sxth	r3, r3
 800cb30:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cb32:	4b2f      	ldr	r3, [pc, #188]	@ (800cbf0 <readHoldingRegs+0xd8>)
 800cb34:	791b      	ldrb	r3, [r3, #4]
 800cb36:	021b      	lsls	r3, r3, #8
 800cb38:	b21a      	sxth	r2, r3
 800cb3a:	4b2d      	ldr	r3, [pc, #180]	@ (800cbf0 <readHoldingRegs+0xd8>)
 800cb3c:	795b      	ldrb	r3, [r3, #5]
 800cb3e:	b21b      	sxth	r3, r3
 800cb40:	4313      	orrs	r3, r2
 800cb42:	b21b      	sxth	r3, r3
 800cb44:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800cb46:	887b      	ldrh	r3, [r7, #2]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d002      	beq.n	800cb52 <readHoldingRegs+0x3a>
 800cb4c:	887b      	ldrh	r3, [r7, #2]
 800cb4e:	2b7d      	cmp	r3, #125	@ 0x7d
 800cb50:	d904      	bls.n	800cb5c <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cb52:	2003      	movs	r0, #3
 800cb54:	f7ff ffc0 	bl	800cad8 <modbusException>
		return 0;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	e044      	b.n	800cbe6 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cb5c:	89fa      	ldrh	r2, [r7, #14]
 800cb5e:	887b      	ldrh	r3, [r7, #2]
 800cb60:	4413      	add	r3, r2
 800cb62:	b29b      	uxth	r3, r3
 800cb64:	3b01      	subs	r3, #1
 800cb66:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cb68:	883b      	ldrh	r3, [r7, #0]
 800cb6a:	2b31      	cmp	r3, #49	@ 0x31
 800cb6c:	d904      	bls.n	800cb78 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cb6e:	2002      	movs	r0, #2
 800cb70:	f7ff ffb2 	bl	800cad8 <modbusException>
		return 0;
 800cb74:	2300      	movs	r3, #0
 800cb76:	e036      	b.n	800cbe6 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cb78:	4b1e      	ldr	r3, [pc, #120]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cb7e:	4b1c      	ldr	r3, [pc, #112]	@ (800cbf0 <readHoldingRegs+0xd8>)
 800cb80:	785a      	ldrb	r2, [r3, #1]
 800cb82:	4b1c      	ldr	r3, [pc, #112]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cb84:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800cb86:	887b      	ldrh	r3, [r7, #2]
 800cb88:	b2db      	uxtb	r3, r3
 800cb8a:	005b      	lsls	r3, r3, #1
 800cb8c:	b2da      	uxtb	r2, r3
 800cb8e:	4b19      	ldr	r3, [pc, #100]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cb90:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cb92:	2303      	movs	r3, #3
 800cb94:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cb96:	2300      	movs	r3, #0
 800cb98:	607b      	str	r3, [r7, #4]
 800cb9a:	e01b      	b.n	800cbd4 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cb9c:	89fb      	ldrh	r3, [r7, #14]
 800cb9e:	4a16      	ldr	r2, [pc, #88]	@ (800cbf8 <readHoldingRegs+0xe0>)
 800cba0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cba4:	0a1b      	lsrs	r3, r3, #8
 800cba6:	b299      	uxth	r1, r3
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	1c5a      	adds	r2, r3, #1
 800cbac:	60ba      	str	r2, [r7, #8]
 800cbae:	b2c9      	uxtb	r1, r1
 800cbb0:	4a10      	ldr	r2, [pc, #64]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cbb2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cbb4:	89fb      	ldrh	r3, [r7, #14]
 800cbb6:	4a10      	ldr	r2, [pc, #64]	@ (800cbf8 <readHoldingRegs+0xe0>)
 800cbb8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	1c5a      	adds	r2, r3, #1
 800cbc0:	60ba      	str	r2, [r7, #8]
 800cbc2:	b2c9      	uxtb	r1, r1
 800cbc4:	4a0b      	ldr	r2, [pc, #44]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cbc6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cbc8:	89fb      	ldrh	r3, [r7, #14]
 800cbca:	3301      	adds	r3, #1
 800cbcc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	3301      	adds	r3, #1
 800cbd2:	607b      	str	r3, [r7, #4]
 800cbd4:	887b      	ldrh	r3, [r7, #2]
 800cbd6:	687a      	ldr	r2, [r7, #4]
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	dbdf      	blt.n	800cb9c <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cbdc:	68b9      	ldr	r1, [r7, #8]
 800cbde:	4805      	ldr	r0, [pc, #20]	@ (800cbf4 <readHoldingRegs+0xdc>)
 800cbe0:	f7ff ff4e 	bl	800ca80 <sendData>
	return 1;   // success
 800cbe4:	2301      	movs	r3, #1
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	200022c0 	.word	0x200022c0
 800cbf4:	200023c0 	.word	0x200023c0
 800cbf8:	200024c0 	.word	0x200024c0

0800cbfc <readInputRegs>:

uint8_t readInputRegs (void)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b084      	sub	sp, #16
 800cc00:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cc02:	4b34      	ldr	r3, [pc, #208]	@ (800ccd4 <readInputRegs+0xd8>)
 800cc04:	789b      	ldrb	r3, [r3, #2]
 800cc06:	021b      	lsls	r3, r3, #8
 800cc08:	b21a      	sxth	r2, r3
 800cc0a:	4b32      	ldr	r3, [pc, #200]	@ (800ccd4 <readInputRegs+0xd8>)
 800cc0c:	78db      	ldrb	r3, [r3, #3]
 800cc0e:	b21b      	sxth	r3, r3
 800cc10:	4313      	orrs	r3, r2
 800cc12:	b21b      	sxth	r3, r3
 800cc14:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cc16:	4b2f      	ldr	r3, [pc, #188]	@ (800ccd4 <readInputRegs+0xd8>)
 800cc18:	791b      	ldrb	r3, [r3, #4]
 800cc1a:	021b      	lsls	r3, r3, #8
 800cc1c:	b21a      	sxth	r2, r3
 800cc1e:	4b2d      	ldr	r3, [pc, #180]	@ (800ccd4 <readInputRegs+0xd8>)
 800cc20:	795b      	ldrb	r3, [r3, #5]
 800cc22:	b21b      	sxth	r3, r3
 800cc24:	4313      	orrs	r3, r2
 800cc26:	b21b      	sxth	r3, r3
 800cc28:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800cc2a:	887b      	ldrh	r3, [r7, #2]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d002      	beq.n	800cc36 <readInputRegs+0x3a>
 800cc30:	887b      	ldrh	r3, [r7, #2]
 800cc32:	2b7d      	cmp	r3, #125	@ 0x7d
 800cc34:	d904      	bls.n	800cc40 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cc36:	2003      	movs	r0, #3
 800cc38:	f7ff ff4e 	bl	800cad8 <modbusException>
		return 0;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e044      	b.n	800ccca <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cc40:	89fa      	ldrh	r2, [r7, #14]
 800cc42:	887b      	ldrh	r3, [r7, #2]
 800cc44:	4413      	add	r3, r2
 800cc46:	b29b      	uxth	r3, r3
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cc4c:	883b      	ldrh	r3, [r7, #0]
 800cc4e:	2b31      	cmp	r3, #49	@ 0x31
 800cc50:	d904      	bls.n	800cc5c <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cc52:	2002      	movs	r0, #2
 800cc54:	f7ff ff40 	bl	800cad8 <modbusException>
		return 0;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	e036      	b.n	800ccca <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cc5c:	4b1e      	ldr	r3, [pc, #120]	@ (800ccd8 <readInputRegs+0xdc>)
 800cc5e:	2201      	movs	r2, #1
 800cc60:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cc62:	4b1c      	ldr	r3, [pc, #112]	@ (800ccd4 <readInputRegs+0xd8>)
 800cc64:	785a      	ldrb	r2, [r3, #1]
 800cc66:	4b1c      	ldr	r3, [pc, #112]	@ (800ccd8 <readInputRegs+0xdc>)
 800cc68:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800cc6a:	887b      	ldrh	r3, [r7, #2]
 800cc6c:	b2db      	uxtb	r3, r3
 800cc6e:	005b      	lsls	r3, r3, #1
 800cc70:	b2da      	uxtb	r2, r3
 800cc72:	4b19      	ldr	r3, [pc, #100]	@ (800ccd8 <readInputRegs+0xdc>)
 800cc74:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cc76:	2303      	movs	r3, #3
 800cc78:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	607b      	str	r3, [r7, #4]
 800cc7e:	e01b      	b.n	800ccb8 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cc80:	89fb      	ldrh	r3, [r7, #14]
 800cc82:	4a16      	ldr	r2, [pc, #88]	@ (800ccdc <readInputRegs+0xe0>)
 800cc84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc88:	0a1b      	lsrs	r3, r3, #8
 800cc8a:	b299      	uxth	r1, r3
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	1c5a      	adds	r2, r3, #1
 800cc90:	60ba      	str	r2, [r7, #8]
 800cc92:	b2c9      	uxtb	r1, r1
 800cc94:	4a10      	ldr	r2, [pc, #64]	@ (800ccd8 <readInputRegs+0xdc>)
 800cc96:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cc98:	89fb      	ldrh	r3, [r7, #14]
 800cc9a:	4a10      	ldr	r2, [pc, #64]	@ (800ccdc <readInputRegs+0xe0>)
 800cc9c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	1c5a      	adds	r2, r3, #1
 800cca4:	60ba      	str	r2, [r7, #8]
 800cca6:	b2c9      	uxtb	r1, r1
 800cca8:	4a0b      	ldr	r2, [pc, #44]	@ (800ccd8 <readInputRegs+0xdc>)
 800ccaa:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800ccac:	89fb      	ldrh	r3, [r7, #14]
 800ccae:	3301      	adds	r3, #1
 800ccb0:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	3301      	adds	r3, #1
 800ccb6:	607b      	str	r3, [r7, #4]
 800ccb8:	887b      	ldrh	r3, [r7, #2]
 800ccba:	687a      	ldr	r2, [r7, #4]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	dbdf      	blt.n	800cc80 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ccc0:	68b9      	ldr	r1, [r7, #8]
 800ccc2:	4805      	ldr	r0, [pc, #20]	@ (800ccd8 <readInputRegs+0xdc>)
 800ccc4:	f7ff fedc 	bl	800ca80 <sendData>
	return 1;   // success
 800ccc8:	2301      	movs	r3, #1
}
 800ccca:	4618      	mov	r0, r3
 800cccc:	3710      	adds	r7, #16
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	200022c0 	.word	0x200022c0
 800ccd8:	200023c0 	.word	0x200023c0
 800ccdc:	2000258c 	.word	0x2000258c

0800cce0 <readCoils>:

uint8_t readCoils (void)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b088      	sub	sp, #32
 800cce4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cce6:	4b53      	ldr	r3, [pc, #332]	@ (800ce34 <readCoils+0x154>)
 800cce8:	789b      	ldrb	r3, [r3, #2]
 800ccea:	021b      	lsls	r3, r3, #8
 800ccec:	b21a      	sxth	r2, r3
 800ccee:	4b51      	ldr	r3, [pc, #324]	@ (800ce34 <readCoils+0x154>)
 800ccf0:	78db      	ldrb	r3, [r3, #3]
 800ccf2:	b21b      	sxth	r3, r3
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	b21b      	sxth	r3, r3
 800ccf8:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ccfa:	4b4e      	ldr	r3, [pc, #312]	@ (800ce34 <readCoils+0x154>)
 800ccfc:	791b      	ldrb	r3, [r3, #4]
 800ccfe:	021b      	lsls	r3, r3, #8
 800cd00:	b21a      	sxth	r2, r3
 800cd02:	4b4c      	ldr	r3, [pc, #304]	@ (800ce34 <readCoils+0x154>)
 800cd04:	795b      	ldrb	r3, [r3, #5]
 800cd06:	b21b      	sxth	r3, r3
 800cd08:	4313      	orrs	r3, r2
 800cd0a:	b21b      	sxth	r3, r3
 800cd0c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800cd0e:	893b      	ldrh	r3, [r7, #8]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d003      	beq.n	800cd1c <readCoils+0x3c>
 800cd14:	893b      	ldrh	r3, [r7, #8]
 800cd16:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cd1a:	d904      	bls.n	800cd26 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cd1c:	2003      	movs	r0, #3
 800cd1e:	f7ff fedb 	bl	800cad8 <modbusException>
		return 0;
 800cd22:	2300      	movs	r3, #0
 800cd24:	e081      	b.n	800ce2a <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800cd26:	897a      	ldrh	r2, [r7, #10]
 800cd28:	893b      	ldrh	r3, [r7, #8]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800cd32:	88fb      	ldrh	r3, [r7, #6]
 800cd34:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cd38:	d304      	bcc.n	800cd44 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cd3a:	2002      	movs	r0, #2
 800cd3c:	f7ff fecc 	bl	800cad8 <modbusException>
		return 0;
 800cd40:	2300      	movs	r3, #0
 800cd42:	e072      	b.n	800ce2a <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cd44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cd48:	2100      	movs	r1, #0
 800cd4a:	483b      	ldr	r0, [pc, #236]	@ (800ce38 <readCoils+0x158>)
 800cd4c:	f000 fb58 	bl	800d400 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cd50:	4b39      	ldr	r3, [pc, #228]	@ (800ce38 <readCoils+0x158>)
 800cd52:	2201      	movs	r2, #1
 800cd54:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cd56:	4b37      	ldr	r3, [pc, #220]	@ (800ce34 <readCoils+0x154>)
 800cd58:	785a      	ldrb	r2, [r3, #1]
 800cd5a:	4b37      	ldr	r3, [pc, #220]	@ (800ce38 <readCoils+0x158>)
 800cd5c:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800cd5e:	893b      	ldrh	r3, [r7, #8]
 800cd60:	08db      	lsrs	r3, r3, #3
 800cd62:	b29b      	uxth	r3, r3
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	893a      	ldrh	r2, [r7, #8]
 800cd68:	f002 0207 	and.w	r2, r2, #7
 800cd6c:	b292      	uxth	r2, r2
 800cd6e:	2a00      	cmp	r2, #0
 800cd70:	bf14      	ite	ne
 800cd72:	2201      	movne	r2, #1
 800cd74:	2200      	moveq	r2, #0
 800cd76:	b2d2      	uxtb	r2, r2
 800cd78:	4413      	add	r3, r2
 800cd7a:	b2da      	uxtb	r2, r3
 800cd7c:	4b2e      	ldr	r3, [pc, #184]	@ (800ce38 <readCoils+0x158>)
 800cd7e:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cd80:	2303      	movs	r3, #3
 800cd82:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800cd84:	897b      	ldrh	r3, [r7, #10]
 800cd86:	08db      	lsrs	r3, r3, #3
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cd8c:	897b      	ldrh	r3, [r7, #10]
 800cd8e:	f003 0307 	and.w	r3, r3, #7
 800cd92:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cd94:	2300      	movs	r3, #0
 800cd96:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cd98:	2300      	movs	r3, #0
 800cd9a:	60fb      	str	r3, [r7, #12]
 800cd9c:	e033      	b.n	800ce06 <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800cd9e:	4a26      	ldr	r2, [pc, #152]	@ (800ce38 <readCoils+0x158>)
 800cda0:	69fb      	ldr	r3, [r7, #28]
 800cda2:	4413      	add	r3, r2
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	b25a      	sxtb	r2, r3
 800cda8:	4924      	ldr	r1, [pc, #144]	@ (800ce3c <readCoils+0x15c>)
 800cdaa:	69bb      	ldr	r3, [r7, #24]
 800cdac:	440b      	add	r3, r1
 800cdae:	781b      	ldrb	r3, [r3, #0]
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	8afb      	ldrh	r3, [r7, #22]
 800cdb4:	fa41 f303 	asr.w	r3, r1, r3
 800cdb8:	f003 0101 	and.w	r1, r3, #1
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	fa01 f303 	lsl.w	r3, r1, r3
 800cdc2:	b25b      	sxtb	r3, r3
 800cdc4:	4313      	orrs	r3, r2
 800cdc6:	b25b      	sxtb	r3, r3
 800cdc8:	b2d9      	uxtb	r1, r3
 800cdca:	4a1b      	ldr	r2, [pc, #108]	@ (800ce38 <readCoils+0x158>)
 800cdcc:	69fb      	ldr	r3, [r7, #28]
 800cdce:	4413      	add	r3, r2
 800cdd0:	460a      	mov	r2, r1
 800cdd2:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	3301      	adds	r3, #1
 800cdd8:	613b      	str	r3, [r7, #16]
 800cdda:	8afb      	ldrh	r3, [r7, #22]
 800cddc:	3301      	adds	r3, #1
 800cdde:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	2b07      	cmp	r3, #7
 800cde4:	dd04      	ble.n	800cdf0 <readCoils+0x110>
		{
			indxPosition = 0;
 800cde6:	2300      	movs	r3, #0
 800cde8:	613b      	str	r3, [r7, #16]
			indx++;
 800cdea:	69fb      	ldr	r3, [r7, #28]
 800cdec:	3301      	adds	r3, #1
 800cdee:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cdf0:	8afb      	ldrh	r3, [r7, #22]
 800cdf2:	2b07      	cmp	r3, #7
 800cdf4:	d904      	bls.n	800ce00 <readCoils+0x120>
		{
			bitPosition=0;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cdfa:	69bb      	ldr	r3, [r7, #24]
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	3301      	adds	r3, #1
 800ce04:	60fb      	str	r3, [r7, #12]
 800ce06:	893b      	ldrh	r3, [r7, #8]
 800ce08:	68fa      	ldr	r2, [r7, #12]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	dbc7      	blt.n	800cd9e <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800ce0e:	893b      	ldrh	r3, [r7, #8]
 800ce10:	f003 0307 	and.w	r3, r3, #7
 800ce14:	b29b      	uxth	r3, r3
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d002      	beq.n	800ce20 <readCoils+0x140>
 800ce1a:	69fb      	ldr	r3, [r7, #28]
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ce20:	69f9      	ldr	r1, [r7, #28]
 800ce22:	4805      	ldr	r0, [pc, #20]	@ (800ce38 <readCoils+0x158>)
 800ce24:	f7ff fe2c 	bl	800ca80 <sendData>
	return 1;   // success
 800ce28:	2301      	movs	r3, #1
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	3720      	adds	r7, #32
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	200022c0 	.word	0x200022c0
 800ce38:	200023c0 	.word	0x200023c0
 800ce3c:	20002524 	.word	0x20002524

0800ce40 <readInputs>:

uint8_t readInputs (void)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b088      	sub	sp, #32
 800ce44:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800ce46:	4b53      	ldr	r3, [pc, #332]	@ (800cf94 <readInputs+0x154>)
 800ce48:	789b      	ldrb	r3, [r3, #2]
 800ce4a:	021b      	lsls	r3, r3, #8
 800ce4c:	b21a      	sxth	r2, r3
 800ce4e:	4b51      	ldr	r3, [pc, #324]	@ (800cf94 <readInputs+0x154>)
 800ce50:	78db      	ldrb	r3, [r3, #3]
 800ce52:	b21b      	sxth	r3, r3
 800ce54:	4313      	orrs	r3, r2
 800ce56:	b21b      	sxth	r3, r3
 800ce58:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ce5a:	4b4e      	ldr	r3, [pc, #312]	@ (800cf94 <readInputs+0x154>)
 800ce5c:	791b      	ldrb	r3, [r3, #4]
 800ce5e:	021b      	lsls	r3, r3, #8
 800ce60:	b21a      	sxth	r2, r3
 800ce62:	4b4c      	ldr	r3, [pc, #304]	@ (800cf94 <readInputs+0x154>)
 800ce64:	795b      	ldrb	r3, [r3, #5]
 800ce66:	b21b      	sxth	r3, r3
 800ce68:	4313      	orrs	r3, r2
 800ce6a:	b21b      	sxth	r3, r3
 800ce6c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800ce6e:	893b      	ldrh	r3, [r7, #8]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d003      	beq.n	800ce7c <readInputs+0x3c>
 800ce74:	893b      	ldrh	r3, [r7, #8]
 800ce76:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800ce7a:	d904      	bls.n	800ce86 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ce7c:	2003      	movs	r0, #3
 800ce7e:	f7ff fe2b 	bl	800cad8 <modbusException>
		return 0;
 800ce82:	2300      	movs	r3, #0
 800ce84:	e081      	b.n	800cf8a <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800ce86:	897a      	ldrh	r2, [r7, #10]
 800ce88:	893b      	ldrh	r3, [r7, #8]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	b29b      	uxth	r3, r3
 800ce8e:	3b01      	subs	r3, #1
 800ce90:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800ce92:	88fb      	ldrh	r3, [r7, #6]
 800ce94:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800ce98:	d304      	bcc.n	800cea4 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ce9a:	2002      	movs	r0, #2
 800ce9c:	f7ff fe1c 	bl	800cad8 <modbusException>
		return 0;
 800cea0:	2300      	movs	r3, #0
 800cea2:	e072      	b.n	800cf8a <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cea8:	2100      	movs	r1, #0
 800ceaa:	483b      	ldr	r0, [pc, #236]	@ (800cf98 <readInputs+0x158>)
 800ceac:	f000 faa8 	bl	800d400 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ceb0:	4b39      	ldr	r3, [pc, #228]	@ (800cf98 <readInputs+0x158>)
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800ceb6:	4b37      	ldr	r3, [pc, #220]	@ (800cf94 <readInputs+0x154>)
 800ceb8:	785a      	ldrb	r2, [r3, #1]
 800ceba:	4b37      	ldr	r3, [pc, #220]	@ (800cf98 <readInputs+0x158>)
 800cebc:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800cebe:	893b      	ldrh	r3, [r7, #8]
 800cec0:	08db      	lsrs	r3, r3, #3
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	893a      	ldrh	r2, [r7, #8]
 800cec8:	f002 0207 	and.w	r2, r2, #7
 800cecc:	b292      	uxth	r2, r2
 800cece:	2a00      	cmp	r2, #0
 800ced0:	bf14      	ite	ne
 800ced2:	2201      	movne	r2, #1
 800ced4:	2200      	moveq	r2, #0
 800ced6:	b2d2      	uxtb	r2, r2
 800ced8:	4413      	add	r3, r2
 800ceda:	b2da      	uxtb	r2, r3
 800cedc:	4b2e      	ldr	r3, [pc, #184]	@ (800cf98 <readInputs+0x158>)
 800cede:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cee0:	2303      	movs	r3, #3
 800cee2:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800cee4:	897b      	ldrh	r3, [r7, #10]
 800cee6:	08db      	lsrs	r3, r3, #3
 800cee8:	b29b      	uxth	r3, r3
 800ceea:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800ceec:	897b      	ldrh	r3, [r7, #10]
 800ceee:	f003 0307 	and.w	r3, r3, #7
 800cef2:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cef4:	2300      	movs	r3, #0
 800cef6:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cef8:	2300      	movs	r3, #0
 800cefa:	60fb      	str	r3, [r7, #12]
 800cefc:	e033      	b.n	800cf66 <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800cefe:	4a26      	ldr	r2, [pc, #152]	@ (800cf98 <readInputs+0x158>)
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	4413      	add	r3, r2
 800cf04:	781b      	ldrb	r3, [r3, #0]
 800cf06:	b25a      	sxtb	r2, r3
 800cf08:	4924      	ldr	r1, [pc, #144]	@ (800cf9c <readInputs+0x15c>)
 800cf0a:	69bb      	ldr	r3, [r7, #24]
 800cf0c:	440b      	add	r3, r1
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	4619      	mov	r1, r3
 800cf12:	8afb      	ldrh	r3, [r7, #22]
 800cf14:	fa41 f303 	asr.w	r3, r1, r3
 800cf18:	f003 0101 	and.w	r1, r3, #1
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	fa01 f303 	lsl.w	r3, r1, r3
 800cf22:	b25b      	sxtb	r3, r3
 800cf24:	4313      	orrs	r3, r2
 800cf26:	b25b      	sxtb	r3, r3
 800cf28:	b2d9      	uxtb	r1, r3
 800cf2a:	4a1b      	ldr	r2, [pc, #108]	@ (800cf98 <readInputs+0x158>)
 800cf2c:	69fb      	ldr	r3, [r7, #28]
 800cf2e:	4413      	add	r3, r2
 800cf30:	460a      	mov	r2, r1
 800cf32:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cf34:	693b      	ldr	r3, [r7, #16]
 800cf36:	3301      	adds	r3, #1
 800cf38:	613b      	str	r3, [r7, #16]
 800cf3a:	8afb      	ldrh	r3, [r7, #22]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	2b07      	cmp	r3, #7
 800cf44:	dd04      	ble.n	800cf50 <readInputs+0x110>
		{
			indxPosition = 0;
 800cf46:	2300      	movs	r3, #0
 800cf48:	613b      	str	r3, [r7, #16]
			indx++;
 800cf4a:	69fb      	ldr	r3, [r7, #28]
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cf50:	8afb      	ldrh	r3, [r7, #22]
 800cf52:	2b07      	cmp	r3, #7
 800cf54:	d904      	bls.n	800cf60 <readInputs+0x120>
		{
			bitPosition=0;
 800cf56:	2300      	movs	r3, #0
 800cf58:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	3301      	adds	r3, #1
 800cf5e:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	3301      	adds	r3, #1
 800cf64:	60fb      	str	r3, [r7, #12]
 800cf66:	893b      	ldrh	r3, [r7, #8]
 800cf68:	68fa      	ldr	r2, [r7, #12]
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	dbc7      	blt.n	800cefe <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800cf6e:	893b      	ldrh	r3, [r7, #8]
 800cf70:	f003 0307 	and.w	r3, r3, #7
 800cf74:	b29b      	uxth	r3, r3
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d002      	beq.n	800cf80 <readInputs+0x140>
 800cf7a:	69fb      	ldr	r3, [r7, #28]
 800cf7c:	3301      	adds	r3, #1
 800cf7e:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cf80:	69f9      	ldr	r1, [r7, #28]
 800cf82:	4805      	ldr	r0, [pc, #20]	@ (800cf98 <readInputs+0x158>)
 800cf84:	f7ff fd7c 	bl	800ca80 <sendData>
	return 1;   // success
 800cf88:	2301      	movs	r3, #1
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3720      	adds	r7, #32
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	200022c0 	.word	0x200022c0
 800cf98:	200023c0 	.word	0x200023c0
 800cf9c:	20002558 	.word	0x20002558

0800cfa0 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b084      	sub	sp, #16
 800cfa4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cfa6:	4b39      	ldr	r3, [pc, #228]	@ (800d08c <writeHoldingRegs+0xec>)
 800cfa8:	789b      	ldrb	r3, [r3, #2]
 800cfaa:	021b      	lsls	r3, r3, #8
 800cfac:	b21a      	sxth	r2, r3
 800cfae:	4b37      	ldr	r3, [pc, #220]	@ (800d08c <writeHoldingRegs+0xec>)
 800cfb0:	78db      	ldrb	r3, [r3, #3]
 800cfb2:	b21b      	sxth	r3, r3
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	b21b      	sxth	r3, r3
 800cfb8:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800cfba:	2307      	movs	r3, #7
 800cfbc:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cfbe:	4b33      	ldr	r3, [pc, #204]	@ (800d08c <writeHoldingRegs+0xec>)
 800cfc0:	791b      	ldrb	r3, [r3, #4]
 800cfc2:	021b      	lsls	r3, r3, #8
 800cfc4:	b21a      	sxth	r2, r3
 800cfc6:	4b31      	ldr	r3, [pc, #196]	@ (800d08c <writeHoldingRegs+0xec>)
 800cfc8:	795b      	ldrb	r3, [r3, #5]
 800cfca:	b21b      	sxth	r3, r3
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	b21b      	sxth	r3, r3
 800cfd0:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800cfd2:	88fb      	ldrh	r3, [r7, #6]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d002      	beq.n	800cfde <writeHoldingRegs+0x3e>
 800cfd8:	88fb      	ldrh	r3, [r7, #6]
 800cfda:	2b7b      	cmp	r3, #123	@ 0x7b
 800cfdc:	d904      	bls.n	800cfe8 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cfde:	2003      	movs	r0, #3
 800cfe0:	f7ff fd7a 	bl	800cad8 <modbusException>
		return 0;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	e04c      	b.n	800d082 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cfe8:	89fa      	ldrh	r2, [r7, #14]
 800cfea:	88fb      	ldrh	r3, [r7, #6]
 800cfec:	4413      	add	r3, r2
 800cfee:	b29b      	uxth	r3, r3
 800cff0:	3b01      	subs	r3, #1
 800cff2:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cff4:	88bb      	ldrh	r3, [r7, #4]
 800cff6:	2b31      	cmp	r3, #49	@ 0x31
 800cff8:	d904      	bls.n	800d004 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cffa:	2002      	movs	r0, #2
 800cffc:	f7ff fd6c 	bl	800cad8 <modbusException>
		return 0;
 800d000:	2300      	movs	r3, #0
 800d002:	e03e      	b.n	800d082 <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800d004:	2300      	movs	r3, #0
 800d006:	60bb      	str	r3, [r7, #8]
 800d008:	e01b      	b.n	800d042 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800d00a:	7b7b      	ldrb	r3, [r7, #13]
 800d00c:	1c5a      	adds	r2, r3, #1
 800d00e:	737a      	strb	r2, [r7, #13]
 800d010:	461a      	mov	r2, r3
 800d012:	4b1e      	ldr	r3, [pc, #120]	@ (800d08c <writeHoldingRegs+0xec>)
 800d014:	5c9b      	ldrb	r3, [r3, r2]
 800d016:	021b      	lsls	r3, r3, #8
 800d018:	b21a      	sxth	r2, r3
 800d01a:	7b7b      	ldrb	r3, [r7, #13]
 800d01c:	1c59      	adds	r1, r3, #1
 800d01e:	7379      	strb	r1, [r7, #13]
 800d020:	4619      	mov	r1, r3
 800d022:	4b1a      	ldr	r3, [pc, #104]	@ (800d08c <writeHoldingRegs+0xec>)
 800d024:	5c5b      	ldrb	r3, [r3, r1]
 800d026:	b21b      	sxth	r3, r3
 800d028:	4313      	orrs	r3, r2
 800d02a:	b219      	sxth	r1, r3
 800d02c:	89fb      	ldrh	r3, [r7, #14]
 800d02e:	1c5a      	adds	r2, r3, #1
 800d030:	81fa      	strh	r2, [r7, #14]
 800d032:	461a      	mov	r2, r3
 800d034:	b289      	uxth	r1, r1
 800d036:	4b16      	ldr	r3, [pc, #88]	@ (800d090 <writeHoldingRegs+0xf0>)
 800d038:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	3301      	adds	r3, #1
 800d040:	60bb      	str	r3, [r7, #8]
 800d042:	88fb      	ldrh	r3, [r7, #6]
 800d044:	68ba      	ldr	r2, [r7, #8]
 800d046:	429a      	cmp	r2, r3
 800d048:	dbdf      	blt.n	800d00a <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d04a:	4b12      	ldr	r3, [pc, #72]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d04c:	2201      	movs	r2, #1
 800d04e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d050:	4b0e      	ldr	r3, [pc, #56]	@ (800d08c <writeHoldingRegs+0xec>)
 800d052:	785a      	ldrb	r2, [r3, #1]
 800d054:	4b0f      	ldr	r3, [pc, #60]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d056:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d058:	4b0c      	ldr	r3, [pc, #48]	@ (800d08c <writeHoldingRegs+0xec>)
 800d05a:	789a      	ldrb	r2, [r3, #2]
 800d05c:	4b0d      	ldr	r3, [pc, #52]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d05e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d060:	4b0a      	ldr	r3, [pc, #40]	@ (800d08c <writeHoldingRegs+0xec>)
 800d062:	78da      	ldrb	r2, [r3, #3]
 800d064:	4b0b      	ldr	r3, [pc, #44]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d066:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800d068:	4b08      	ldr	r3, [pc, #32]	@ (800d08c <writeHoldingRegs+0xec>)
 800d06a:	791a      	ldrb	r2, [r3, #4]
 800d06c:	4b09      	ldr	r3, [pc, #36]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d06e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800d070:	4b06      	ldr	r3, [pc, #24]	@ (800d08c <writeHoldingRegs+0xec>)
 800d072:	795a      	ldrb	r2, [r3, #5]
 800d074:	4b07      	ldr	r3, [pc, #28]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d076:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d078:	2106      	movs	r1, #6
 800d07a:	4806      	ldr	r0, [pc, #24]	@ (800d094 <writeHoldingRegs+0xf4>)
 800d07c:	f7ff fd00 	bl	800ca80 <sendData>
	return 1;   // success
 800d080:	2301      	movs	r3, #1
}
 800d082:	4618      	mov	r0, r3
 800d084:	3710      	adds	r7, #16
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	200022c0 	.word	0x200022c0
 800d090:	200024c0 	.word	0x200024c0
 800d094:	200023c0 	.word	0x200023c0

0800d098 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d09e:	4b20      	ldr	r3, [pc, #128]	@ (800d120 <writeSingleReg+0x88>)
 800d0a0:	789b      	ldrb	r3, [r3, #2]
 800d0a2:	021b      	lsls	r3, r3, #8
 800d0a4:	b21a      	sxth	r2, r3
 800d0a6:	4b1e      	ldr	r3, [pc, #120]	@ (800d120 <writeSingleReg+0x88>)
 800d0a8:	78db      	ldrb	r3, [r3, #3]
 800d0aa:	b21b      	sxth	r3, r3
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	b21b      	sxth	r3, r3
 800d0b0:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800d0b2:	88fb      	ldrh	r3, [r7, #6]
 800d0b4:	2b31      	cmp	r3, #49	@ 0x31
 800d0b6:	d904      	bls.n	800d0c2 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d0b8:	2002      	movs	r0, #2
 800d0ba:	f7ff fd0d 	bl	800cad8 <modbusException>
		return 0;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	e029      	b.n	800d116 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800d0c2:	4b17      	ldr	r3, [pc, #92]	@ (800d120 <writeSingleReg+0x88>)
 800d0c4:	791b      	ldrb	r3, [r3, #4]
 800d0c6:	021b      	lsls	r3, r3, #8
 800d0c8:	b21a      	sxth	r2, r3
 800d0ca:	4b15      	ldr	r3, [pc, #84]	@ (800d120 <writeSingleReg+0x88>)
 800d0cc:	795b      	ldrb	r3, [r3, #5]
 800d0ce:	b21b      	sxth	r3, r3
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	b21a      	sxth	r2, r3
 800d0d4:	88fb      	ldrh	r3, [r7, #6]
 800d0d6:	b291      	uxth	r1, r2
 800d0d8:	4a12      	ldr	r2, [pc, #72]	@ (800d124 <writeSingleReg+0x8c>)
 800d0da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d0de:	4b12      	ldr	r3, [pc, #72]	@ (800d128 <writeSingleReg+0x90>)
 800d0e0:	2201      	movs	r2, #1
 800d0e2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d0e4:	4b0e      	ldr	r3, [pc, #56]	@ (800d120 <writeSingleReg+0x88>)
 800d0e6:	785a      	ldrb	r2, [r3, #1]
 800d0e8:	4b0f      	ldr	r3, [pc, #60]	@ (800d128 <writeSingleReg+0x90>)
 800d0ea:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d0ec:	4b0c      	ldr	r3, [pc, #48]	@ (800d120 <writeSingleReg+0x88>)
 800d0ee:	789a      	ldrb	r2, [r3, #2]
 800d0f0:	4b0d      	ldr	r3, [pc, #52]	@ (800d128 <writeSingleReg+0x90>)
 800d0f2:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d0f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d120 <writeSingleReg+0x88>)
 800d0f6:	78da      	ldrb	r2, [r3, #3]
 800d0f8:	4b0b      	ldr	r3, [pc, #44]	@ (800d128 <writeSingleReg+0x90>)
 800d0fa:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800d0fc:	4b08      	ldr	r3, [pc, #32]	@ (800d120 <writeSingleReg+0x88>)
 800d0fe:	791a      	ldrb	r2, [r3, #4]
 800d100:	4b09      	ldr	r3, [pc, #36]	@ (800d128 <writeSingleReg+0x90>)
 800d102:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800d104:	4b06      	ldr	r3, [pc, #24]	@ (800d120 <writeSingleReg+0x88>)
 800d106:	795a      	ldrb	r2, [r3, #5]
 800d108:	4b07      	ldr	r3, [pc, #28]	@ (800d128 <writeSingleReg+0x90>)
 800d10a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d10c:	2106      	movs	r1, #6
 800d10e:	4806      	ldr	r0, [pc, #24]	@ (800d128 <writeSingleReg+0x90>)
 800d110:	f7ff fcb6 	bl	800ca80 <sendData>
	return 1;   // success
 800d114:	2301      	movs	r3, #1
}
 800d116:	4618      	mov	r0, r3
 800d118:	3708      	adds	r7, #8
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	200022c0 	.word	0x200022c0
 800d124:	200024c0 	.word	0x200024c0
 800d128:	200023c0 	.word	0x200023c0

0800d12c <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b084      	sub	sp, #16
 800d130:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d132:	4b39      	ldr	r3, [pc, #228]	@ (800d218 <writeSingleCoil+0xec>)
 800d134:	789b      	ldrb	r3, [r3, #2]
 800d136:	021b      	lsls	r3, r3, #8
 800d138:	b21a      	sxth	r2, r3
 800d13a:	4b37      	ldr	r3, [pc, #220]	@ (800d218 <writeSingleCoil+0xec>)
 800d13c:	78db      	ldrb	r3, [r3, #3]
 800d13e:	b21b      	sxth	r3, r3
 800d140:	4313      	orrs	r3, r2
 800d142:	b21b      	sxth	r3, r3
 800d144:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800d146:	89fb      	ldrh	r3, [r7, #14]
 800d148:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d14c:	d304      	bcc.n	800d158 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d14e:	2002      	movs	r0, #2
 800d150:	f7ff fcc2 	bl	800cad8 <modbusException>
		return 0;
 800d154:	2300      	movs	r3, #0
 800d156:	e05a      	b.n	800d20e <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d158:	89fb      	ldrh	r3, [r7, #14]
 800d15a:	08db      	lsrs	r3, r3, #3
 800d15c:	b29b      	uxth	r3, r3
 800d15e:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d160:	89fb      	ldrh	r3, [r7, #14]
 800d162:	f003 0307 	and.w	r3, r3, #7
 800d166:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800d168:	4b2b      	ldr	r3, [pc, #172]	@ (800d218 <writeSingleCoil+0xec>)
 800d16a:	791b      	ldrb	r3, [r3, #4]
 800d16c:	2bff      	cmp	r3, #255	@ 0xff
 800d16e:	d116      	bne.n	800d19e <writeSingleCoil+0x72>
 800d170:	4b29      	ldr	r3, [pc, #164]	@ (800d218 <writeSingleCoil+0xec>)
 800d172:	795b      	ldrb	r3, [r3, #5]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d112      	bne.n	800d19e <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800d178:	4a28      	ldr	r2, [pc, #160]	@ (800d21c <writeSingleCoil+0xf0>)
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	4413      	add	r3, r2
 800d17e:	781b      	ldrb	r3, [r3, #0]
 800d180:	b25a      	sxtb	r2, r3
 800d182:	88fb      	ldrh	r3, [r7, #6]
 800d184:	2101      	movs	r1, #1
 800d186:	fa01 f303 	lsl.w	r3, r1, r3
 800d18a:	b25b      	sxtb	r3, r3
 800d18c:	4313      	orrs	r3, r2
 800d18e:	b25b      	sxtb	r3, r3
 800d190:	b2d9      	uxtb	r1, r3
 800d192:	4a22      	ldr	r2, [pc, #136]	@ (800d21c <writeSingleCoil+0xf0>)
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	4413      	add	r3, r2
 800d198:	460a      	mov	r2, r1
 800d19a:	701a      	strb	r2, [r3, #0]
 800d19c:	e01b      	b.n	800d1d6 <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800d19e:	4b1e      	ldr	r3, [pc, #120]	@ (800d218 <writeSingleCoil+0xec>)
 800d1a0:	791b      	ldrb	r3, [r3, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d117      	bne.n	800d1d6 <writeSingleCoil+0xaa>
 800d1a6:	4b1c      	ldr	r3, [pc, #112]	@ (800d218 <writeSingleCoil+0xec>)
 800d1a8:	795b      	ldrb	r3, [r3, #5]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d113      	bne.n	800d1d6 <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800d1ae:	4a1b      	ldr	r2, [pc, #108]	@ (800d21c <writeSingleCoil+0xf0>)
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	4413      	add	r3, r2
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	b25a      	sxtb	r2, r3
 800d1b8:	88fb      	ldrh	r3, [r7, #6]
 800d1ba:	2101      	movs	r1, #1
 800d1bc:	fa01 f303 	lsl.w	r3, r1, r3
 800d1c0:	b25b      	sxtb	r3, r3
 800d1c2:	43db      	mvns	r3, r3
 800d1c4:	b25b      	sxtb	r3, r3
 800d1c6:	4013      	ands	r3, r2
 800d1c8:	b25b      	sxtb	r3, r3
 800d1ca:	b2d9      	uxtb	r1, r3
 800d1cc:	4a13      	ldr	r2, [pc, #76]	@ (800d21c <writeSingleCoil+0xf0>)
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	4413      	add	r3, r2
 800d1d2:	460a      	mov	r2, r1
 800d1d4:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d1d6:	4b12      	ldr	r3, [pc, #72]	@ (800d220 <writeSingleCoil+0xf4>)
 800d1d8:	2201      	movs	r2, #1
 800d1da:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d1dc:	4b0e      	ldr	r3, [pc, #56]	@ (800d218 <writeSingleCoil+0xec>)
 800d1de:	785a      	ldrb	r2, [r3, #1]
 800d1e0:	4b0f      	ldr	r3, [pc, #60]	@ (800d220 <writeSingleCoil+0xf4>)
 800d1e2:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800d218 <writeSingleCoil+0xec>)
 800d1e6:	789a      	ldrb	r2, [r3, #2]
 800d1e8:	4b0d      	ldr	r3, [pc, #52]	@ (800d220 <writeSingleCoil+0xf4>)
 800d1ea:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d1ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d218 <writeSingleCoil+0xec>)
 800d1ee:	78da      	ldrb	r2, [r3, #3]
 800d1f0:	4b0b      	ldr	r3, [pc, #44]	@ (800d220 <writeSingleCoil+0xf4>)
 800d1f2:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800d1f4:	4b08      	ldr	r3, [pc, #32]	@ (800d218 <writeSingleCoil+0xec>)
 800d1f6:	791a      	ldrb	r2, [r3, #4]
 800d1f8:	4b09      	ldr	r3, [pc, #36]	@ (800d220 <writeSingleCoil+0xf4>)
 800d1fa:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800d1fc:	4b06      	ldr	r3, [pc, #24]	@ (800d218 <writeSingleCoil+0xec>)
 800d1fe:	795a      	ldrb	r2, [r3, #5]
 800d200:	4b07      	ldr	r3, [pc, #28]	@ (800d220 <writeSingleCoil+0xf4>)
 800d202:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d204:	2106      	movs	r1, #6
 800d206:	4806      	ldr	r0, [pc, #24]	@ (800d220 <writeSingleCoil+0xf4>)
 800d208:	f7ff fc3a 	bl	800ca80 <sendData>
	return 1;   // success
 800d20c:	2301      	movs	r3, #1
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3710      	adds	r7, #16
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	200022c0 	.word	0x200022c0
 800d21c:	20002524 	.word	0x20002524
 800d220:	200023c0 	.word	0x200023c0

0800d224 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b088      	sub	sp, #32
 800d228:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d22a:	4b57      	ldr	r3, [pc, #348]	@ (800d388 <writeMultiCoils+0x164>)
 800d22c:	789b      	ldrb	r3, [r3, #2]
 800d22e:	021b      	lsls	r3, r3, #8
 800d230:	b21a      	sxth	r2, r3
 800d232:	4b55      	ldr	r3, [pc, #340]	@ (800d388 <writeMultiCoils+0x164>)
 800d234:	78db      	ldrb	r3, [r3, #3]
 800d236:	b21b      	sxth	r3, r3
 800d238:	4313      	orrs	r3, r2
 800d23a:	b21b      	sxth	r3, r3
 800d23c:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d23e:	4b52      	ldr	r3, [pc, #328]	@ (800d388 <writeMultiCoils+0x164>)
 800d240:	791b      	ldrb	r3, [r3, #4]
 800d242:	021b      	lsls	r3, r3, #8
 800d244:	b21a      	sxth	r2, r3
 800d246:	4b50      	ldr	r3, [pc, #320]	@ (800d388 <writeMultiCoils+0x164>)
 800d248:	795b      	ldrb	r3, [r3, #5]
 800d24a:	b21b      	sxth	r3, r3
 800d24c:	4313      	orrs	r3, r2
 800d24e:	b21b      	sxth	r3, r3
 800d250:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800d252:	893b      	ldrh	r3, [r7, #8]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d003      	beq.n	800d260 <writeMultiCoils+0x3c>
 800d258:	893b      	ldrh	r3, [r7, #8]
 800d25a:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800d25e:	d904      	bls.n	800d26a <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d260:	2003      	movs	r0, #3
 800d262:	f7ff fc39 	bl	800cad8 <modbusException>
		return 0;
 800d266:	2300      	movs	r3, #0
 800d268:	e089      	b.n	800d37e <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d26a:	897a      	ldrh	r2, [r7, #10]
 800d26c:	893b      	ldrh	r3, [r7, #8]
 800d26e:	4413      	add	r3, r2
 800d270:	b29b      	uxth	r3, r3
 800d272:	3b01      	subs	r3, #1
 800d274:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d276:	88fb      	ldrh	r3, [r7, #6]
 800d278:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d27c:	d304      	bcc.n	800d288 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d27e:	2002      	movs	r0, #2
 800d280:	f7ff fc2a 	bl	800cad8 <modbusException>
		return 0;
 800d284:	2300      	movs	r3, #0
 800d286:	e07a      	b.n	800d37e <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d288:	897b      	ldrh	r3, [r7, #10]
 800d28a:	08db      	lsrs	r3, r3, #3
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d290:	897b      	ldrh	r3, [r7, #10]
 800d292:	f003 0307 	and.w	r3, r3, #7
 800d296:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800d298:	2300      	movs	r3, #0
 800d29a:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800d29c:	2307      	movs	r3, #7
 800d29e:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	60fb      	str	r3, [r7, #12]
 800d2a4:	e04b      	b.n	800d33e <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800d2a6:	4a38      	ldr	r2, [pc, #224]	@ (800d388 <writeMultiCoils+0x164>)
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	4413      	add	r3, r2
 800d2ac:	781b      	ldrb	r3, [r3, #0]
 800d2ae:	461a      	mov	r2, r3
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	fa42 f303 	asr.w	r3, r2, r3
 800d2b6:	f003 0301 	and.w	r3, r3, #1
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d012      	beq.n	800d2e4 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800d2be:	4a33      	ldr	r2, [pc, #204]	@ (800d38c <writeMultiCoils+0x168>)
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	4413      	add	r3, r2
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	b25a      	sxtb	r2, r3
 800d2c8:	8b7b      	ldrh	r3, [r7, #26]
 800d2ca:	2101      	movs	r1, #1
 800d2cc:	fa01 f303 	lsl.w	r3, r1, r3
 800d2d0:	b25b      	sxtb	r3, r3
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	b25b      	sxtb	r3, r3
 800d2d6:	b2d9      	uxtb	r1, r3
 800d2d8:	4a2c      	ldr	r2, [pc, #176]	@ (800d38c <writeMultiCoils+0x168>)
 800d2da:	69fb      	ldr	r3, [r7, #28]
 800d2dc:	4413      	add	r3, r2
 800d2de:	460a      	mov	r2, r1
 800d2e0:	701a      	strb	r2, [r3, #0]
 800d2e2:	e013      	b.n	800d30c <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800d2e4:	4a29      	ldr	r2, [pc, #164]	@ (800d38c <writeMultiCoils+0x168>)
 800d2e6:	69fb      	ldr	r3, [r7, #28]
 800d2e8:	4413      	add	r3, r2
 800d2ea:	781b      	ldrb	r3, [r3, #0]
 800d2ec:	b25a      	sxtb	r2, r3
 800d2ee:	8b7b      	ldrh	r3, [r7, #26]
 800d2f0:	2101      	movs	r1, #1
 800d2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2f6:	b25b      	sxtb	r3, r3
 800d2f8:	43db      	mvns	r3, r3
 800d2fa:	b25b      	sxtb	r3, r3
 800d2fc:	4013      	ands	r3, r2
 800d2fe:	b25b      	sxtb	r3, r3
 800d300:	b2d9      	uxtb	r1, r3
 800d302:	4a22      	ldr	r2, [pc, #136]	@ (800d38c <writeMultiCoils+0x168>)
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	4413      	add	r3, r2
 800d308:	460a      	mov	r2, r1
 800d30a:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800d30c:	8b7b      	ldrh	r3, [r7, #26]
 800d30e:	3301      	adds	r3, #1
 800d310:	837b      	strh	r3, [r7, #26]
 800d312:	697b      	ldr	r3, [r7, #20]
 800d314:	3301      	adds	r3, #1
 800d316:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	2b07      	cmp	r3, #7
 800d31c:	dd04      	ble.n	800d328 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800d31e:	2300      	movs	r3, #0
 800d320:	617b      	str	r3, [r7, #20]
			indx++;
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	3301      	adds	r3, #1
 800d326:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d328:	8b7b      	ldrh	r3, [r7, #26]
 800d32a:	2b07      	cmp	r3, #7
 800d32c:	d904      	bls.n	800d338 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800d32e:	2300      	movs	r3, #0
 800d330:	837b      	strh	r3, [r7, #26]
			startByte++;
 800d332:	69fb      	ldr	r3, [r7, #28]
 800d334:	3301      	adds	r3, #1
 800d336:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	3301      	adds	r3, #1
 800d33c:	60fb      	str	r3, [r7, #12]
 800d33e:	893b      	ldrh	r3, [r7, #8]
 800d340:	68fa      	ldr	r2, [r7, #12]
 800d342:	429a      	cmp	r2, r3
 800d344:	dbaf      	blt.n	800d2a6 <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d346:	4b12      	ldr	r3, [pc, #72]	@ (800d390 <writeMultiCoils+0x16c>)
 800d348:	2201      	movs	r2, #1
 800d34a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d34c:	4b0e      	ldr	r3, [pc, #56]	@ (800d388 <writeMultiCoils+0x164>)
 800d34e:	785a      	ldrb	r2, [r3, #1]
 800d350:	4b0f      	ldr	r3, [pc, #60]	@ (800d390 <writeMultiCoils+0x16c>)
 800d352:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d354:	4b0c      	ldr	r3, [pc, #48]	@ (800d388 <writeMultiCoils+0x164>)
 800d356:	789a      	ldrb	r2, [r3, #2]
 800d358:	4b0d      	ldr	r3, [pc, #52]	@ (800d390 <writeMultiCoils+0x16c>)
 800d35a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d35c:	4b0a      	ldr	r3, [pc, #40]	@ (800d388 <writeMultiCoils+0x164>)
 800d35e:	78da      	ldrb	r2, [r3, #3]
 800d360:	4b0b      	ldr	r3, [pc, #44]	@ (800d390 <writeMultiCoils+0x16c>)
 800d362:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800d364:	4b08      	ldr	r3, [pc, #32]	@ (800d388 <writeMultiCoils+0x164>)
 800d366:	791a      	ldrb	r2, [r3, #4]
 800d368:	4b09      	ldr	r3, [pc, #36]	@ (800d390 <writeMultiCoils+0x16c>)
 800d36a:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800d36c:	4b06      	ldr	r3, [pc, #24]	@ (800d388 <writeMultiCoils+0x164>)
 800d36e:	795a      	ldrb	r2, [r3, #5]
 800d370:	4b07      	ldr	r3, [pc, #28]	@ (800d390 <writeMultiCoils+0x16c>)
 800d372:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d374:	2106      	movs	r1, #6
 800d376:	4806      	ldr	r0, [pc, #24]	@ (800d390 <writeMultiCoils+0x16c>)
 800d378:	f7ff fb82 	bl	800ca80 <sendData>
	return 1;   // success
 800d37c:	2301      	movs	r3, #1
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3720      	adds	r7, #32
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	200022c0 	.word	0x200022c0
 800d38c:	20002524 	.word	0x20002524
 800d390:	200023c0 	.word	0x200023c0

0800d394 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800d394:	b480      	push	{r7}
 800d396:	b085      	sub	sp, #20
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
 800d39c:	460b      	mov	r3, r1
 800d39e:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800d3a0:	23ff      	movs	r3, #255	@ 0xff
 800d3a2:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800d3a4:	23ff      	movs	r3, #255	@ 0xff
 800d3a6:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800d3a8:	e013      	b.n	800d3d2 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	1c5a      	adds	r2, r3, #1
 800d3ae:	607a      	str	r2, [r7, #4]
 800d3b0:	781a      	ldrb	r2, [r3, #0]
 800d3b2:	7bbb      	ldrb	r3, [r7, #14]
 800d3b4:	4053      	eors	r3, r2
 800d3b6:	b2db      	uxtb	r3, r3
 800d3b8:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800d3ba:	4a0f      	ldr	r2, [pc, #60]	@ (800d3f8 <crc16+0x64>)
 800d3bc:	68bb      	ldr	r3, [r7, #8]
 800d3be:	4413      	add	r3, r2
 800d3c0:	781a      	ldrb	r2, [r3, #0]
 800d3c2:	7bfb      	ldrb	r3, [r7, #15]
 800d3c4:	4053      	eors	r3, r2
 800d3c6:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800d3c8:	4a0c      	ldr	r2, [pc, #48]	@ (800d3fc <crc16+0x68>)
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800d3d2:	887b      	ldrh	r3, [r7, #2]
 800d3d4:	1e5a      	subs	r2, r3, #1
 800d3d6:	807a      	strh	r2, [r7, #2]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d1e6      	bne.n	800d3aa <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800d3dc:	7bfb      	ldrb	r3, [r7, #15]
 800d3de:	021b      	lsls	r3, r3, #8
 800d3e0:	b21a      	sxth	r2, r3
 800d3e2:	7bbb      	ldrb	r3, [r7, #14]
 800d3e4:	b21b      	sxth	r3, r3
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	b21b      	sxth	r3, r3
 800d3ea:	b29b      	uxth	r3, r3
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3714      	adds	r7, #20
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr
 800d3f8:	0800d734 	.word	0x0800d734
 800d3fc:	0800d834 	.word	0x0800d834

0800d400 <memset>:
 800d400:	4402      	add	r2, r0
 800d402:	4603      	mov	r3, r0
 800d404:	4293      	cmp	r3, r2
 800d406:	d100      	bne.n	800d40a <memset+0xa>
 800d408:	4770      	bx	lr
 800d40a:	f803 1b01 	strb.w	r1, [r3], #1
 800d40e:	e7f9      	b.n	800d404 <memset+0x4>

0800d410 <__libc_init_array>:
 800d410:	b570      	push	{r4, r5, r6, lr}
 800d412:	4d0d      	ldr	r5, [pc, #52]	@ (800d448 <__libc_init_array+0x38>)
 800d414:	4c0d      	ldr	r4, [pc, #52]	@ (800d44c <__libc_init_array+0x3c>)
 800d416:	1b64      	subs	r4, r4, r5
 800d418:	10a4      	asrs	r4, r4, #2
 800d41a:	2600      	movs	r6, #0
 800d41c:	42a6      	cmp	r6, r4
 800d41e:	d109      	bne.n	800d434 <__libc_init_array+0x24>
 800d420:	4d0b      	ldr	r5, [pc, #44]	@ (800d450 <__libc_init_array+0x40>)
 800d422:	4c0c      	ldr	r4, [pc, #48]	@ (800d454 <__libc_init_array+0x44>)
 800d424:	f000 f818 	bl	800d458 <_init>
 800d428:	1b64      	subs	r4, r4, r5
 800d42a:	10a4      	asrs	r4, r4, #2
 800d42c:	2600      	movs	r6, #0
 800d42e:	42a6      	cmp	r6, r4
 800d430:	d105      	bne.n	800d43e <__libc_init_array+0x2e>
 800d432:	bd70      	pop	{r4, r5, r6, pc}
 800d434:	f855 3b04 	ldr.w	r3, [r5], #4
 800d438:	4798      	blx	r3
 800d43a:	3601      	adds	r6, #1
 800d43c:	e7ee      	b.n	800d41c <__libc_init_array+0xc>
 800d43e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d442:	4798      	blx	r3
 800d444:	3601      	adds	r6, #1
 800d446:	e7f2      	b.n	800d42e <__libc_init_array+0x1e>
 800d448:	0800d93c 	.word	0x0800d93c
 800d44c:	0800d93c 	.word	0x0800d93c
 800d450:	0800d93c 	.word	0x0800d93c
 800d454:	0800d940 	.word	0x0800d940

0800d458 <_init>:
 800d458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45a:	bf00      	nop
 800d45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d45e:	bc08      	pop	{r3}
 800d460:	469e      	mov	lr, r3
 800d462:	4770      	bx	lr

0800d464 <_fini>:
 800d464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d466:	bf00      	nop
 800d468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d46a:	bc08      	pop	{r3}
 800d46c:	469e      	mov	lr, r3
 800d46e:	4770      	bx	lr
