Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 16 06:48:12 2024
| Host         : LAPTOP-V4AA5JHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (22)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: AInv (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BInv (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: aluOP[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: aluOP[1] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: aluOP[2] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: aluOP[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resTemp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 3.781ns (51.425%)  route 3.571ns (48.575%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         LDCE                         0.000     0.000 r  resTemp_reg[3]/G
    SLICE_X0Y115         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 f  resTemp_reg[3]/Q
                         net (fo=2, routed)           0.775     1.192    Res_OBUF[3]
    SLICE_X0Y114         LUT4 (Prop_lut4_I1_O)        0.097     1.289 f  flags_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.307     1.596    flags_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.097     1.693 r  flags_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.490     4.182    flags_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         3.170     7.352 r  flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.352    flags[3]
    V16                                                               r  flags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cc_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            flags[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.689ns (54.289%)  route 3.106ns (45.711%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         LDCE                         0.000     0.000 r  Cc_reg[7]/G
    SLICE_X0Y114         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  Cc_reg[7]/Q
                         net (fo=1, routed)           1.200     1.617    Cc_reg_n_0_[7]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.097     1.714 r  flags_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.906     3.620    flags_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         3.175     6.795 r  flags_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.795    flags[1]
    U14                                                               r  flags[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resTemp_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Res[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.595ns (57.431%)  route 2.664ns (42.569%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         LDCE                         0.000     0.000 r  resTemp_reg[7]/G
    SLICE_X1Y116         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  resTemp_reg[7]/Q
                         net (fo=3, routed)           2.664     3.081    Res_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     6.259 r  Res_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.259    Res[7]
    U16                                                               r  Res[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resTemp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Res[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.591ns (58.419%)  route 2.556ns (41.581%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         LDCE                         0.000     0.000 r  resTemp_reg[5]/G
    SLICE_X0Y115         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  resTemp_reg[5]/Q
                         net (fo=2, routed)           2.556     2.973    Res_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     6.147 r  Res_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.147    Res[5]
    V17                                                               r  Res[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resTemp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Res[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 3.594ns (58.828%)  route 2.516ns (41.172%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         LDCE                         0.000     0.000 r  resTemp_reg[6]/G
    SLICE_X1Y115         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  resTemp_reg[6]/Q
                         net (fo=2, routed)           2.516     2.933    Res_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.177     6.110 r  Res_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.110    Res[6]
    U17                                                               r  Res[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resTemp_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.571ns (58.716%)  route 2.511ns (41.284%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         LDCE                         0.000     0.000 r  resTemp_reg[7]/G
    SLICE_X1Y116         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  resTemp_reg[7]/Q
                         net (fo=3, routed)           2.511     2.928    Res_OBUF[7]
    T16                  OBUF (Prop_obuf_I_O)         3.154     6.081 r  flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.081    flags[0]
    T16                                                               r  flags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cc_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.594ns (59.678%)  route 2.428ns (40.322%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         LDCE                         0.000     0.000 r  Cc_reg[8]/G
    SLICE_X0Y114         LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  Cc_reg[8]/Q
                         net (fo=2, routed)           2.428     2.845    flags_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         3.177     6.022 r  flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.022    flags[2]
    T15                                                               r  flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            resTemp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.881ns (32.645%)  route 3.880ns (67.355%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    B18                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  AInv_IBUF_inst/O
                         net (fo=28, routed)          1.628     2.974    AInv_IBUF
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.097     3.071 r  resTemp_reg[1]_i_4/O
                         net (fo=3, routed)           0.594     3.665    resTemp_reg[1]_i_4_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.097     3.762 r  resTemp_reg[3]_i_5/O
                         net (fo=3, routed)           0.606     4.369    resTemp_reg[3]_i_5_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.101     4.470 r  resTemp_reg[4]_i_5/O
                         net (fo=1, routed)           0.685     5.155    resTemp_reg[4]_i_5_n_0
    SLICE_X1Y116         LUT6 (Prop_lut6_I3_O)        0.239     5.394 r  resTemp_reg[4]_i_1/O
                         net (fo=1, routed)           0.367     5.761    resTemp_reg[4]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  resTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            Cc_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 1.835ns (32.566%)  route 3.799ns (67.434%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    B18                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  AInv_IBUF_inst/O
                         net (fo=28, routed)          1.628     2.974    AInv_IBUF
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.097     3.071 r  resTemp_reg[1]_i_4/O
                         net (fo=3, routed)           0.594     3.665    resTemp_reg[1]_i_4_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.097     3.762 r  resTemp_reg[3]_i_5/O
                         net (fo=3, routed)           0.388     4.151    resTemp_reg[3]_i_5_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.097     4.248 r  Cc_reg[7]_i_5/O
                         net (fo=3, routed)           0.265     4.513    Cc_reg[7]_i_5_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.097     4.610 r  Cc_reg[7]_i_1/O
                         net (fo=3, routed)           0.600     5.210    resTemp3
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.100     5.310 r  Cc_reg[8]_i_1/O
                         net (fo=1, routed)           0.323     5.634    Cc_reg[8]_i_1_n_0
    SLICE_X0Y114         LDCE                                         r  Cc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            resTemp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.606ns  (logic 1.978ns (35.277%)  route 3.629ns (64.723%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    B18                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  AInv_IBUF_inst/O
                         net (fo=28, routed)          1.628     2.974    AInv_IBUF
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.097     3.071 r  resTemp_reg[1]_i_4/O
                         net (fo=3, routed)           0.594     3.665    resTemp_reg[1]_i_4_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.097     3.762 r  resTemp_reg[3]_i_5/O
                         net (fo=3, routed)           0.388     4.151    resTemp_reg[3]_i_5_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.097     4.248 r  Cc_reg[7]_i_5/O
                         net (fo=3, routed)           0.598     4.846    Cc_reg[7]_i_5_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I4_O)        0.101     4.947 r  resTemp_reg[6]_i_5/O
                         net (fo=1, routed)           0.420     5.367    resTemp_reg[6]_i_5_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I3_O)        0.239     5.606 r  resTemp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.606    resTemp_reg[6]_i_1_n_0
    SLICE_X1Y115         LDCE                                         r  resTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            resTemp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.358ns (46.322%)  route 0.414ns (53.678%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.414     0.665    B_IBUF[2]
    SLICE_X0Y118         LUT5 (Prop_lut5_I1_O)        0.045     0.710 r  resTemp_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.710    resTemp_reg[2]_i_2_n_0
    SLICE_X0Y118         MUXF7 (Prop_muxf7_I0_O)      0.062     0.772 r  resTemp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.772    resTemp_reg[2]_i_1_n_0
    SLICE_X0Y118         LDCE                                         r  resTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            resTemp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.330ns (39.645%)  route 0.503ns (60.355%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  A_IBUF[7]_inst/O
                         net (fo=4, routed)           0.355     0.595    A_IBUF[7]
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.640 r  resTemp_reg[7]_i_5/O
                         net (fo=1, routed)           0.051     0.692    resTemp_reg[7]_i_5_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.737 r  resTemp_reg[7]_i_1/O
                         net (fo=1, routed)           0.096     0.833    resTemp_reg[7]_i_1_n_0
    SLICE_X1Y116         LDCE                                         r  resTemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            Cc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.288ns (32.089%)  route 0.610ns (67.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  A_IBUF[7]_inst/O
                         net (fo=4, routed)           0.454     0.694    A_IBUF[7]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.048     0.742 r  Cc_reg[8]_i_1/O
                         net (fo=1, routed)           0.155     0.898    Cc_reg[8]_i_1_n_0
    SLICE_X0Y114         LDCE                                         r  Cc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            resTemp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.346ns (37.420%)  route 0.579ns (62.580%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B_IBUF[6]_inst/O
                         net (fo=4, routed)           0.499     0.756    B_IBUF[6]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.801 r  resTemp_reg[6]_i_4/O
                         net (fo=1, routed)           0.080     0.881    resTemp_reg[6]_i_4_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  resTemp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.926    resTemp_reg[6]_i_1_n_0
    SLICE_X1Y115         LDCE                                         r  resTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            resTemp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.351ns (34.088%)  route 0.678ns (65.912%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  B_IBUF[5]_inst/O
                         net (fo=5, routed)           0.471     0.732    B_IBUF[5]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.777 r  resTemp_reg[5]_i_4/O
                         net (fo=1, routed)           0.094     0.871    resTemp_reg[5]_i_4_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I2_O)        0.045     0.916 r  resTemp_reg[5]_i_1/O
                         net (fo=1, routed)           0.113     1.029    resTemp_reg[5]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  resTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Cc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.301ns (27.745%)  route 0.785ns (72.255%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B_IBUF[6]_inst/O
                         net (fo=4, routed)           0.569     0.825    B_IBUF[6]
    SLICE_X0Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.870 r  Cc_reg[7]_i_1/O
                         net (fo=3, routed)           0.216     1.087    resTemp3
    SLICE_X0Y114         LDCE                                         r  Cc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            resTemp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.341ns (30.607%)  route 0.772ns (69.393%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  B_IBUF[4]_inst/O
                         net (fo=4, routed)           0.544     0.795    B_IBUF[4]
    SLICE_X1Y116         LUT5 (Prop_lut5_I1_O)        0.045     0.840 f  resTemp_reg[4]_i_3/O
                         net (fo=1, routed)           0.049     0.889    resTemp_reg[4]_i_3_n_0
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.934 r  resTemp_reg[4]_i_1/O
                         net (fo=1, routed)           0.179     1.113    resTemp_reg[4]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  resTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            resTemp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.368ns (32.583%)  route 0.761ns (67.417%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.439     0.716    B_IBUF[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.045     0.761 r  resTemp_reg[1]_i_3/O
                         net (fo=1, routed)           0.080     0.842    resTemp_reg[1]_i_3_n_0
    SLICE_X1Y117         LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  resTemp_reg[1]_i_1/O
                         net (fo=1, routed)           0.242     1.129    resTemp_reg[1]_i_1_n_0
    SLICE_X1Y115         LDCE                                         r  resTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            resTemp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.155ns  (logic 0.358ns (31.010%)  route 0.797ns (68.990%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  B_IBUF[3]_inst/O
                         net (fo=5, routed)           0.630     0.898    B_IBUF[3]
    SLICE_X0Y117         LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  resTemp_reg[3]_i_2/O
                         net (fo=1, routed)           0.054     0.997    resTemp_reg[3]_i_2_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I0_O)        0.045     1.042 r  resTemp_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.155    resTemp_reg[3]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  resTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluOP[0]
                            (input port)
  Destination:            resTemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.328ns (28.322%)  route 0.829ns (71.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  aluOP[0] (IN)
                         net (fo=0)                   0.000     0.000    aluOP[0]
    A13                  IBUF (Prop_ibuf_I_O)         0.283     0.283 f  aluOP_IBUF[0]_inst/O
                         net (fo=25, routed)          0.601     0.884    aluOP_IBUF[0]
    SLICE_X1Y118         LUT6 (Prop_lut6_I4_O)        0.045     0.929 r  resTemp_reg[0]_i_1/O
                         net (fo=1, routed)           0.228     1.157    resTemp_reg[0]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  resTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------





