//Verilog HDL for "lab0_tdl", "inv1" "functional"

module testbench();
    logic a, y;
    
    // The device under test
    inv1 dut(a, y);

	`include "inv.testfixture"
    
endmodule

module inv1 ( y, a );

  input a;
  output y;
  assign y=~a;
endmodule
