

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_weight_out'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.951 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  13.650 us|  13.650 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- weight_out  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [chan_est.cpp:283]   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %weight_stream_V_last_V, i4 %weight_stream_V_strb_V, i4 %weight_stream_V_keep_V, i32 %weight_stream_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln283 = store i13 0, i13 %idx" [chan_est.cpp:283]   --->   Operation 9 'store' 'store_ln283' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.body109" [chan_est.cpp:283]   --->   Operation 10 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx_1 = load i13 %idx" [chan_est.cpp:283]   --->   Operation 11 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%icmp_ln283 = icmp_eq  i13 %idx_1, i13 4096" [chan_est.cpp:283]   --->   Operation 12 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%idx_2 = add i13 %idx_1, i13 1" [chan_est.cpp:283]   --->   Operation 13 'add' 'idx_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %for.body109.split, void %if.end.loopexit.exitStub" [chan_est.cpp:283]   --->   Operation 14 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = trunc i13 %idx_1" [chan_est.cpp:283]   --->   Operation 15 'trunc' 'k' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i10 %k" [chan_est.cpp:289]   --->   Operation 16 'zext' 'zext_ln289' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_re_addr = getelementptr i16 %w_re, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 17 'getelementptr' 'w_re_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_re_1_addr = getelementptr i16 %w_re_1, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 18 'getelementptr' 'w_re_1_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_re_2_addr = getelementptr i16 %w_re_2, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 19 'getelementptr' 'w_re_2_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_re_3_addr = getelementptr i16 %w_re_3, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 20 'getelementptr' 'w_re_3_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%w_re_load = load i10 %w_re_addr" [chan_est.cpp:289]   --->   Operation 21 'load' 'w_re_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%w_re_1_load = load i10 %w_re_1_addr" [chan_est.cpp:289]   --->   Operation 22 'load' 'w_re_1_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %idx_1, i32 10" [chan_est.cpp:289]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%w_re_2_load = load i10 %w_re_2_addr" [chan_est.cpp:289]   --->   Operation 24 'load' 'w_re_2_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%w_re_3_load = load i10 %w_re_3_addr" [chan_est.cpp:289]   --->   Operation 25 'load' 'w_re_3_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %idx_1, i32 11" [chan_est.cpp:289]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_im_addr = getelementptr i16 %w_im, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 27 'getelementptr' 'w_im_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_im_1_addr = getelementptr i16 %w_im_1, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 28 'getelementptr' 'w_im_1_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_im_2_addr = getelementptr i16 %w_im_2, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 29 'getelementptr' 'w_im_2_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_im_3_addr = getelementptr i16 %w_im_3, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 30 'getelementptr' 'w_im_3_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%w_im_load = load i10 %w_im_addr" [chan_est.cpp:290]   --->   Operation 31 'load' 'w_im_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%w_im_1_load = load i10 %w_im_1_addr" [chan_est.cpp:290]   --->   Operation 32 'load' 'w_im_1_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%w_im_2_load = load i10 %w_im_2_addr" [chan_est.cpp:290]   --->   Operation 33 'load' 'w_im_2_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%w_im_3_load = load i10 %w_im_3_addr" [chan_est.cpp:290]   --->   Operation 34 'load' 'w_im_3_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.82ns)   --->   "%w_last = icmp_eq  i13 %idx_1, i13 4095" [chan_est.cpp:292]   --->   Operation 35 'icmp' 'w_last' <Predicate = (!icmp_ln283)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln283 = store i13 %idx_2, i13 %idx" [chan_est.cpp:283]   --->   Operation 36 'store' 'store_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%w_re_load = load i10 %w_re_addr" [chan_est.cpp:289]   --->   Operation 37 'load' 'w_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%w_re_1_load = load i10 %w_re_1_addr" [chan_est.cpp:289]   --->   Operation 38 'load' 'w_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln289 = select i1 %tmp, i16 %w_re_1_load, i16 %w_re_load" [chan_est.cpp:289]   --->   Operation 39 'select' 'select_ln289' <Predicate = (!tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%w_re_2_load = load i10 %w_re_2_addr" [chan_est.cpp:289]   --->   Operation 40 'load' 'w_re_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%w_re_3_load = load i10 %w_re_3_addr" [chan_est.cpp:289]   --->   Operation 41 'load' 'w_re_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln289_1 = select i1 %tmp, i16 %w_re_3_load, i16 %w_re_2_load" [chan_est.cpp:289]   --->   Operation 42 'select' 'select_ln289_1' <Predicate = (tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln289_2 = select i1 %tmp_1, i16 %select_ln289_1, i16 %select_ln289" [chan_est.cpp:289]   --->   Operation 43 'select' 'select_ln289_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%w_im_load = load i10 %w_im_addr" [chan_est.cpp:290]   --->   Operation 44 'load' 'w_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%w_im_1_load = load i10 %w_im_1_addr" [chan_est.cpp:290]   --->   Operation 45 'load' 'w_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln290 = select i1 %tmp, i16 %w_im_1_load, i16 %w_im_load" [chan_est.cpp:290]   --->   Operation 46 'select' 'select_ln290' <Predicate = (!tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%w_im_2_load = load i10 %w_im_2_addr" [chan_est.cpp:290]   --->   Operation 47 'load' 'w_im_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%w_im_3_load = load i10 %w_im_3_addr" [chan_est.cpp:290]   --->   Operation 48 'load' 'w_im_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln290_1 = select i1 %tmp, i16 %w_im_3_load, i16 %w_im_2_load" [chan_est.cpp:290]   --->   Operation 49 'select' 'select_ln290_1' <Predicate = (tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.35ns)   --->   "%select_ln290_2 = select i1 %tmp_1, i16 %select_ln290_1, i16 %select_ln290" [chan_est.cpp:290]   --->   Operation 50 'select' 'select_ln290_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln283)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:284]   --->   Operation 51 'specpipeline' 'specpipeline_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln283 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [chan_est.cpp:283]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [chan_est.cpp:283]   --->   Operation 53 'specloopname' 'specloopname_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%w_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln290_2, i16 %select_ln289_2" [chan_est.cpp:290]   --->   Operation 54 'bitconcatenate' 'w_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.49ns)   --->   "%write_ln294 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V, i32 %w_data, i4 15, i4 0, i1 %w_last" [chan_est.cpp:294]   --->   Operation 55 'write' 'write_ln294' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.body109" [chan_est.cpp:283]   --->   Operation 56 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.674ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln283', chan_est.cpp:283) of constant 0 on local variable 'idx', chan_est.cpp:283 [16]  (0.427 ns)
	'load' operation 13 bit ('idx', chan_est.cpp:283) on local variable 'idx', chan_est.cpp:283 [19]  (0.000 ns)
	'add' operation 13 bit ('idx', chan_est.cpp:283) [21]  (0.820 ns)
	'store' operation 0 bit ('store_ln283', chan_est.cpp:283) of variable 'idx', chan_est.cpp:283 on local variable 'idx', chan_est.cpp:283 [56]  (0.427 ns)

 <State 2>: 1.951ns
The critical path consists of the following:
	'load' operation 16 bit ('w_re_load', chan_est.cpp:289) on array 'w_re' [33]  (1.237 ns)
	'select' operation 16 bit ('select_ln289', chan_est.cpp:289) [36]  (0.357 ns)
	'select' operation 16 bit ('select_ln289_2', chan_est.cpp:289) [41]  (0.357 ns)

 <State 3>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln294', chan_est.cpp:294) on port 'weight_stream_V_data_V' (chan_est.cpp:294) [55]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
