{
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Simple MicroBlaze Design
For instructions see the Vivado documentation, in particular
Vivado Design Suite User Guide:  Embedded Processor Hardware Design (UG898)

To Export this Design to SDK:
1. Click on the Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   "commentid":"comment_0|",
   "font_comment_0":"20",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port gpio -pg 1 -y -110 -defaultsOSRD
preplace port sys_clk -pg 1 -y 180 -defaultsOSRD
preplace port uart -pg 1 -y -90 -defaultsOSRD
preplace port sw0 -pg 1 -y 330 -defaultsOSRD
preplace port reset_n -pg 1 -y 220 -defaultsOSRD
preplace port led2 -pg 1 -y -30 -defaultsOSRD -left
preplace port led3 -pg 1 -y -90 -defaultsOSRD -left
preplace portBus led0 -pg 1 -y 270 -defaultsOSRD
preplace portBus led1 -pg 1 -y 290 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 190 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -y 660 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -y 220 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 400 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 210 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace netloc sw0_1 1 0 1 -470
preplace netloc clk_wiz_1_clkfb_out 1 0 2 -440 290 -240
preplace netloc microblaze_0_Clk 1 1 5 N 190 -30 10 390 -10 890 -50 1300
preplace netloc sys_clk_1 1 0 1 -460
preplace netloc microblaze_0_M_AXI_DP 1 4 1 900
preplace netloc microblaze_0_ilmb_1 1 4 2 880 -30 1310J
preplace netloc microblaze_0_axi_periph_M00_AXI 1 5 1 1290
preplace netloc xlconstant_0_dout 1 2 1 -20
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 3 4 NJ 240 870J 410 1320 490 1630
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1280
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 3 4 NJ 300 900 420 1310 310 1620
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 0 4 N -30 N -30 N -30 380
preplace netloc clk_wiz_1_locked 1 1 2 N 230 -30
preplace netloc axi_gpio_0_GPIO 1 6 1 1600
preplace netloc axi_uartlite_0_UART 1 6 1 1610
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 1280
preplace netloc microblaze_0_dlmb_1 1 4 2 870 -40 1320J
preplace netloc microblaze_0_debug 1 3 1 N
preplace netloc reset_1 1 0 3 -450 300 N 300 -40
preplace netloc mdm_1_debug_sys_rst 1 2 2 -10 150 370
preplace cgraphic comment_0 place bot 601 -36 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -490 -340 -120 200 630 1130 1460 1650 -top -250 -bot 1370
"
}
{
   """da_axi4_cnt""":"2",
   """da_mb_cnt""":"1",
   ""da_axi4_cnt"":"2",
   "da_axi4_cnt":"1"
}
{
   "/comment_0":"comment_0"
}