
Test003-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004260  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08004400  08004400  00014400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045fc  080045fc  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080045fc  080045fc  000145fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004604  08004604  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004604  08004604  00014604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004608  08004608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800460c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08004674  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08004674  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008f56  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000185d  00000000  00000000  00029031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000738  00000000  00000000  0002a890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000570  00000000  00000000  0002afc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001652e  00000000  00000000  0002b538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000090cb  00000000  00000000  00041a66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000878d3  00000000  00000000  0004ab31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028cc  00000000  00000000  000d2404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000d4cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080043e8 	.word	0x080043e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080043e8 	.word	0x080043e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fb3d 	bl	8000c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f829 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 f8bb 	bl	8000704 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f88f 	bl	80006b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("UART");
 8000592:	480d      	ldr	r0, [pc, #52]	; (80005c8 <main+0x4c>)
 8000594:	f000 f972 	bl	800087c <ProgramStart>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 8000598:	2300      	movs	r3, #0
 800059a:	607b      	str	r3, [r7, #4]
  int val;
  while (1)
  {
	  printf("Input test number : \r\n");
 800059c:	480b      	ldr	r0, [pc, #44]	; (80005cc <main+0x50>)
 800059e:	f002 f89f 	bl	80026e0 <puts>
	  setvbuf(stdin, NULL, _IONBF, 0);
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <main+0x54>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	6858      	ldr	r0, [r3, #4]
 80005a8:	2300      	movs	r3, #0
 80005aa:	2202      	movs	r2, #2
 80005ac:	2100      	movs	r1, #0
 80005ae:	f002 f8b1 	bl	8002714 <setvbuf>
	  scanf("%d", &val);
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	4807      	ldr	r0, [pc, #28]	; (80005d4 <main+0x58>)
 80005b8:	f002 f89a 	bl	80026f0 <iscanf>
	  printf("Input number : %d\r\n", val);
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	4805      	ldr	r0, [pc, #20]	; (80005d8 <main+0x5c>)
 80005c2:	f002 f827 	bl	8002614 <iprintf>
	  printf("Input test number : \r\n");
 80005c6:	e7e9      	b.n	800059c <main+0x20>
 80005c8:	08004400 	.word	0x08004400
 80005cc:	08004408 	.word	0x08004408
 80005d0:	20000064 	.word	0x20000064
 80005d4:	08004420 	.word	0x08004420
 80005d8:	08004424 	.word	0x08004424

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	; 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	; 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f002 fa38 	bl	8002a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <SystemClock_Config+0xcc>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000608:	4a27      	ldr	r2, [pc, #156]	; (80006a8 <SystemClock_Config+0xcc>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	; 0x40
 8000610:	4b25      	ldr	r3, [pc, #148]	; (80006a8 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <SystemClock_Config+0xd0>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xd0>)
 8000626:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000654:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800065a:	2304      	movs	r3, #4
 800065c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	4618      	mov	r0, r3
 8000664:	f000 fdda 	bl	800121c <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800066e:	f000 f8b7 	bl	80007e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	230f      	movs	r3, #15
 8000674:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2302      	movs	r3, #2
 8000678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000688:	f107 030c 	add.w	r3, r7, #12
 800068c:	2102      	movs	r1, #2
 800068e:	4618      	mov	r0, r3
 8000690:	f001 f83c 	bl	800170c <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800069a:	f000 f8a1 	bl	80007e0 <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	3750      	adds	r7, #80	; 0x50
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40007000 	.word	0x40007000

080006b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006b6:	4a12      	ldr	r2, [pc, #72]	; (8000700 <MX_USART2_UART_Init+0x50>)
 80006b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006d6:	220c      	movs	r2, #12
 80006d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006e6:	4805      	ldr	r0, [pc, #20]	; (80006fc <MX_USART2_UART_Init+0x4c>)
 80006e8:	f001 fa30 	bl	8001b4c <HAL_UART_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006f2:	f000 f875 	bl	80007e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000084 	.word	0x20000084
 8000700:	40004400 	.word	0x40004400

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	; 0x28
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	4b2d      	ldr	r3, [pc, #180]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a2c      	ldr	r2, [pc, #176]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b2a      	ldr	r3, [pc, #168]	; (80007d4 <MX_GPIO_Init+0xd0>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	4b26      	ldr	r3, [pc, #152]	; (80007d4 <MX_GPIO_Init+0xd0>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4a25      	ldr	r2, [pc, #148]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b23      	ldr	r3, [pc, #140]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	4b1f      	ldr	r3, [pc, #124]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4a1e      	ldr	r2, [pc, #120]	; (80007d4 <MX_GPIO_Init+0xd0>)
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	4b18      	ldr	r3, [pc, #96]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a17      	ldr	r2, [pc, #92]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000778:	f043 0302 	orr.w	r3, r3, #2
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <MX_GPIO_Init+0xd0>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0302 	and.w	r3, r3, #2
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	2120      	movs	r1, #32
 800078e:	4812      	ldr	r0, [pc, #72]	; (80007d8 <MX_GPIO_Init+0xd4>)
 8000790:	f000 fd2a 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000794:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800079a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800079e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007a4:	f107 0314 	add.w	r3, r7, #20
 80007a8:	4619      	mov	r1, r3
 80007aa:	480c      	ldr	r0, [pc, #48]	; (80007dc <MX_GPIO_Init+0xd8>)
 80007ac:	f000 fb80 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007b0:	2320      	movs	r3, #32
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4619      	mov	r1, r3
 80007c6:	4804      	ldr	r0, [pc, #16]	; (80007d8 <MX_GPIO_Init+0xd4>)
 80007c8:	f000 fb72 	bl	8000eb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007cc:	bf00      	nop
 80007ce:	3728      	adds	r7, #40	; 0x28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40020000 	.word	0x40020000
 80007dc:	40020800 	.word	0x40020800

080007e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e4:	b672      	cpsid	i
}
 80007e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <Error_Handler+0x8>
	...

080007ec <__io_getchar>:
extern UART_HandleTypeDef huart2;
//I2C_HandleTypeDef *hi2c = NULL;


int __io_getchar(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	char ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK);
 80007f2:	bf00      	nop
 80007f4:	1df9      	adds	r1, r7, #7
 80007f6:	230a      	movs	r3, #10
 80007f8:	2201      	movs	r2, #1
 80007fa:	480d      	ldr	r0, [pc, #52]	; (8000830 <__io_getchar+0x44>)
 80007fc:	f001 fa81 	bl	8001d02 <HAL_UART_Receive>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d1f6      	bne.n	80007f4 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10); //echo
 8000806:	1df9      	adds	r1, r7, #7
 8000808:	230a      	movs	r3, #10
 800080a:	2201      	movs	r2, #1
 800080c:	4808      	ldr	r0, [pc, #32]	; (8000830 <__io_getchar+0x44>)
 800080e:	f001 f9ed 	bl	8001bec <HAL_UART_Transmit>
	if(ch == '\r') HAL_UART_Transmit(&huart2, "\n", 1, 10);
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b0d      	cmp	r3, #13
 8000816:	d105      	bne.n	8000824 <__io_getchar+0x38>
 8000818:	230a      	movs	r3, #10
 800081a:	2201      	movs	r2, #1
 800081c:	4905      	ldr	r1, [pc, #20]	; (8000834 <__io_getchar+0x48>)
 800081e:	4804      	ldr	r0, [pc, #16]	; (8000830 <__io_getchar+0x44>)
 8000820:	f001 f9e4 	bl	8001bec <HAL_UART_Transmit>
	return ch;
 8000824:	79fb      	ldrb	r3, [r7, #7]
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000084 	.word	0x20000084
 8000834:	08004438 	.word	0x08004438

08000838 <__io_putchar>:

int __io_putchar(int ch)  //4byte
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000840:	1d39      	adds	r1, r7, #4
 8000842:	230a      	movs	r3, #10
 8000844:	2201      	movs	r2, #1
 8000846:	4804      	ldr	r0, [pc, #16]	; (8000858 <__io_putchar+0x20>)
 8000848:	f001 f9d0 	bl	8001bec <HAL_UART_Transmit>
	return ch;
 800084c:	687b      	ldr	r3, [r7, #4]
}
 800084e:	4618      	mov	r0, r3
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000084 	.word	0x20000084

0800085c <Standby>:

void Standby()
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
		while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)); //wait until B1 == 0 (Press)
 8000860:	bf00      	nop
 8000862:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000866:	4804      	ldr	r0, [pc, #16]	; (8000878 <Standby+0x1c>)
 8000868:	f000 fca6 	bl	80011b8 <HAL_GPIO_ReadPin>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d1f7      	bne.n	8000862 <Standby+0x6>
}
 8000872:	bf00      	nop
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40020800 	.word	0x40020800

0800087c <ProgramStart>:

void ProgramStart (char* str)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]


	//printf("\033[2J\033[0;0H");
	cls();
 8000884:	f000 f820 	bl	80008c8 <cls>
	Cursor(0,0);
 8000888:	2100      	movs	r1, #0
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f826 	bl	80008dc <Cursor>
	printf("Program Name - %s\r\n", str);
 8000890:	6879      	ldr	r1, [r7, #4]
 8000892:	480a      	ldr	r0, [pc, #40]	; (80008bc <ProgramStart+0x40>)
 8000894:	f001 febe 	bl	8002614 <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 8000898:	4809      	ldr	r0, [pc, #36]	; (80008c0 <ProgramStart+0x44>)
 800089a:	f001 ff21 	bl	80026e0 <puts>
	setvbuf(stdin, NULL, _IONBF, 0);
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <ProgramStart+0x48>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	6858      	ldr	r0, [r3, #4]
 80008a4:	2300      	movs	r3, #0
 80008a6:	2202      	movs	r2, #2
 80008a8:	2100      	movs	r1, #0
 80008aa:	f001 ff33 	bl	8002714 <setvbuf>
	Standby();
 80008ae:	f7ff ffd5 	bl	800085c <Standby>
}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	0800443c 	.word	0x0800443c
 80008c0:	08004450 	.word	0x08004450
 80008c4:	20000064 	.word	0x20000064

080008c8 <cls>:

void cls()
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	printf("\033[2J");
 80008cc:	4802      	ldr	r0, [pc, #8]	; (80008d8 <cls+0x10>)
 80008ce:	f001 fea1 	bl	8002614 <iprintf>
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	08004474 	.word	0x08004474

080008dc <Cursor>:
void Cursor(int x, int y)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 80008e6:	f107 000c 	add.w	r0, r7, #12
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	683a      	ldr	r2, [r7, #0]
 80008ee:	4906      	ldr	r1, [pc, #24]	; (8000908 <Cursor+0x2c>)
 80008f0:	f001 ffbe 	bl	8002870 <siprintf>
	puts(buf);
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 fef1 	bl	80026e0 <puts>
}
 80008fe:	bf00      	nop
 8000900:	3720      	adds	r7, #32
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	0800447c 	.word	0x0800447c

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091a:	4a0f      	ldr	r2, [pc, #60]	; (8000958 <HAL_MspInit+0x4c>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000920:	6453      	str	r3, [r2, #68]	; 0x44
 8000922:	4b0d      	ldr	r3, [pc, #52]	; (8000958 <HAL_MspInit+0x4c>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	4a08      	ldr	r2, [pc, #32]	; (8000958 <HAL_MspInit+0x4c>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093c:	6413      	str	r3, [r2, #64]	; 0x40
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <HAL_MspInit+0x4c>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800094a:	2007      	movs	r0, #7
 800094c:	f000 fa7c 	bl	8000e48 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40023800 	.word	0x40023800

0800095c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	; 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a19      	ldr	r2, [pc, #100]	; (80009e0 <HAL_UART_MspInit+0x84>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d12b      	bne.n	80009d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <HAL_UART_MspInit+0x88>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000986:	4a17      	ldr	r2, [pc, #92]	; (80009e4 <HAL_UART_MspInit+0x88>)
 8000988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800098c:	6413      	str	r3, [r2, #64]	; 0x40
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_UART_MspInit+0x88>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <HAL_UART_MspInit+0x88>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a10      	ldr	r2, [pc, #64]	; (80009e4 <HAL_UART_MspInit+0x88>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <HAL_UART_MspInit+0x88>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009b6:	230c      	movs	r3, #12
 80009b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009c6:	2307      	movs	r3, #7
 80009c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	4619      	mov	r1, r3
 80009d0:	4805      	ldr	r0, [pc, #20]	; (80009e8 <HAL_UART_MspInit+0x8c>)
 80009d2:	f000 fa6d 	bl	8000eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009d6:	bf00      	nop
 80009d8:	3728      	adds	r7, #40	; 0x28
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40004400 	.word	0x40004400
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40020000 	.word	0x40020000

080009ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f0:	e7fe      	b.n	80009f0 <NMI_Handler+0x4>

080009f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f6:	e7fe      	b.n	80009f6 <HardFault_Handler+0x4>

080009f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009fc:	e7fe      	b.n	80009fc <MemManage_Handler+0x4>

080009fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009fe:	b480      	push	{r7}
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a02:	e7fe      	b.n	8000a02 <BusFault_Handler+0x4>

08000a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <UsageFault_Handler+0x4>

08000a0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr

08000a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a38:	f000 f934 	bl	8000ca4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	e00a      	b.n	8000a68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a52:	f7ff fecb 	bl	80007ec <__io_getchar>
 8000a56:	4601      	mov	r1, r0
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	60ba      	str	r2, [r7, #8]
 8000a5e:	b2ca      	uxtb	r2, r1
 8000a60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	3301      	adds	r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	dbf0      	blt.n	8000a52 <_read+0x12>
  }

  return len;
 8000a70:	687b      	ldr	r3, [r7, #4]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b086      	sub	sp, #24
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	e009      	b.n	8000aa0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	1c5a      	adds	r2, r3, #1
 8000a90:	60ba      	str	r2, [r7, #8]
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fecf 	bl	8000838 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	697a      	ldr	r2, [r7, #20]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	dbf1      	blt.n	8000a8c <_write+0x12>
  }
  return len;
 8000aa8:	687b      	ldr	r3, [r7, #4]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <_close>:

int _close(int file)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ada:	605a      	str	r2, [r3, #4]
  return 0;
 8000adc:	2300      	movs	r3, #0
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <_isatty>:

int _isatty(int file)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000af2:	2301      	movs	r3, #1
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
	...

08000b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b24:	4a14      	ldr	r2, [pc, #80]	; (8000b78 <_sbrk+0x5c>)
 8000b26:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <_sbrk+0x60>)
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b30:	4b13      	ldr	r3, [pc, #76]	; (8000b80 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d102      	bne.n	8000b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b38:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <_sbrk+0x64>)
 8000b3a:	4a12      	ldr	r2, [pc, #72]	; (8000b84 <_sbrk+0x68>)
 8000b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3e:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <_sbrk+0x64>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d207      	bcs.n	8000b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b4c:	f001 ffd6 	bl	8002afc <__errno>
 8000b50:	4603      	mov	r3, r0
 8000b52:	220c      	movs	r2, #12
 8000b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b56:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5a:	e009      	b.n	8000b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b5c:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b62:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <_sbrk+0x64>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	4a05      	ldr	r2, [pc, #20]	; (8000b80 <_sbrk+0x64>)
 8000b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3718      	adds	r7, #24
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20020000 	.word	0x20020000
 8000b7c:	00000400 	.word	0x00000400
 8000b80:	200000cc 	.word	0x200000cc
 8000b84:	20000220 	.word	0x20000220

08000b88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <SystemInit+0x20>)
 8000b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b92:	4a05      	ldr	r2, [pc, #20]	; (8000ba8 <SystemInit+0x20>)
 8000b94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000be4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bb0:	f7ff ffea 	bl	8000b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bb4:	480c      	ldr	r0, [pc, #48]	; (8000be8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bb6:	490d      	ldr	r1, [pc, #52]	; (8000bec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bb8:	4a0d      	ldr	r2, [pc, #52]	; (8000bf0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bbc:	e002      	b.n	8000bc4 <LoopCopyDataInit>

08000bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc2:	3304      	adds	r3, #4

08000bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc8:	d3f9      	bcc.n	8000bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bca:	4a0a      	ldr	r2, [pc, #40]	; (8000bf4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bcc:	4c0a      	ldr	r4, [pc, #40]	; (8000bf8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd0:	e001      	b.n	8000bd6 <LoopFillZerobss>

08000bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd4:	3204      	adds	r2, #4

08000bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd8:	d3fb      	bcc.n	8000bd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bda:	f001 ff95 	bl	8002b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bde:	f7ff fccd 	bl	800057c <main>
  bx  lr    
 8000be2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000be4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bf0:	0800460c 	.word	0x0800460c
  ldr r2, =_sbss
 8000bf4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bf8:	20000220 	.word	0x20000220

08000bfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bfc:	e7fe      	b.n	8000bfc <ADC_IRQHandler>
	...

08000c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c04:	4b0e      	ldr	r3, [pc, #56]	; (8000c40 <HAL_Init+0x40>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <HAL_Init+0x40>)
 8000c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <HAL_Init+0x40>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <HAL_Init+0x40>)
 8000c16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <HAL_Init+0x40>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a07      	ldr	r2, [pc, #28]	; (8000c40 <HAL_Init+0x40>)
 8000c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c28:	2003      	movs	r0, #3
 8000c2a:	f000 f90d 	bl	8000e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f000 f808 	bl	8000c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c34:	f7ff fe6a 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023c00 	.word	0x40023c00

08000c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <HAL_InitTick+0x54>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_InitTick+0x58>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4619      	mov	r1, r3
 8000c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f917 	bl	8000e96 <HAL_SYSTICK_Config>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e00e      	b.n	8000c90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2b0f      	cmp	r3, #15
 8000c76:	d80a      	bhi.n	8000c8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	6879      	ldr	r1, [r7, #4]
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c80:	f000 f8ed 	bl	8000e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c84:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <HAL_InitTick+0x5c>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	e000      	b.n	8000c90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	20000004 	.word	0x20000004

08000ca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x20>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb6:	6013      	str	r3, [r2, #0]
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	200000d0 	.word	0x200000d0

08000ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <HAL_GetTick+0x14>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	200000d0 	.word	0x200000d0

08000ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d00:	4013      	ands	r3, r2
 8000d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d16:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <__NVIC_SetPriorityGrouping+0x44>)
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	60d3      	str	r3, [r2, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <__NVIC_GetPriorityGrouping+0x18>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	0a1b      	lsrs	r3, r3, #8
 8000d36:	f003 0307 	and.w	r3, r3, #7
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	6039      	str	r1, [r7, #0]
 8000d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	db0a      	blt.n	8000d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	490c      	ldr	r1, [pc, #48]	; (8000d94 <__NVIC_SetPriority+0x4c>)
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	0112      	lsls	r2, r2, #4
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	440b      	add	r3, r1
 8000d6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d70:	e00a      	b.n	8000d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	4908      	ldr	r1, [pc, #32]	; (8000d98 <__NVIC_SetPriority+0x50>)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	f003 030f 	and.w	r3, r3, #15
 8000d7e:	3b04      	subs	r3, #4
 8000d80:	0112      	lsls	r2, r2, #4
 8000d82:	b2d2      	uxtb	r2, r2
 8000d84:	440b      	add	r3, r1
 8000d86:	761a      	strb	r2, [r3, #24]
}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	e000e100 	.word	0xe000e100
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b089      	sub	sp, #36	; 0x24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	f1c3 0307 	rsb	r3, r3, #7
 8000db6:	2b04      	cmp	r3, #4
 8000db8:	bf28      	it	cs
 8000dba:	2304      	movcs	r3, #4
 8000dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	d902      	bls.n	8000dcc <NVIC_EncodePriority+0x30>
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3b03      	subs	r3, #3
 8000dca:	e000      	b.n	8000dce <NVIC_EncodePriority+0x32>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	43da      	mvns	r2, r3
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	401a      	ands	r2, r3
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de4:	f04f 31ff 	mov.w	r1, #4294967295
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	fa01 f303 	lsl.w	r3, r1, r3
 8000dee:	43d9      	mvns	r1, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df4:	4313      	orrs	r3, r2
         );
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3724      	adds	r7, #36	; 0x24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e14:	d301      	bcc.n	8000e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e16:	2301      	movs	r3, #1
 8000e18:	e00f      	b.n	8000e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e1a:	4a0a      	ldr	r2, [pc, #40]	; (8000e44 <SysTick_Config+0x40>)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e22:	210f      	movs	r1, #15
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295
 8000e28:	f7ff ff8e 	bl	8000d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <SysTick_Config+0x40>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e32:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <SysTick_Config+0x40>)
 8000e34:	2207      	movs	r2, #7
 8000e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e38:	2300      	movs	r3, #0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	e000e010 	.word	0xe000e010

08000e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ff47 	bl	8000ce4 <__NVIC_SetPriorityGrouping>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b086      	sub	sp, #24
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	4603      	mov	r3, r0
 8000e66:	60b9      	str	r1, [r7, #8]
 8000e68:	607a      	str	r2, [r7, #4]
 8000e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e70:	f7ff ff5c 	bl	8000d2c <__NVIC_GetPriorityGrouping>
 8000e74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68b9      	ldr	r1, [r7, #8]
 8000e7a:	6978      	ldr	r0, [r7, #20]
 8000e7c:	f7ff ff8e 	bl	8000d9c <NVIC_EncodePriority>
 8000e80:	4602      	mov	r2, r0
 8000e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e86:	4611      	mov	r1, r2
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff5d 	bl	8000d48 <__NVIC_SetPriority>
}
 8000e8e:	bf00      	nop
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ffb0 	bl	8000e04 <SysTick_Config>
 8000ea4:	4603      	mov	r3, r0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
 8000eca:	e159      	b.n	8001180 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ecc:	2201      	movs	r2, #1
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	697a      	ldr	r2, [r7, #20]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	f040 8148 	bne.w	800117a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 0303 	and.w	r3, r3, #3
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d005      	beq.n	8000f02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d130      	bne.n	8000f64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4013      	ands	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f38:	2201      	movs	r2, #1
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	091b      	lsrs	r3, r3, #4
 8000f4e:	f003 0201 	and.w	r2, r3, #1
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0303 	and.w	r3, r3, #3
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d017      	beq.n	8000fa0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d123      	bne.n	8000ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	08da      	lsrs	r2, r3, #3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3208      	adds	r2, #8
 8000fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	08da      	lsrs	r2, r3, #3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3208      	adds	r2, #8
 8000fee:	69b9      	ldr	r1, [r7, #24]
 8000ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	2203      	movs	r2, #3
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0203 	and.w	r2, r3, #3
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001030:	2b00      	cmp	r3, #0
 8001032:	f000 80a2 	beq.w	800117a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b57      	ldr	r3, [pc, #348]	; (8001198 <HAL_GPIO_Init+0x2e8>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	4a56      	ldr	r2, [pc, #344]	; (8001198 <HAL_GPIO_Init+0x2e8>)
 8001040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001044:	6453      	str	r3, [r2, #68]	; 0x44
 8001046:	4b54      	ldr	r3, [pc, #336]	; (8001198 <HAL_GPIO_Init+0x2e8>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001052:	4a52      	ldr	r2, [pc, #328]	; (800119c <HAL_GPIO_Init+0x2ec>)
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	089b      	lsrs	r3, r3, #2
 8001058:	3302      	adds	r3, #2
 800105a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	220f      	movs	r2, #15
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a49      	ldr	r2, [pc, #292]	; (80011a0 <HAL_GPIO_Init+0x2f0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d019      	beq.n	80010b2 <HAL_GPIO_Init+0x202>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a48      	ldr	r2, [pc, #288]	; (80011a4 <HAL_GPIO_Init+0x2f4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d013      	beq.n	80010ae <HAL_GPIO_Init+0x1fe>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a47      	ldr	r2, [pc, #284]	; (80011a8 <HAL_GPIO_Init+0x2f8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d00d      	beq.n	80010aa <HAL_GPIO_Init+0x1fa>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a46      	ldr	r2, [pc, #280]	; (80011ac <HAL_GPIO_Init+0x2fc>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d007      	beq.n	80010a6 <HAL_GPIO_Init+0x1f6>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a45      	ldr	r2, [pc, #276]	; (80011b0 <HAL_GPIO_Init+0x300>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d101      	bne.n	80010a2 <HAL_GPIO_Init+0x1f2>
 800109e:	2304      	movs	r3, #4
 80010a0:	e008      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010a2:	2307      	movs	r3, #7
 80010a4:	e006      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010a6:	2303      	movs	r3, #3
 80010a8:	e004      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010aa:	2302      	movs	r3, #2
 80010ac:	e002      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010b2:	2300      	movs	r3, #0
 80010b4:	69fa      	ldr	r2, [r7, #28]
 80010b6:	f002 0203 	and.w	r2, r2, #3
 80010ba:	0092      	lsls	r2, r2, #2
 80010bc:	4093      	lsls	r3, r2
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010c4:	4935      	ldr	r1, [pc, #212]	; (800119c <HAL_GPIO_Init+0x2ec>)
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	089b      	lsrs	r3, r3, #2
 80010ca:	3302      	adds	r3, #2
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010d2:	4b38      	ldr	r3, [pc, #224]	; (80011b4 <HAL_GPIO_Init+0x304>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	43db      	mvns	r3, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4013      	ands	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010f6:	4a2f      	ldr	r2, [pc, #188]	; (80011b4 <HAL_GPIO_Init+0x304>)
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010fc:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <HAL_GPIO_Init+0x304>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	43db      	mvns	r3, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4013      	ands	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d003      	beq.n	8001120 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001120:	4a24      	ldr	r2, [pc, #144]	; (80011b4 <HAL_GPIO_Init+0x304>)
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <HAL_GPIO_Init+0x304>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d003      	beq.n	800114a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800114a:	4a1a      	ldr	r2, [pc, #104]	; (80011b4 <HAL_GPIO_Init+0x304>)
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_GPIO_Init+0x304>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d003      	beq.n	8001174 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001174:	4a0f      	ldr	r2, [pc, #60]	; (80011b4 <HAL_GPIO_Init+0x304>)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3301      	adds	r3, #1
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	2b0f      	cmp	r3, #15
 8001184:	f67f aea2 	bls.w	8000ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3724      	adds	r7, #36	; 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800
 800119c:	40013800 	.word	0x40013800
 80011a0:	40020000 	.word	0x40020000
 80011a4:	40020400 	.word	0x40020400
 80011a8:	40020800 	.word	0x40020800
 80011ac:	40020c00 	.word	0x40020c00
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40013c00 	.word	0x40013c00

080011b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	691a      	ldr	r2, [r3, #16]
 80011c8:	887b      	ldrh	r3, [r7, #2]
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d002      	beq.n	80011d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011d0:	2301      	movs	r3, #1
 80011d2:	73fb      	strb	r3, [r7, #15]
 80011d4:	e001      	b.n	80011da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011d6:	2300      	movs	r3, #0
 80011d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011da:	7bfb      	ldrb	r3, [r7, #15]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	807b      	strh	r3, [r7, #2]
 80011f4:	4613      	mov	r3, r2
 80011f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011fe:	887a      	ldrh	r2, [r7, #2]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001204:	e003      	b.n	800120e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	041a      	lsls	r2, r3, #16
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	619a      	str	r2, [r3, #24]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e267      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d075      	beq.n	8001326 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800123a:	4b88      	ldr	r3, [pc, #544]	; (800145c <HAL_RCC_OscConfig+0x240>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
 8001242:	2b04      	cmp	r3, #4
 8001244:	d00c      	beq.n	8001260 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001246:	4b85      	ldr	r3, [pc, #532]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800124e:	2b08      	cmp	r3, #8
 8001250:	d112      	bne.n	8001278 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001252:	4b82      	ldr	r3, [pc, #520]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800125a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800125e:	d10b      	bne.n	8001278 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001260:	4b7e      	ldr	r3, [pc, #504]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d05b      	beq.n	8001324 <HAL_RCC_OscConfig+0x108>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d157      	bne.n	8001324 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e242      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001280:	d106      	bne.n	8001290 <HAL_RCC_OscConfig+0x74>
 8001282:	4b76      	ldr	r3, [pc, #472]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a75      	ldr	r2, [pc, #468]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128c:	6013      	str	r3, [r2, #0]
 800128e:	e01d      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001298:	d10c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x98>
 800129a:	4b70      	ldr	r3, [pc, #448]	; (800145c <HAL_RCC_OscConfig+0x240>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6f      	ldr	r2, [pc, #444]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	4b6d      	ldr	r3, [pc, #436]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a6c      	ldr	r2, [pc, #432]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e00b      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 80012b4:	4b69      	ldr	r3, [pc, #420]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a68      	ldr	r2, [pc, #416]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b66      	ldr	r3, [pc, #408]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a65      	ldr	r2, [pc, #404]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d013      	beq.n	80012fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d4:	f7ff fcfa 	bl	8000ccc <HAL_GetTick>
 80012d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012da:	e008      	b.n	80012ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012dc:	f7ff fcf6 	bl	8000ccc <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b64      	cmp	r3, #100	; 0x64
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e207      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ee:	4b5b      	ldr	r3, [pc, #364]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0f0      	beq.n	80012dc <HAL_RCC_OscConfig+0xc0>
 80012fa:	e014      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fce6 	bl	8000ccc <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fce2 	bl	8000ccc <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	; 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e1f3      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001316:	4b51      	ldr	r3, [pc, #324]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f0      	bne.n	8001304 <HAL_RCC_OscConfig+0xe8>
 8001322:	e000      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d063      	beq.n	80013fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001332:	4b4a      	ldr	r3, [pc, #296]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00b      	beq.n	8001356 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800133e:	4b47      	ldr	r3, [pc, #284]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001346:	2b08      	cmp	r3, #8
 8001348:	d11c      	bne.n	8001384 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800134a:	4b44      	ldr	r3, [pc, #272]	; (800145c <HAL_RCC_OscConfig+0x240>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d116      	bne.n	8001384 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001356:	4b41      	ldr	r3, [pc, #260]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d005      	beq.n	800136e <HAL_RCC_OscConfig+0x152>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d001      	beq.n	800136e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e1c7      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136e:	4b3b      	ldr	r3, [pc, #236]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	00db      	lsls	r3, r3, #3
 800137c:	4937      	ldr	r1, [pc, #220]	; (800145c <HAL_RCC_OscConfig+0x240>)
 800137e:	4313      	orrs	r3, r2
 8001380:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001382:	e03a      	b.n	80013fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d020      	beq.n	80013ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800138c:	4b34      	ldr	r3, [pc, #208]	; (8001460 <HAL_RCC_OscConfig+0x244>)
 800138e:	2201      	movs	r2, #1
 8001390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001392:	f7ff fc9b 	bl	8000ccc <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800139a:	f7ff fc97 	bl	8000ccc <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1a8      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ac:	4b2b      	ldr	r3, [pc, #172]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0f0      	beq.n	800139a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b8:	4b28      	ldr	r3, [pc, #160]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	4925      	ldr	r1, [pc, #148]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	600b      	str	r3, [r1, #0]
 80013cc:	e015      	b.n	80013fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ce:	4b24      	ldr	r3, [pc, #144]	; (8001460 <HAL_RCC_OscConfig+0x244>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d4:	f7ff fc7a 	bl	8000ccc <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013dc:	f7ff fc76 	bl	8000ccc <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e187      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ee:	4b1b      	ldr	r3, [pc, #108]	; (800145c <HAL_RCC_OscConfig+0x240>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f0      	bne.n	80013dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	2b00      	cmp	r3, #0
 8001404:	d036      	beq.n	8001474 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d016      	beq.n	800143c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <HAL_RCC_OscConfig+0x248>)
 8001410:	2201      	movs	r2, #1
 8001412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001414:	f7ff fc5a 	bl	8000ccc <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141c:	f7ff fc56 	bl	8000ccc <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e167      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <HAL_RCC_OscConfig+0x240>)
 8001430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x200>
 800143a:	e01b      	b.n	8001474 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <HAL_RCC_OscConfig+0x248>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001442:	f7ff fc43 	bl	8000ccc <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001448:	e00e      	b.n	8001468 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144a:	f7ff fc3f 	bl	8000ccc <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d907      	bls.n	8001468 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e150      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
 800145c:	40023800 	.word	0x40023800
 8001460:	42470000 	.word	0x42470000
 8001464:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001468:	4b88      	ldr	r3, [pc, #544]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800146a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1ea      	bne.n	800144a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0304 	and.w	r3, r3, #4
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 8097 	beq.w	80015b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001486:	4b81      	ldr	r3, [pc, #516]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d10f      	bne.n	80014b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	4b7d      	ldr	r3, [pc, #500]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	4a7c      	ldr	r2, [pc, #496]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a0:	6413      	str	r3, [r2, #64]	; 0x40
 80014a2:	4b7a      	ldr	r3, [pc, #488]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ae:	2301      	movs	r3, #1
 80014b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b2:	4b77      	ldr	r3, [pc, #476]	; (8001690 <HAL_RCC_OscConfig+0x474>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d118      	bne.n	80014f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014be:	4b74      	ldr	r3, [pc, #464]	; (8001690 <HAL_RCC_OscConfig+0x474>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a73      	ldr	r2, [pc, #460]	; (8001690 <HAL_RCC_OscConfig+0x474>)
 80014c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fbff 	bl	8000ccc <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d2:	f7ff fbfb 	bl	8000ccc <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e10c      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	4b6a      	ldr	r3, [pc, #424]	; (8001690 <HAL_RCC_OscConfig+0x474>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0f0      	beq.n	80014d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d106      	bne.n	8001506 <HAL_RCC_OscConfig+0x2ea>
 80014f8:	4b64      	ldr	r3, [pc, #400]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80014fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fc:	4a63      	ldr	r2, [pc, #396]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6713      	str	r3, [r2, #112]	; 0x70
 8001504:	e01c      	b.n	8001540 <HAL_RCC_OscConfig+0x324>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b05      	cmp	r3, #5
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x30c>
 800150e:	4b5f      	ldr	r3, [pc, #380]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001512:	4a5e      	ldr	r2, [pc, #376]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6713      	str	r3, [r2, #112]	; 0x70
 800151a:	4b5c      	ldr	r3, [pc, #368]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800151c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800151e:	4a5b      	ldr	r2, [pc, #364]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6713      	str	r3, [r2, #112]	; 0x70
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0x324>
 8001528:	4b58      	ldr	r3, [pc, #352]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800152a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152c:	4a57      	ldr	r2, [pc, #348]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800152e:	f023 0301 	bic.w	r3, r3, #1
 8001532:	6713      	str	r3, [r2, #112]	; 0x70
 8001534:	4b55      	ldr	r3, [pc, #340]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001538:	4a54      	ldr	r2, [pc, #336]	; (800168c <HAL_RCC_OscConfig+0x470>)
 800153a:	f023 0304 	bic.w	r3, r3, #4
 800153e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d015      	beq.n	8001574 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001548:	f7ff fbc0 	bl	8000ccc <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800154e:	e00a      	b.n	8001566 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001550:	f7ff fbbc 	bl	8000ccc <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	f241 3288 	movw	r2, #5000	; 0x1388
 800155e:	4293      	cmp	r3, r2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e0cb      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001566:	4b49      	ldr	r3, [pc, #292]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0ee      	beq.n	8001550 <HAL_RCC_OscConfig+0x334>
 8001572:	e014      	b.n	800159e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001574:	f7ff fbaa 	bl	8000ccc <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157a:	e00a      	b.n	8001592 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800157c:	f7ff fba6 	bl	8000ccc <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	f241 3288 	movw	r2, #5000	; 0x1388
 800158a:	4293      	cmp	r3, r2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e0b5      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001592:	4b3e      	ldr	r3, [pc, #248]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ee      	bne.n	800157c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800159e:	7dfb      	ldrb	r3, [r7, #23]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d105      	bne.n	80015b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015a4:	4b39      	ldr	r3, [pc, #228]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	4a38      	ldr	r2, [pc, #224]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80015aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80a1 	beq.w	80016fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ba:	4b34      	ldr	r3, [pc, #208]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d05c      	beq.n	8001680 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d141      	bne.n	8001652 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ce:	4b31      	ldr	r3, [pc, #196]	; (8001694 <HAL_RCC_OscConfig+0x478>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7ff fb7a 	bl	8000ccc <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015dc:	f7ff fb76 	bl	8000ccc <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e087      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ee:	4b27      	ldr	r3, [pc, #156]	; (800168c <HAL_RCC_OscConfig+0x470>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69da      	ldr	r2, [r3, #28]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001608:	019b      	lsls	r3, r3, #6
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001610:	085b      	lsrs	r3, r3, #1
 8001612:	3b01      	subs	r3, #1
 8001614:	041b      	lsls	r3, r3, #16
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161c:	061b      	lsls	r3, r3, #24
 800161e:	491b      	ldr	r1, [pc, #108]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <HAL_RCC_OscConfig+0x478>)
 8001626:	2201      	movs	r2, #1
 8001628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff fb4f 	bl	8000ccc <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001632:	f7ff fb4b 	bl	8000ccc <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e05c      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x416>
 8001650:	e054      	b.n	80016fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <HAL_RCC_OscConfig+0x478>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb38 	bl	8000ccc <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fb34 	bl	8000ccc <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e045      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <HAL_RCC_OscConfig+0x470>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x444>
 800167e:	e03d      	b.n	80016fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d107      	bne.n	8001698 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e038      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
 800168c:	40023800 	.word	0x40023800
 8001690:	40007000 	.word	0x40007000
 8001694:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_OscConfig+0x4ec>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d028      	beq.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d121      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016be:	429a      	cmp	r2, r3
 80016c0:	d11a      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016c8:	4013      	ands	r3, r2
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d111      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	3b01      	subs	r3, #1
 80016e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023800 	.word	0x40023800

0800170c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e0cc      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001720:	4b68      	ldr	r3, [pc, #416]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	683a      	ldr	r2, [r7, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d90c      	bls.n	8001748 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800172e:	4b65      	ldr	r3, [pc, #404]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001736:	4b63      	ldr	r3, [pc, #396]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	429a      	cmp	r2, r3
 8001742:	d001      	beq.n	8001748 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e0b8      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0304 	and.w	r3, r3, #4
 800175c:	2b00      	cmp	r3, #0
 800175e:	d005      	beq.n	800176c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001760:	4b59      	ldr	r3, [pc, #356]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	4a58      	ldr	r2, [pc, #352]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001766:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800176a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0308 	and.w	r3, r3, #8
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001778:	4b53      	ldr	r3, [pc, #332]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	4a52      	ldr	r2, [pc, #328]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800177e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001782:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001784:	4b50      	ldr	r3, [pc, #320]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	494d      	ldr	r1, [pc, #308]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d044      	beq.n	800182c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d107      	bne.n	80017ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017aa:	4b47      	ldr	r3, [pc, #284]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d119      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e07f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d003      	beq.n	80017ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ca:	4b3f      	ldr	r3, [pc, #252]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d109      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e06f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017da:	4b3b      	ldr	r3, [pc, #236]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e067      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ea:	4b37      	ldr	r3, [pc, #220]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f023 0203 	bic.w	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	4934      	ldr	r1, [pc, #208]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017fc:	f7ff fa66 	bl	8000ccc <HAL_GetTick>
 8001800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	e00a      	b.n	800181a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001804:	f7ff fa62 	bl	8000ccc <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001812:	4293      	cmp	r3, r2
 8001814:	d901      	bls.n	800181a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e04f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181a:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 020c 	and.w	r2, r3, #12
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	429a      	cmp	r2, r3
 800182a:	d1eb      	bne.n	8001804 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800182c:	4b25      	ldr	r3, [pc, #148]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d20c      	bcs.n	8001854 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183a:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001842:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d001      	beq.n	8001854 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e032      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0304 	and.w	r3, r3, #4
 800185c:	2b00      	cmp	r3, #0
 800185e:	d008      	beq.n	8001872 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001860:	4b19      	ldr	r3, [pc, #100]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	4916      	ldr	r1, [pc, #88]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	4313      	orrs	r3, r2
 8001870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0308 	and.w	r3, r3, #8
 800187a:	2b00      	cmp	r3, #0
 800187c:	d009      	beq.n	8001892 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800187e:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	490e      	ldr	r1, [pc, #56]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	4313      	orrs	r3, r2
 8001890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001892:	f000 f821 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 8001896:	4602      	mov	r2, r0
 8001898:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	091b      	lsrs	r3, r3, #4
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	490a      	ldr	r1, [pc, #40]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 80018a4:	5ccb      	ldrb	r3, [r1, r3]
 80018a6:	fa22 f303 	lsr.w	r3, r2, r3
 80018aa:	4a09      	ldr	r2, [pc, #36]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80018ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80018ae:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <HAL_RCC_ClockConfig+0x1c8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff f9c6 	bl	8000c44 <HAL_InitTick>

  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023c00 	.word	0x40023c00
 80018c8:	40023800 	.word	0x40023800
 80018cc:	08004494 	.word	0x08004494
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018dc:	b094      	sub	sp, #80	; 0x50
 80018de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80018e4:	2300      	movs	r3, #0
 80018e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018f0:	4b79      	ldr	r3, [pc, #484]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d00d      	beq.n	8001918 <HAL_RCC_GetSysClockFreq+0x40>
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	f200 80e1 	bhi.w	8001ac4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001902:	2b00      	cmp	r3, #0
 8001904:	d002      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x34>
 8001906:	2b04      	cmp	r3, #4
 8001908:	d003      	beq.n	8001912 <HAL_RCC_GetSysClockFreq+0x3a>
 800190a:	e0db      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800190c:	4b73      	ldr	r3, [pc, #460]	; (8001adc <HAL_RCC_GetSysClockFreq+0x204>)
 800190e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001910:	e0db      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001912:	4b73      	ldr	r3, [pc, #460]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001914:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001916:	e0d8      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001918:	4b6f      	ldr	r3, [pc, #444]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001920:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001922:	4b6d      	ldr	r3, [pc, #436]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d063      	beq.n	80019f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192e:	4b6a      	ldr	r3, [pc, #424]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	099b      	lsrs	r3, r3, #6
 8001934:	2200      	movs	r2, #0
 8001936:	63bb      	str	r3, [r7, #56]	; 0x38
 8001938:	63fa      	str	r2, [r7, #60]	; 0x3c
 800193a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800193c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001940:	633b      	str	r3, [r7, #48]	; 0x30
 8001942:	2300      	movs	r3, #0
 8001944:	637b      	str	r3, [r7, #52]	; 0x34
 8001946:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800194a:	4622      	mov	r2, r4
 800194c:	462b      	mov	r3, r5
 800194e:	f04f 0000 	mov.w	r0, #0
 8001952:	f04f 0100 	mov.w	r1, #0
 8001956:	0159      	lsls	r1, r3, #5
 8001958:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800195c:	0150      	lsls	r0, r2, #5
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4621      	mov	r1, r4
 8001964:	1a51      	subs	r1, r2, r1
 8001966:	6139      	str	r1, [r7, #16]
 8001968:	4629      	mov	r1, r5
 800196a:	eb63 0301 	sbc.w	r3, r3, r1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800197c:	4659      	mov	r1, fp
 800197e:	018b      	lsls	r3, r1, #6
 8001980:	4651      	mov	r1, sl
 8001982:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001986:	4651      	mov	r1, sl
 8001988:	018a      	lsls	r2, r1, #6
 800198a:	4651      	mov	r1, sl
 800198c:	ebb2 0801 	subs.w	r8, r2, r1
 8001990:	4659      	mov	r1, fp
 8001992:	eb63 0901 	sbc.w	r9, r3, r1
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	f04f 0300 	mov.w	r3, #0
 800199e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019aa:	4690      	mov	r8, r2
 80019ac:	4699      	mov	r9, r3
 80019ae:	4623      	mov	r3, r4
 80019b0:	eb18 0303 	adds.w	r3, r8, r3
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	462b      	mov	r3, r5
 80019b8:	eb49 0303 	adc.w	r3, r9, r3
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	f04f 0300 	mov.w	r3, #0
 80019c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019ca:	4629      	mov	r1, r5
 80019cc:	024b      	lsls	r3, r1, #9
 80019ce:	4621      	mov	r1, r4
 80019d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019d4:	4621      	mov	r1, r4
 80019d6:	024a      	lsls	r2, r1, #9
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019de:	2200      	movs	r2, #0
 80019e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80019e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019e8:	f7fe fc4a 	bl	8000280 <__aeabi_uldivmod>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4613      	mov	r3, r2
 80019f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019f4:	e058      	b.n	8001aa8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f6:	4b38      	ldr	r3, [pc, #224]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	099b      	lsrs	r3, r3, #6
 80019fc:	2200      	movs	r2, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	4611      	mov	r1, r2
 8001a02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a06:	623b      	str	r3, [r7, #32]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a10:	4642      	mov	r2, r8
 8001a12:	464b      	mov	r3, r9
 8001a14:	f04f 0000 	mov.w	r0, #0
 8001a18:	f04f 0100 	mov.w	r1, #0
 8001a1c:	0159      	lsls	r1, r3, #5
 8001a1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a22:	0150      	lsls	r0, r2, #5
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4641      	mov	r1, r8
 8001a2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a2e:	4649      	mov	r1, r9
 8001a30:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a48:	ebb2 040a 	subs.w	r4, r2, sl
 8001a4c:	eb63 050b 	sbc.w	r5, r3, fp
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	f04f 0300 	mov.w	r3, #0
 8001a58:	00eb      	lsls	r3, r5, #3
 8001a5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a5e:	00e2      	lsls	r2, r4, #3
 8001a60:	4614      	mov	r4, r2
 8001a62:	461d      	mov	r5, r3
 8001a64:	4643      	mov	r3, r8
 8001a66:	18e3      	adds	r3, r4, r3
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	464b      	mov	r3, r9
 8001a6c:	eb45 0303 	adc.w	r3, r5, r3
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a7e:	4629      	mov	r1, r5
 8001a80:	028b      	lsls	r3, r1, #10
 8001a82:	4621      	mov	r1, r4
 8001a84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a88:	4621      	mov	r1, r4
 8001a8a:	028a      	lsls	r2, r1, #10
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a92:	2200      	movs	r2, #0
 8001a94:	61bb      	str	r3, [r7, #24]
 8001a96:	61fa      	str	r2, [r7, #28]
 8001a98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a9c:	f7fe fbf0 	bl	8000280 <__aeabi_uldivmod>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	0c1b      	lsrs	r3, r3, #16
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001ab8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001aba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ac2:	e002      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_RCC_GetSysClockFreq+0x204>)
 8001ac6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3750      	adds	r7, #80	; 0x50
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	00f42400 	.word	0x00f42400
 8001ae0:	007a1200 	.word	0x007a1200

08001ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ae8:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aea:	681b      	ldr	r3, [r3, #0]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000000 	.word	0x20000000

08001afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b00:	f7ff fff0 	bl	8001ae4 <HAL_RCC_GetHCLKFreq>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	0a9b      	lsrs	r3, r3, #10
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	4903      	ldr	r1, [pc, #12]	; (8001b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b12:	5ccb      	ldrb	r3, [r1, r3]
 8001b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	080044a4 	.word	0x080044a4

08001b24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b28:	f7ff ffdc 	bl	8001ae4 <HAL_RCC_GetHCLKFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	0b5b      	lsrs	r3, r3, #13
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	4903      	ldr	r1, [pc, #12]	; (8001b48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	080044a4 	.word	0x080044a4

08001b4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e042      	b.n	8001be4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d106      	bne.n	8001b78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7fe fef2 	bl	800095c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2224      	movs	r2, #36	; 0x24
 8001b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 fa09 	bl	8001fa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691a      	ldr	r2, [r3, #16]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ba4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	695a      	ldr	r2, [r3, #20]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68da      	ldr	r2, [r3, #12]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2220      	movs	r2, #32
 8001bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b20      	cmp	r3, #32
 8001c0a:	d175      	bne.n	8001cf8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d002      	beq.n	8001c18 <HAL_UART_Transmit+0x2c>
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e06e      	b.n	8001cfa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2221      	movs	r2, #33	; 0x21
 8001c26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c2a:	f7ff f84f 	bl	8000ccc <HAL_GetTick>
 8001c2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	88fa      	ldrh	r2, [r7, #6]
 8001c34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	88fa      	ldrh	r2, [r7, #6]
 8001c3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c44:	d108      	bne.n	8001c58 <HAL_UART_Transmit+0x6c>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d104      	bne.n	8001c58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	61bb      	str	r3, [r7, #24]
 8001c56:	e003      	b.n	8001c60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c60:	e02e      	b.n	8001cc0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2180      	movs	r1, #128	; 0x80
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 f8df 	bl	8001e30 <UART_WaitOnFlagUntilTimeout>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d005      	beq.n	8001c84 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2220      	movs	r2, #32
 8001c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e03a      	b.n	8001cfa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10b      	bne.n	8001ca2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	61bb      	str	r3, [r7, #24]
 8001ca0:	e007      	b.n	8001cb2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	781a      	ldrb	r2, [r3, #0]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1cb      	bne.n	8001c62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2140      	movs	r1, #64	; 0x40
 8001cd4:	68f8      	ldr	r0, [r7, #12]
 8001cd6:	f000 f8ab 	bl	8001e30 <UART_WaitOnFlagUntilTimeout>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2220      	movs	r2, #32
 8001ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e006      	b.n	8001cfa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	e000      	b.n	8001cfa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001cf8:	2302      	movs	r3, #2
  }
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b08a      	sub	sp, #40	; 0x28
 8001d06:	af02      	add	r7, sp, #8
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b20      	cmp	r3, #32
 8001d20:	f040 8081 	bne.w	8001e26 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <HAL_UART_Receive+0x2e>
 8001d2a:	88fb      	ldrh	r3, [r7, #6]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e079      	b.n	8001e28 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2222      	movs	r2, #34	; 0x22
 8001d3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d48:	f7fe ffc0 	bl	8000ccc <HAL_GetTick>
 8001d4c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	88fa      	ldrh	r2, [r7, #6]
 8001d52:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	88fa      	ldrh	r2, [r7, #6]
 8001d58:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d62:	d108      	bne.n	8001d76 <HAL_UART_Receive+0x74>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d104      	bne.n	8001d76 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	61bb      	str	r3, [r7, #24]
 8001d74:	e003      	b.n	8001d7e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001d7e:	e047      	b.n	8001e10 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2200      	movs	r2, #0
 8001d88:	2120      	movs	r1, #32
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f000 f850 	bl	8001e30 <UART_WaitOnFlagUntilTimeout>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d005      	beq.n	8001da2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2220      	movs	r2, #32
 8001d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e042      	b.n	8001e28 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10c      	bne.n	8001dc2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	61bb      	str	r3, [r7, #24]
 8001dc0:	e01f      	b.n	8001e02 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dca:	d007      	beq.n	8001ddc <HAL_UART_Receive+0xda>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10a      	bne.n	8001dea <HAL_UART_Receive+0xe8>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d106      	bne.n	8001dea <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	701a      	strb	r2, [r3, #0]
 8001de8:	e008      	b.n	8001dfc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1b2      	bne.n	8001d80 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e000      	b.n	8001e28 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8001e26:	2302      	movs	r3, #2
  }
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e40:	e03b      	b.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e42:	6a3b      	ldr	r3, [r7, #32]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d037      	beq.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e4a:	f7fe ff3f 	bl	8000ccc <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	6a3a      	ldr	r2, [r7, #32]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d302      	bcc.n	8001e60 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e03a      	b.n	8001eda <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d023      	beq.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b80      	cmp	r3, #128	; 0x80
 8001e76:	d020      	beq.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b40      	cmp	r3, #64	; 0x40
 8001e7c:	d01d      	beq.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d116      	bne.n	8001eba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f000 f81d 	bl	8001ee2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2208      	movs	r2, #8
 8001eac:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e00f      	b.n	8001eda <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	bf0c      	ite	eq
 8001eca:	2301      	moveq	r3, #1
 8001ecc:	2300      	movne	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d0b4      	beq.n	8001e42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b095      	sub	sp, #84	; 0x54
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	330c      	adds	r3, #12
 8001ef0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ef4:	e853 3f00 	ldrex	r3, [r3]
 8001ef8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001efc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001f00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	330c      	adds	r3, #12
 8001f08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f0a:	643a      	str	r2, [r7, #64]	; 0x40
 8001f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001f10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001f12:	e841 2300 	strex	r3, r2, [r1]
 8001f16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1e5      	bne.n	8001eea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	3314      	adds	r3, #20
 8001f24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	e853 3f00 	ldrex	r3, [r3]
 8001f2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	f023 0301 	bic.w	r3, r3, #1
 8001f34:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	3314      	adds	r3, #20
 8001f3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f46:	e841 2300 	strex	r3, r2, [r1]
 8001f4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1e5      	bne.n	8001f1e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d119      	bne.n	8001f8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	330c      	adds	r3, #12
 8001f60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	e853 3f00 	ldrex	r3, [r3]
 8001f68:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	f023 0310 	bic.w	r3, r3, #16
 8001f70:	647b      	str	r3, [r7, #68]	; 0x44
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	330c      	adds	r3, #12
 8001f78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f7a:	61ba      	str	r2, [r7, #24]
 8001f7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f7e:	6979      	ldr	r1, [r7, #20]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	e841 2300 	strex	r3, r2, [r1]
 8001f86:	613b      	str	r3, [r7, #16]
   return(result);
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1e5      	bne.n	8001f5a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2220      	movs	r2, #32
 8001f92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f9c:	bf00      	nop
 8001f9e:	3754      	adds	r7, #84	; 0x54
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fac:	b0c0      	sub	sp, #256	; 0x100
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc4:	68d9      	ldr	r1, [r3, #12]
 8001fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	ea40 0301 	orr.w	r3, r0, r1
 8001fd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002000:	f021 010c 	bic.w	r1, r1, #12
 8002004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800200e:	430b      	orrs	r3, r1
 8002010:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800201e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002022:	6999      	ldr	r1, [r3, #24]
 8002024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	ea40 0301 	orr.w	r3, r0, r1
 800202e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4b8f      	ldr	r3, [pc, #572]	; (8002274 <UART_SetConfig+0x2cc>)
 8002038:	429a      	cmp	r2, r3
 800203a:	d005      	beq.n	8002048 <UART_SetConfig+0xa0>
 800203c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	4b8d      	ldr	r3, [pc, #564]	; (8002278 <UART_SetConfig+0x2d0>)
 8002044:	429a      	cmp	r2, r3
 8002046:	d104      	bne.n	8002052 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002048:	f7ff fd6c 	bl	8001b24 <HAL_RCC_GetPCLK2Freq>
 800204c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002050:	e003      	b.n	800205a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002052:	f7ff fd53 	bl	8001afc <HAL_RCC_GetPCLK1Freq>
 8002056:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800205a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002064:	f040 810c 	bne.w	8002280 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800206c:	2200      	movs	r2, #0
 800206e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002072:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002076:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800207a:	4622      	mov	r2, r4
 800207c:	462b      	mov	r3, r5
 800207e:	1891      	adds	r1, r2, r2
 8002080:	65b9      	str	r1, [r7, #88]	; 0x58
 8002082:	415b      	adcs	r3, r3
 8002084:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002086:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800208a:	4621      	mov	r1, r4
 800208c:	eb12 0801 	adds.w	r8, r2, r1
 8002090:	4629      	mov	r1, r5
 8002092:	eb43 0901 	adc.w	r9, r3, r1
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	f04f 0300 	mov.w	r3, #0
 800209e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020aa:	4690      	mov	r8, r2
 80020ac:	4699      	mov	r9, r3
 80020ae:	4623      	mov	r3, r4
 80020b0:	eb18 0303 	adds.w	r3, r8, r3
 80020b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80020b8:	462b      	mov	r3, r5
 80020ba:	eb49 0303 	adc.w	r3, r9, r3
 80020be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80020c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80020ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80020d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80020d6:	460b      	mov	r3, r1
 80020d8:	18db      	adds	r3, r3, r3
 80020da:	653b      	str	r3, [r7, #80]	; 0x50
 80020dc:	4613      	mov	r3, r2
 80020de:	eb42 0303 	adc.w	r3, r2, r3
 80020e2:	657b      	str	r3, [r7, #84]	; 0x54
 80020e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020ec:	f7fe f8c8 	bl	8000280 <__aeabi_uldivmod>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4b61      	ldr	r3, [pc, #388]	; (800227c <UART_SetConfig+0x2d4>)
 80020f6:	fba3 2302 	umull	r2, r3, r3, r2
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	011c      	lsls	r4, r3, #4
 80020fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002102:	2200      	movs	r2, #0
 8002104:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002108:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800210c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002110:	4642      	mov	r2, r8
 8002112:	464b      	mov	r3, r9
 8002114:	1891      	adds	r1, r2, r2
 8002116:	64b9      	str	r1, [r7, #72]	; 0x48
 8002118:	415b      	adcs	r3, r3
 800211a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800211c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002120:	4641      	mov	r1, r8
 8002122:	eb12 0a01 	adds.w	sl, r2, r1
 8002126:	4649      	mov	r1, r9
 8002128:	eb43 0b01 	adc.w	fp, r3, r1
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002138:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800213c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002140:	4692      	mov	sl, r2
 8002142:	469b      	mov	fp, r3
 8002144:	4643      	mov	r3, r8
 8002146:	eb1a 0303 	adds.w	r3, sl, r3
 800214a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800214e:	464b      	mov	r3, r9
 8002150:	eb4b 0303 	adc.w	r3, fp, r3
 8002154:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002164:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002168:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800216c:	460b      	mov	r3, r1
 800216e:	18db      	adds	r3, r3, r3
 8002170:	643b      	str	r3, [r7, #64]	; 0x40
 8002172:	4613      	mov	r3, r2
 8002174:	eb42 0303 	adc.w	r3, r2, r3
 8002178:	647b      	str	r3, [r7, #68]	; 0x44
 800217a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800217e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002182:	f7fe f87d 	bl	8000280 <__aeabi_uldivmod>
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4611      	mov	r1, r2
 800218c:	4b3b      	ldr	r3, [pc, #236]	; (800227c <UART_SetConfig+0x2d4>)
 800218e:	fba3 2301 	umull	r2, r3, r3, r1
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	2264      	movs	r2, #100	; 0x64
 8002196:	fb02 f303 	mul.w	r3, r2, r3
 800219a:	1acb      	subs	r3, r1, r3
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021a2:	4b36      	ldr	r3, [pc, #216]	; (800227c <UART_SetConfig+0x2d4>)
 80021a4:	fba3 2302 	umull	r2, r3, r3, r2
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021b0:	441c      	add	r4, r3
 80021b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021b6:	2200      	movs	r2, #0
 80021b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80021c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80021c4:	4642      	mov	r2, r8
 80021c6:	464b      	mov	r3, r9
 80021c8:	1891      	adds	r1, r2, r2
 80021ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80021cc:	415b      	adcs	r3, r3
 80021ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021d4:	4641      	mov	r1, r8
 80021d6:	1851      	adds	r1, r2, r1
 80021d8:	6339      	str	r1, [r7, #48]	; 0x30
 80021da:	4649      	mov	r1, r9
 80021dc:	414b      	adcs	r3, r1
 80021de:	637b      	str	r3, [r7, #52]	; 0x34
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021ec:	4659      	mov	r1, fp
 80021ee:	00cb      	lsls	r3, r1, #3
 80021f0:	4651      	mov	r1, sl
 80021f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021f6:	4651      	mov	r1, sl
 80021f8:	00ca      	lsls	r2, r1, #3
 80021fa:	4610      	mov	r0, r2
 80021fc:	4619      	mov	r1, r3
 80021fe:	4603      	mov	r3, r0
 8002200:	4642      	mov	r2, r8
 8002202:	189b      	adds	r3, r3, r2
 8002204:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002208:	464b      	mov	r3, r9
 800220a:	460a      	mov	r2, r1
 800220c:	eb42 0303 	adc.w	r3, r2, r3
 8002210:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002220:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002224:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002228:	460b      	mov	r3, r1
 800222a:	18db      	adds	r3, r3, r3
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
 800222e:	4613      	mov	r3, r2
 8002230:	eb42 0303 	adc.w	r3, r2, r3
 8002234:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002236:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800223a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800223e:	f7fe f81f 	bl	8000280 <__aeabi_uldivmod>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4b0d      	ldr	r3, [pc, #52]	; (800227c <UART_SetConfig+0x2d4>)
 8002248:	fba3 1302 	umull	r1, r3, r3, r2
 800224c:	095b      	lsrs	r3, r3, #5
 800224e:	2164      	movs	r1, #100	; 0x64
 8002250:	fb01 f303 	mul.w	r3, r1, r3
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	3332      	adds	r3, #50	; 0x32
 800225a:	4a08      	ldr	r2, [pc, #32]	; (800227c <UART_SetConfig+0x2d4>)
 800225c:	fba2 2303 	umull	r2, r3, r2, r3
 8002260:	095b      	lsrs	r3, r3, #5
 8002262:	f003 0207 	and.w	r2, r3, #7
 8002266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4422      	add	r2, r4
 800226e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002270:	e106      	b.n	8002480 <UART_SetConfig+0x4d8>
 8002272:	bf00      	nop
 8002274:	40011000 	.word	0x40011000
 8002278:	40011400 	.word	0x40011400
 800227c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002284:	2200      	movs	r2, #0
 8002286:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800228a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800228e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002292:	4642      	mov	r2, r8
 8002294:	464b      	mov	r3, r9
 8002296:	1891      	adds	r1, r2, r2
 8002298:	6239      	str	r1, [r7, #32]
 800229a:	415b      	adcs	r3, r3
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
 800229e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022a2:	4641      	mov	r1, r8
 80022a4:	1854      	adds	r4, r2, r1
 80022a6:	4649      	mov	r1, r9
 80022a8:	eb43 0501 	adc.w	r5, r3, r1
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	00eb      	lsls	r3, r5, #3
 80022b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022ba:	00e2      	lsls	r2, r4, #3
 80022bc:	4614      	mov	r4, r2
 80022be:	461d      	mov	r5, r3
 80022c0:	4643      	mov	r3, r8
 80022c2:	18e3      	adds	r3, r4, r3
 80022c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022c8:	464b      	mov	r3, r9
 80022ca:	eb45 0303 	adc.w	r3, r5, r3
 80022ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022ee:	4629      	mov	r1, r5
 80022f0:	008b      	lsls	r3, r1, #2
 80022f2:	4621      	mov	r1, r4
 80022f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022f8:	4621      	mov	r1, r4
 80022fa:	008a      	lsls	r2, r1, #2
 80022fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002300:	f7fd ffbe 	bl	8000280 <__aeabi_uldivmod>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4b60      	ldr	r3, [pc, #384]	; (800248c <UART_SetConfig+0x4e4>)
 800230a:	fba3 2302 	umull	r2, r3, r3, r2
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	011c      	lsls	r4, r3, #4
 8002312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002316:	2200      	movs	r2, #0
 8002318:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800231c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002320:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002324:	4642      	mov	r2, r8
 8002326:	464b      	mov	r3, r9
 8002328:	1891      	adds	r1, r2, r2
 800232a:	61b9      	str	r1, [r7, #24]
 800232c:	415b      	adcs	r3, r3
 800232e:	61fb      	str	r3, [r7, #28]
 8002330:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002334:	4641      	mov	r1, r8
 8002336:	1851      	adds	r1, r2, r1
 8002338:	6139      	str	r1, [r7, #16]
 800233a:	4649      	mov	r1, r9
 800233c:	414b      	adcs	r3, r1
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800234c:	4659      	mov	r1, fp
 800234e:	00cb      	lsls	r3, r1, #3
 8002350:	4651      	mov	r1, sl
 8002352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002356:	4651      	mov	r1, sl
 8002358:	00ca      	lsls	r2, r1, #3
 800235a:	4610      	mov	r0, r2
 800235c:	4619      	mov	r1, r3
 800235e:	4603      	mov	r3, r0
 8002360:	4642      	mov	r2, r8
 8002362:	189b      	adds	r3, r3, r2
 8002364:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002368:	464b      	mov	r3, r9
 800236a:	460a      	mov	r2, r1
 800236c:	eb42 0303 	adc.w	r3, r2, r3
 8002370:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	67bb      	str	r3, [r7, #120]	; 0x78
 800237e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800238c:	4649      	mov	r1, r9
 800238e:	008b      	lsls	r3, r1, #2
 8002390:	4641      	mov	r1, r8
 8002392:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002396:	4641      	mov	r1, r8
 8002398:	008a      	lsls	r2, r1, #2
 800239a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800239e:	f7fd ff6f 	bl	8000280 <__aeabi_uldivmod>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4611      	mov	r1, r2
 80023a8:	4b38      	ldr	r3, [pc, #224]	; (800248c <UART_SetConfig+0x4e4>)
 80023aa:	fba3 2301 	umull	r2, r3, r3, r1
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	2264      	movs	r2, #100	; 0x64
 80023b2:	fb02 f303 	mul.w	r3, r2, r3
 80023b6:	1acb      	subs	r3, r1, r3
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	3332      	adds	r3, #50	; 0x32
 80023bc:	4a33      	ldr	r2, [pc, #204]	; (800248c <UART_SetConfig+0x4e4>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023c8:	441c      	add	r4, r3
 80023ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023ce:	2200      	movs	r2, #0
 80023d0:	673b      	str	r3, [r7, #112]	; 0x70
 80023d2:	677a      	str	r2, [r7, #116]	; 0x74
 80023d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80023d8:	4642      	mov	r2, r8
 80023da:	464b      	mov	r3, r9
 80023dc:	1891      	adds	r1, r2, r2
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	415b      	adcs	r3, r3
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023e8:	4641      	mov	r1, r8
 80023ea:	1851      	adds	r1, r2, r1
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	4649      	mov	r1, r9
 80023f0:	414b      	adcs	r3, r1
 80023f2:	607b      	str	r3, [r7, #4]
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	f04f 0300 	mov.w	r3, #0
 80023fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002400:	4659      	mov	r1, fp
 8002402:	00cb      	lsls	r3, r1, #3
 8002404:	4651      	mov	r1, sl
 8002406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800240a:	4651      	mov	r1, sl
 800240c:	00ca      	lsls	r2, r1, #3
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	4603      	mov	r3, r0
 8002414:	4642      	mov	r2, r8
 8002416:	189b      	adds	r3, r3, r2
 8002418:	66bb      	str	r3, [r7, #104]	; 0x68
 800241a:	464b      	mov	r3, r9
 800241c:	460a      	mov	r2, r1
 800241e:	eb42 0303 	adc.w	r3, r2, r3
 8002422:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	663b      	str	r3, [r7, #96]	; 0x60
 800242e:	667a      	str	r2, [r7, #100]	; 0x64
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	f04f 0300 	mov.w	r3, #0
 8002438:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800243c:	4649      	mov	r1, r9
 800243e:	008b      	lsls	r3, r1, #2
 8002440:	4641      	mov	r1, r8
 8002442:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002446:	4641      	mov	r1, r8
 8002448:	008a      	lsls	r2, r1, #2
 800244a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800244e:	f7fd ff17 	bl	8000280 <__aeabi_uldivmod>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4b0d      	ldr	r3, [pc, #52]	; (800248c <UART_SetConfig+0x4e4>)
 8002458:	fba3 1302 	umull	r1, r3, r3, r2
 800245c:	095b      	lsrs	r3, r3, #5
 800245e:	2164      	movs	r1, #100	; 0x64
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	3332      	adds	r3, #50	; 0x32
 800246a:	4a08      	ldr	r2, [pc, #32]	; (800248c <UART_SetConfig+0x4e4>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	095b      	lsrs	r3, r3, #5
 8002472:	f003 020f 	and.w	r2, r3, #15
 8002476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4422      	add	r2, r4
 800247e:	609a      	str	r2, [r3, #8]
}
 8002480:	bf00      	nop
 8002482:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002486:	46bd      	mov	sp, r7
 8002488:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800248c:	51eb851f 	.word	0x51eb851f

08002490 <std>:
 8002490:	2300      	movs	r3, #0
 8002492:	b510      	push	{r4, lr}
 8002494:	4604      	mov	r4, r0
 8002496:	e9c0 3300 	strd	r3, r3, [r0]
 800249a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800249e:	6083      	str	r3, [r0, #8]
 80024a0:	8181      	strh	r1, [r0, #12]
 80024a2:	6643      	str	r3, [r0, #100]	; 0x64
 80024a4:	81c2      	strh	r2, [r0, #14]
 80024a6:	6183      	str	r3, [r0, #24]
 80024a8:	4619      	mov	r1, r3
 80024aa:	2208      	movs	r2, #8
 80024ac:	305c      	adds	r0, #92	; 0x5c
 80024ae:	f000 fad7 	bl	8002a60 <memset>
 80024b2:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <std+0x58>)
 80024b4:	6263      	str	r3, [r4, #36]	; 0x24
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <std+0x5c>)
 80024b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80024ba:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <std+0x60>)
 80024bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80024be:	4b0d      	ldr	r3, [pc, #52]	; (80024f4 <std+0x64>)
 80024c0:	6323      	str	r3, [r4, #48]	; 0x30
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <std+0x68>)
 80024c4:	6224      	str	r4, [r4, #32]
 80024c6:	429c      	cmp	r4, r3
 80024c8:	d006      	beq.n	80024d8 <std+0x48>
 80024ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80024ce:	4294      	cmp	r4, r2
 80024d0:	d002      	beq.n	80024d8 <std+0x48>
 80024d2:	33d0      	adds	r3, #208	; 0xd0
 80024d4:	429c      	cmp	r4, r3
 80024d6:	d105      	bne.n	80024e4 <std+0x54>
 80024d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80024dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024e0:	f000 bb36 	b.w	8002b50 <__retarget_lock_init_recursive>
 80024e4:	bd10      	pop	{r4, pc}
 80024e6:	bf00      	nop
 80024e8:	080028b1 	.word	0x080028b1
 80024ec:	080028d3 	.word	0x080028d3
 80024f0:	0800290b 	.word	0x0800290b
 80024f4:	0800292f 	.word	0x0800292f
 80024f8:	200000d4 	.word	0x200000d4

080024fc <stdio_exit_handler>:
 80024fc:	4a02      	ldr	r2, [pc, #8]	; (8002508 <stdio_exit_handler+0xc>)
 80024fe:	4903      	ldr	r1, [pc, #12]	; (800250c <stdio_exit_handler+0x10>)
 8002500:	4803      	ldr	r0, [pc, #12]	; (8002510 <stdio_exit_handler+0x14>)
 8002502:	f000 b869 	b.w	80025d8 <_fwalk_sglue>
 8002506:	bf00      	nop
 8002508:	2000000c 	.word	0x2000000c
 800250c:	08003cc5 	.word	0x08003cc5
 8002510:	20000018 	.word	0x20000018

08002514 <cleanup_stdio>:
 8002514:	6841      	ldr	r1, [r0, #4]
 8002516:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <cleanup_stdio+0x34>)
 8002518:	4299      	cmp	r1, r3
 800251a:	b510      	push	{r4, lr}
 800251c:	4604      	mov	r4, r0
 800251e:	d001      	beq.n	8002524 <cleanup_stdio+0x10>
 8002520:	f001 fbd0 	bl	8003cc4 <_fflush_r>
 8002524:	68a1      	ldr	r1, [r4, #8]
 8002526:	4b09      	ldr	r3, [pc, #36]	; (800254c <cleanup_stdio+0x38>)
 8002528:	4299      	cmp	r1, r3
 800252a:	d002      	beq.n	8002532 <cleanup_stdio+0x1e>
 800252c:	4620      	mov	r0, r4
 800252e:	f001 fbc9 	bl	8003cc4 <_fflush_r>
 8002532:	68e1      	ldr	r1, [r4, #12]
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <cleanup_stdio+0x3c>)
 8002536:	4299      	cmp	r1, r3
 8002538:	d004      	beq.n	8002544 <cleanup_stdio+0x30>
 800253a:	4620      	mov	r0, r4
 800253c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002540:	f001 bbc0 	b.w	8003cc4 <_fflush_r>
 8002544:	bd10      	pop	{r4, pc}
 8002546:	bf00      	nop
 8002548:	200000d4 	.word	0x200000d4
 800254c:	2000013c 	.word	0x2000013c
 8002550:	200001a4 	.word	0x200001a4

08002554 <global_stdio_init.part.0>:
 8002554:	b510      	push	{r4, lr}
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <global_stdio_init.part.0+0x30>)
 8002558:	4c0b      	ldr	r4, [pc, #44]	; (8002588 <global_stdio_init.part.0+0x34>)
 800255a:	4a0c      	ldr	r2, [pc, #48]	; (800258c <global_stdio_init.part.0+0x38>)
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	4620      	mov	r0, r4
 8002560:	2200      	movs	r2, #0
 8002562:	2104      	movs	r1, #4
 8002564:	f7ff ff94 	bl	8002490 <std>
 8002568:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800256c:	2201      	movs	r2, #1
 800256e:	2109      	movs	r1, #9
 8002570:	f7ff ff8e 	bl	8002490 <std>
 8002574:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002578:	2202      	movs	r2, #2
 800257a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800257e:	2112      	movs	r1, #18
 8002580:	f7ff bf86 	b.w	8002490 <std>
 8002584:	2000020c 	.word	0x2000020c
 8002588:	200000d4 	.word	0x200000d4
 800258c:	080024fd 	.word	0x080024fd

08002590 <__sfp_lock_acquire>:
 8002590:	4801      	ldr	r0, [pc, #4]	; (8002598 <__sfp_lock_acquire+0x8>)
 8002592:	f000 bade 	b.w	8002b52 <__retarget_lock_acquire_recursive>
 8002596:	bf00      	nop
 8002598:	20000215 	.word	0x20000215

0800259c <__sfp_lock_release>:
 800259c:	4801      	ldr	r0, [pc, #4]	; (80025a4 <__sfp_lock_release+0x8>)
 800259e:	f000 bad9 	b.w	8002b54 <__retarget_lock_release_recursive>
 80025a2:	bf00      	nop
 80025a4:	20000215 	.word	0x20000215

080025a8 <__sinit>:
 80025a8:	b510      	push	{r4, lr}
 80025aa:	4604      	mov	r4, r0
 80025ac:	f7ff fff0 	bl	8002590 <__sfp_lock_acquire>
 80025b0:	6a23      	ldr	r3, [r4, #32]
 80025b2:	b11b      	cbz	r3, 80025bc <__sinit+0x14>
 80025b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025b8:	f7ff bff0 	b.w	800259c <__sfp_lock_release>
 80025bc:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <__sinit+0x28>)
 80025be:	6223      	str	r3, [r4, #32]
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <__sinit+0x2c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f5      	bne.n	80025b4 <__sinit+0xc>
 80025c8:	f7ff ffc4 	bl	8002554 <global_stdio_init.part.0>
 80025cc:	e7f2      	b.n	80025b4 <__sinit+0xc>
 80025ce:	bf00      	nop
 80025d0:	08002515 	.word	0x08002515
 80025d4:	2000020c 	.word	0x2000020c

080025d8 <_fwalk_sglue>:
 80025d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025dc:	4607      	mov	r7, r0
 80025de:	4688      	mov	r8, r1
 80025e0:	4614      	mov	r4, r2
 80025e2:	2600      	movs	r6, #0
 80025e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80025e8:	f1b9 0901 	subs.w	r9, r9, #1
 80025ec:	d505      	bpl.n	80025fa <_fwalk_sglue+0x22>
 80025ee:	6824      	ldr	r4, [r4, #0]
 80025f0:	2c00      	cmp	r4, #0
 80025f2:	d1f7      	bne.n	80025e4 <_fwalk_sglue+0xc>
 80025f4:	4630      	mov	r0, r6
 80025f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025fa:	89ab      	ldrh	r3, [r5, #12]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d907      	bls.n	8002610 <_fwalk_sglue+0x38>
 8002600:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002604:	3301      	adds	r3, #1
 8002606:	d003      	beq.n	8002610 <_fwalk_sglue+0x38>
 8002608:	4629      	mov	r1, r5
 800260a:	4638      	mov	r0, r7
 800260c:	47c0      	blx	r8
 800260e:	4306      	orrs	r6, r0
 8002610:	3568      	adds	r5, #104	; 0x68
 8002612:	e7e9      	b.n	80025e8 <_fwalk_sglue+0x10>

08002614 <iprintf>:
 8002614:	b40f      	push	{r0, r1, r2, r3}
 8002616:	b507      	push	{r0, r1, r2, lr}
 8002618:	4906      	ldr	r1, [pc, #24]	; (8002634 <iprintf+0x20>)
 800261a:	ab04      	add	r3, sp, #16
 800261c:	6808      	ldr	r0, [r1, #0]
 800261e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002622:	6881      	ldr	r1, [r0, #8]
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	f000 fd19 	bl	800305c <_vfiprintf_r>
 800262a:	b003      	add	sp, #12
 800262c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002630:	b004      	add	sp, #16
 8002632:	4770      	bx	lr
 8002634:	20000064 	.word	0x20000064

08002638 <_puts_r>:
 8002638:	6a03      	ldr	r3, [r0, #32]
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	6884      	ldr	r4, [r0, #8]
 800263e:	4605      	mov	r5, r0
 8002640:	460e      	mov	r6, r1
 8002642:	b90b      	cbnz	r3, 8002648 <_puts_r+0x10>
 8002644:	f7ff ffb0 	bl	80025a8 <__sinit>
 8002648:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800264a:	07db      	lsls	r3, r3, #31
 800264c:	d405      	bmi.n	800265a <_puts_r+0x22>
 800264e:	89a3      	ldrh	r3, [r4, #12]
 8002650:	0598      	lsls	r0, r3, #22
 8002652:	d402      	bmi.n	800265a <_puts_r+0x22>
 8002654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002656:	f000 fa7c 	bl	8002b52 <__retarget_lock_acquire_recursive>
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	0719      	lsls	r1, r3, #28
 800265e:	d513      	bpl.n	8002688 <_puts_r+0x50>
 8002660:	6923      	ldr	r3, [r4, #16]
 8002662:	b18b      	cbz	r3, 8002688 <_puts_r+0x50>
 8002664:	3e01      	subs	r6, #1
 8002666:	68a3      	ldr	r3, [r4, #8]
 8002668:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800266c:	3b01      	subs	r3, #1
 800266e:	60a3      	str	r3, [r4, #8]
 8002670:	b9e9      	cbnz	r1, 80026ae <_puts_r+0x76>
 8002672:	2b00      	cmp	r3, #0
 8002674:	da2e      	bge.n	80026d4 <_puts_r+0x9c>
 8002676:	4622      	mov	r2, r4
 8002678:	210a      	movs	r1, #10
 800267a:	4628      	mov	r0, r5
 800267c:	f000 f95b 	bl	8002936 <__swbuf_r>
 8002680:	3001      	adds	r0, #1
 8002682:	d007      	beq.n	8002694 <_puts_r+0x5c>
 8002684:	250a      	movs	r5, #10
 8002686:	e007      	b.n	8002698 <_puts_r+0x60>
 8002688:	4621      	mov	r1, r4
 800268a:	4628      	mov	r0, r5
 800268c:	f000 f990 	bl	80029b0 <__swsetup_r>
 8002690:	2800      	cmp	r0, #0
 8002692:	d0e7      	beq.n	8002664 <_puts_r+0x2c>
 8002694:	f04f 35ff 	mov.w	r5, #4294967295
 8002698:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800269a:	07da      	lsls	r2, r3, #31
 800269c:	d405      	bmi.n	80026aa <_puts_r+0x72>
 800269e:	89a3      	ldrh	r3, [r4, #12]
 80026a0:	059b      	lsls	r3, r3, #22
 80026a2:	d402      	bmi.n	80026aa <_puts_r+0x72>
 80026a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026a6:	f000 fa55 	bl	8002b54 <__retarget_lock_release_recursive>
 80026aa:	4628      	mov	r0, r5
 80026ac:	bd70      	pop	{r4, r5, r6, pc}
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	da04      	bge.n	80026bc <_puts_r+0x84>
 80026b2:	69a2      	ldr	r2, [r4, #24]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	dc06      	bgt.n	80026c6 <_puts_r+0x8e>
 80026b8:	290a      	cmp	r1, #10
 80026ba:	d004      	beq.n	80026c6 <_puts_r+0x8e>
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	6022      	str	r2, [r4, #0]
 80026c2:	7019      	strb	r1, [r3, #0]
 80026c4:	e7cf      	b.n	8002666 <_puts_r+0x2e>
 80026c6:	4622      	mov	r2, r4
 80026c8:	4628      	mov	r0, r5
 80026ca:	f000 f934 	bl	8002936 <__swbuf_r>
 80026ce:	3001      	adds	r0, #1
 80026d0:	d1c9      	bne.n	8002666 <_puts_r+0x2e>
 80026d2:	e7df      	b.n	8002694 <_puts_r+0x5c>
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	250a      	movs	r5, #10
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	6022      	str	r2, [r4, #0]
 80026dc:	701d      	strb	r5, [r3, #0]
 80026de:	e7db      	b.n	8002698 <_puts_r+0x60>

080026e0 <puts>:
 80026e0:	4b02      	ldr	r3, [pc, #8]	; (80026ec <puts+0xc>)
 80026e2:	4601      	mov	r1, r0
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	f7ff bfa7 	b.w	8002638 <_puts_r>
 80026ea:	bf00      	nop
 80026ec:	20000064 	.word	0x20000064

080026f0 <iscanf>:
 80026f0:	b40f      	push	{r0, r1, r2, r3}
 80026f2:	b507      	push	{r0, r1, r2, lr}
 80026f4:	4906      	ldr	r1, [pc, #24]	; (8002710 <iscanf+0x20>)
 80026f6:	ab04      	add	r3, sp, #16
 80026f8:	6808      	ldr	r0, [r1, #0]
 80026fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80026fe:	6841      	ldr	r1, [r0, #4]
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	f001 f8f7 	bl	80038f4 <_vfiscanf_r>
 8002706:	b003      	add	sp, #12
 8002708:	f85d eb04 	ldr.w	lr, [sp], #4
 800270c:	b004      	add	sp, #16
 800270e:	4770      	bx	lr
 8002710:	20000064 	.word	0x20000064

08002714 <setvbuf>:
 8002714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002718:	461d      	mov	r5, r3
 800271a:	4b54      	ldr	r3, [pc, #336]	; (800286c <setvbuf+0x158>)
 800271c:	681f      	ldr	r7, [r3, #0]
 800271e:	4604      	mov	r4, r0
 8002720:	460e      	mov	r6, r1
 8002722:	4690      	mov	r8, r2
 8002724:	b127      	cbz	r7, 8002730 <setvbuf+0x1c>
 8002726:	6a3b      	ldr	r3, [r7, #32]
 8002728:	b913      	cbnz	r3, 8002730 <setvbuf+0x1c>
 800272a:	4638      	mov	r0, r7
 800272c:	f7ff ff3c 	bl	80025a8 <__sinit>
 8002730:	f1b8 0f02 	cmp.w	r8, #2
 8002734:	d006      	beq.n	8002744 <setvbuf+0x30>
 8002736:	f1b8 0f01 	cmp.w	r8, #1
 800273a:	f200 8094 	bhi.w	8002866 <setvbuf+0x152>
 800273e:	2d00      	cmp	r5, #0
 8002740:	f2c0 8091 	blt.w	8002866 <setvbuf+0x152>
 8002744:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002746:	07da      	lsls	r2, r3, #31
 8002748:	d405      	bmi.n	8002756 <setvbuf+0x42>
 800274a:	89a3      	ldrh	r3, [r4, #12]
 800274c:	059b      	lsls	r3, r3, #22
 800274e:	d402      	bmi.n	8002756 <setvbuf+0x42>
 8002750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002752:	f000 f9fe 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8002756:	4621      	mov	r1, r4
 8002758:	4638      	mov	r0, r7
 800275a:	f001 fab3 	bl	8003cc4 <_fflush_r>
 800275e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002760:	b141      	cbz	r1, 8002774 <setvbuf+0x60>
 8002762:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002766:	4299      	cmp	r1, r3
 8002768:	d002      	beq.n	8002770 <setvbuf+0x5c>
 800276a:	4638      	mov	r0, r7
 800276c:	f000 f9f4 	bl	8002b58 <_free_r>
 8002770:	2300      	movs	r3, #0
 8002772:	6363      	str	r3, [r4, #52]	; 0x34
 8002774:	2300      	movs	r3, #0
 8002776:	61a3      	str	r3, [r4, #24]
 8002778:	6063      	str	r3, [r4, #4]
 800277a:	89a3      	ldrh	r3, [r4, #12]
 800277c:	0618      	lsls	r0, r3, #24
 800277e:	d503      	bpl.n	8002788 <setvbuf+0x74>
 8002780:	6921      	ldr	r1, [r4, #16]
 8002782:	4638      	mov	r0, r7
 8002784:	f000 f9e8 	bl	8002b58 <_free_r>
 8002788:	89a3      	ldrh	r3, [r4, #12]
 800278a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800278e:	f023 0303 	bic.w	r3, r3, #3
 8002792:	f1b8 0f02 	cmp.w	r8, #2
 8002796:	81a3      	strh	r3, [r4, #12]
 8002798:	d05f      	beq.n	800285a <setvbuf+0x146>
 800279a:	ab01      	add	r3, sp, #4
 800279c:	466a      	mov	r2, sp
 800279e:	4621      	mov	r1, r4
 80027a0:	4638      	mov	r0, r7
 80027a2:	f001 fab7 	bl	8003d14 <__swhatbuf_r>
 80027a6:	89a3      	ldrh	r3, [r4, #12]
 80027a8:	4318      	orrs	r0, r3
 80027aa:	81a0      	strh	r0, [r4, #12]
 80027ac:	bb2d      	cbnz	r5, 80027fa <setvbuf+0xe6>
 80027ae:	9d00      	ldr	r5, [sp, #0]
 80027b0:	4628      	mov	r0, r5
 80027b2:	f000 fa1d 	bl	8002bf0 <malloc>
 80027b6:	4606      	mov	r6, r0
 80027b8:	2800      	cmp	r0, #0
 80027ba:	d150      	bne.n	800285e <setvbuf+0x14a>
 80027bc:	f8dd 9000 	ldr.w	r9, [sp]
 80027c0:	45a9      	cmp	r9, r5
 80027c2:	d13e      	bne.n	8002842 <setvbuf+0x12e>
 80027c4:	f04f 35ff 	mov.w	r5, #4294967295
 80027c8:	2200      	movs	r2, #0
 80027ca:	60a2      	str	r2, [r4, #8]
 80027cc:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80027d0:	6022      	str	r2, [r4, #0]
 80027d2:	6122      	str	r2, [r4, #16]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027da:	6162      	str	r2, [r4, #20]
 80027dc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80027de:	f043 0302 	orr.w	r3, r3, #2
 80027e2:	07d1      	lsls	r1, r2, #31
 80027e4:	81a3      	strh	r3, [r4, #12]
 80027e6:	d404      	bmi.n	80027f2 <setvbuf+0xde>
 80027e8:	059b      	lsls	r3, r3, #22
 80027ea:	d402      	bmi.n	80027f2 <setvbuf+0xde>
 80027ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80027ee:	f000 f9b1 	bl	8002b54 <__retarget_lock_release_recursive>
 80027f2:	4628      	mov	r0, r5
 80027f4:	b003      	add	sp, #12
 80027f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80027fa:	2e00      	cmp	r6, #0
 80027fc:	d0d8      	beq.n	80027b0 <setvbuf+0x9c>
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	b913      	cbnz	r3, 8002808 <setvbuf+0xf4>
 8002802:	4638      	mov	r0, r7
 8002804:	f7ff fed0 	bl	80025a8 <__sinit>
 8002808:	f1b8 0f01 	cmp.w	r8, #1
 800280c:	bf08      	it	eq
 800280e:	89a3      	ldrheq	r3, [r4, #12]
 8002810:	6026      	str	r6, [r4, #0]
 8002812:	bf04      	itt	eq
 8002814:	f043 0301 	orreq.w	r3, r3, #1
 8002818:	81a3      	strheq	r3, [r4, #12]
 800281a:	89a3      	ldrh	r3, [r4, #12]
 800281c:	f013 0208 	ands.w	r2, r3, #8
 8002820:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002824:	d01d      	beq.n	8002862 <setvbuf+0x14e>
 8002826:	07da      	lsls	r2, r3, #31
 8002828:	bf41      	itttt	mi
 800282a:	2200      	movmi	r2, #0
 800282c:	426d      	negmi	r5, r5
 800282e:	60a2      	strmi	r2, [r4, #8]
 8002830:	61a5      	strmi	r5, [r4, #24]
 8002832:	bf58      	it	pl
 8002834:	60a5      	strpl	r5, [r4, #8]
 8002836:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002838:	f015 0501 	ands.w	r5, r5, #1
 800283c:	d0d4      	beq.n	80027e8 <setvbuf+0xd4>
 800283e:	2500      	movs	r5, #0
 8002840:	e7d7      	b.n	80027f2 <setvbuf+0xde>
 8002842:	4648      	mov	r0, r9
 8002844:	f000 f9d4 	bl	8002bf0 <malloc>
 8002848:	4606      	mov	r6, r0
 800284a:	2800      	cmp	r0, #0
 800284c:	d0ba      	beq.n	80027c4 <setvbuf+0xb0>
 800284e:	89a3      	ldrh	r3, [r4, #12]
 8002850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002854:	81a3      	strh	r3, [r4, #12]
 8002856:	464d      	mov	r5, r9
 8002858:	e7d1      	b.n	80027fe <setvbuf+0xea>
 800285a:	2500      	movs	r5, #0
 800285c:	e7b4      	b.n	80027c8 <setvbuf+0xb4>
 800285e:	46a9      	mov	r9, r5
 8002860:	e7f5      	b.n	800284e <setvbuf+0x13a>
 8002862:	60a2      	str	r2, [r4, #8]
 8002864:	e7e7      	b.n	8002836 <setvbuf+0x122>
 8002866:	f04f 35ff 	mov.w	r5, #4294967295
 800286a:	e7c2      	b.n	80027f2 <setvbuf+0xde>
 800286c:	20000064 	.word	0x20000064

08002870 <siprintf>:
 8002870:	b40e      	push	{r1, r2, r3}
 8002872:	b500      	push	{lr}
 8002874:	b09c      	sub	sp, #112	; 0x70
 8002876:	ab1d      	add	r3, sp, #116	; 0x74
 8002878:	9002      	str	r0, [sp, #8]
 800287a:	9006      	str	r0, [sp, #24]
 800287c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002880:	4809      	ldr	r0, [pc, #36]	; (80028a8 <siprintf+0x38>)
 8002882:	9107      	str	r1, [sp, #28]
 8002884:	9104      	str	r1, [sp, #16]
 8002886:	4909      	ldr	r1, [pc, #36]	; (80028ac <siprintf+0x3c>)
 8002888:	f853 2b04 	ldr.w	r2, [r3], #4
 800288c:	9105      	str	r1, [sp, #20]
 800288e:	6800      	ldr	r0, [r0, #0]
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	a902      	add	r1, sp, #8
 8002894:	f000 faba 	bl	8002e0c <_svfiprintf_r>
 8002898:	9b02      	ldr	r3, [sp, #8]
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	b01c      	add	sp, #112	; 0x70
 80028a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80028a4:	b003      	add	sp, #12
 80028a6:	4770      	bx	lr
 80028a8:	20000064 	.word	0x20000064
 80028ac:	ffff0208 	.word	0xffff0208

080028b0 <__sread>:
 80028b0:	b510      	push	{r4, lr}
 80028b2:	460c      	mov	r4, r1
 80028b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028b8:	f000 f8fc 	bl	8002ab4 <_read_r>
 80028bc:	2800      	cmp	r0, #0
 80028be:	bfab      	itete	ge
 80028c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80028c2:	89a3      	ldrhlt	r3, [r4, #12]
 80028c4:	181b      	addge	r3, r3, r0
 80028c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80028ca:	bfac      	ite	ge
 80028cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80028ce:	81a3      	strhlt	r3, [r4, #12]
 80028d0:	bd10      	pop	{r4, pc}

080028d2 <__swrite>:
 80028d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028d6:	461f      	mov	r7, r3
 80028d8:	898b      	ldrh	r3, [r1, #12]
 80028da:	05db      	lsls	r3, r3, #23
 80028dc:	4605      	mov	r5, r0
 80028de:	460c      	mov	r4, r1
 80028e0:	4616      	mov	r6, r2
 80028e2:	d505      	bpl.n	80028f0 <__swrite+0x1e>
 80028e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028e8:	2302      	movs	r3, #2
 80028ea:	2200      	movs	r2, #0
 80028ec:	f000 f8d0 	bl	8002a90 <_lseek_r>
 80028f0:	89a3      	ldrh	r3, [r4, #12]
 80028f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80028f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028fa:	81a3      	strh	r3, [r4, #12]
 80028fc:	4632      	mov	r2, r6
 80028fe:	463b      	mov	r3, r7
 8002900:	4628      	mov	r0, r5
 8002902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002906:	f000 b8e7 	b.w	8002ad8 <_write_r>

0800290a <__sseek>:
 800290a:	b510      	push	{r4, lr}
 800290c:	460c      	mov	r4, r1
 800290e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002912:	f000 f8bd 	bl	8002a90 <_lseek_r>
 8002916:	1c43      	adds	r3, r0, #1
 8002918:	89a3      	ldrh	r3, [r4, #12]
 800291a:	bf15      	itete	ne
 800291c:	6560      	strne	r0, [r4, #84]	; 0x54
 800291e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002922:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002926:	81a3      	strheq	r3, [r4, #12]
 8002928:	bf18      	it	ne
 800292a:	81a3      	strhne	r3, [r4, #12]
 800292c:	bd10      	pop	{r4, pc}

0800292e <__sclose>:
 800292e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002932:	f000 b89d 	b.w	8002a70 <_close_r>

08002936 <__swbuf_r>:
 8002936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002938:	460e      	mov	r6, r1
 800293a:	4614      	mov	r4, r2
 800293c:	4605      	mov	r5, r0
 800293e:	b118      	cbz	r0, 8002948 <__swbuf_r+0x12>
 8002940:	6a03      	ldr	r3, [r0, #32]
 8002942:	b90b      	cbnz	r3, 8002948 <__swbuf_r+0x12>
 8002944:	f7ff fe30 	bl	80025a8 <__sinit>
 8002948:	69a3      	ldr	r3, [r4, #24]
 800294a:	60a3      	str	r3, [r4, #8]
 800294c:	89a3      	ldrh	r3, [r4, #12]
 800294e:	071a      	lsls	r2, r3, #28
 8002950:	d525      	bpl.n	800299e <__swbuf_r+0x68>
 8002952:	6923      	ldr	r3, [r4, #16]
 8002954:	b31b      	cbz	r3, 800299e <__swbuf_r+0x68>
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	6922      	ldr	r2, [r4, #16]
 800295a:	1a98      	subs	r0, r3, r2
 800295c:	6963      	ldr	r3, [r4, #20]
 800295e:	b2f6      	uxtb	r6, r6
 8002960:	4283      	cmp	r3, r0
 8002962:	4637      	mov	r7, r6
 8002964:	dc04      	bgt.n	8002970 <__swbuf_r+0x3a>
 8002966:	4621      	mov	r1, r4
 8002968:	4628      	mov	r0, r5
 800296a:	f001 f9ab 	bl	8003cc4 <_fflush_r>
 800296e:	b9e0      	cbnz	r0, 80029aa <__swbuf_r+0x74>
 8002970:	68a3      	ldr	r3, [r4, #8]
 8002972:	3b01      	subs	r3, #1
 8002974:	60a3      	str	r3, [r4, #8]
 8002976:	6823      	ldr	r3, [r4, #0]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	6022      	str	r2, [r4, #0]
 800297c:	701e      	strb	r6, [r3, #0]
 800297e:	6962      	ldr	r2, [r4, #20]
 8002980:	1c43      	adds	r3, r0, #1
 8002982:	429a      	cmp	r2, r3
 8002984:	d004      	beq.n	8002990 <__swbuf_r+0x5a>
 8002986:	89a3      	ldrh	r3, [r4, #12]
 8002988:	07db      	lsls	r3, r3, #31
 800298a:	d506      	bpl.n	800299a <__swbuf_r+0x64>
 800298c:	2e0a      	cmp	r6, #10
 800298e:	d104      	bne.n	800299a <__swbuf_r+0x64>
 8002990:	4621      	mov	r1, r4
 8002992:	4628      	mov	r0, r5
 8002994:	f001 f996 	bl	8003cc4 <_fflush_r>
 8002998:	b938      	cbnz	r0, 80029aa <__swbuf_r+0x74>
 800299a:	4638      	mov	r0, r7
 800299c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800299e:	4621      	mov	r1, r4
 80029a0:	4628      	mov	r0, r5
 80029a2:	f000 f805 	bl	80029b0 <__swsetup_r>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d0d5      	beq.n	8002956 <__swbuf_r+0x20>
 80029aa:	f04f 37ff 	mov.w	r7, #4294967295
 80029ae:	e7f4      	b.n	800299a <__swbuf_r+0x64>

080029b0 <__swsetup_r>:
 80029b0:	b538      	push	{r3, r4, r5, lr}
 80029b2:	4b2a      	ldr	r3, [pc, #168]	; (8002a5c <__swsetup_r+0xac>)
 80029b4:	4605      	mov	r5, r0
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	460c      	mov	r4, r1
 80029ba:	b118      	cbz	r0, 80029c4 <__swsetup_r+0x14>
 80029bc:	6a03      	ldr	r3, [r0, #32]
 80029be:	b90b      	cbnz	r3, 80029c4 <__swsetup_r+0x14>
 80029c0:	f7ff fdf2 	bl	80025a8 <__sinit>
 80029c4:	89a3      	ldrh	r3, [r4, #12]
 80029c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80029ca:	0718      	lsls	r0, r3, #28
 80029cc:	d422      	bmi.n	8002a14 <__swsetup_r+0x64>
 80029ce:	06d9      	lsls	r1, r3, #27
 80029d0:	d407      	bmi.n	80029e2 <__swsetup_r+0x32>
 80029d2:	2309      	movs	r3, #9
 80029d4:	602b      	str	r3, [r5, #0]
 80029d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80029da:	81a3      	strh	r3, [r4, #12]
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	e034      	b.n	8002a4c <__swsetup_r+0x9c>
 80029e2:	0758      	lsls	r0, r3, #29
 80029e4:	d512      	bpl.n	8002a0c <__swsetup_r+0x5c>
 80029e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80029e8:	b141      	cbz	r1, 80029fc <__swsetup_r+0x4c>
 80029ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80029ee:	4299      	cmp	r1, r3
 80029f0:	d002      	beq.n	80029f8 <__swsetup_r+0x48>
 80029f2:	4628      	mov	r0, r5
 80029f4:	f000 f8b0 	bl	8002b58 <_free_r>
 80029f8:	2300      	movs	r3, #0
 80029fa:	6363      	str	r3, [r4, #52]	; 0x34
 80029fc:	89a3      	ldrh	r3, [r4, #12]
 80029fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002a02:	81a3      	strh	r3, [r4, #12]
 8002a04:	2300      	movs	r3, #0
 8002a06:	6063      	str	r3, [r4, #4]
 8002a08:	6923      	ldr	r3, [r4, #16]
 8002a0a:	6023      	str	r3, [r4, #0]
 8002a0c:	89a3      	ldrh	r3, [r4, #12]
 8002a0e:	f043 0308 	orr.w	r3, r3, #8
 8002a12:	81a3      	strh	r3, [r4, #12]
 8002a14:	6923      	ldr	r3, [r4, #16]
 8002a16:	b94b      	cbnz	r3, 8002a2c <__swsetup_r+0x7c>
 8002a18:	89a3      	ldrh	r3, [r4, #12]
 8002a1a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002a1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a22:	d003      	beq.n	8002a2c <__swsetup_r+0x7c>
 8002a24:	4621      	mov	r1, r4
 8002a26:	4628      	mov	r0, r5
 8002a28:	f001 f99a 	bl	8003d60 <__smakebuf_r>
 8002a2c:	89a0      	ldrh	r0, [r4, #12]
 8002a2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002a32:	f010 0301 	ands.w	r3, r0, #1
 8002a36:	d00a      	beq.n	8002a4e <__swsetup_r+0x9e>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60a3      	str	r3, [r4, #8]
 8002a3c:	6963      	ldr	r3, [r4, #20]
 8002a3e:	425b      	negs	r3, r3
 8002a40:	61a3      	str	r3, [r4, #24]
 8002a42:	6923      	ldr	r3, [r4, #16]
 8002a44:	b943      	cbnz	r3, 8002a58 <__swsetup_r+0xa8>
 8002a46:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002a4a:	d1c4      	bne.n	80029d6 <__swsetup_r+0x26>
 8002a4c:	bd38      	pop	{r3, r4, r5, pc}
 8002a4e:	0781      	lsls	r1, r0, #30
 8002a50:	bf58      	it	pl
 8002a52:	6963      	ldrpl	r3, [r4, #20]
 8002a54:	60a3      	str	r3, [r4, #8]
 8002a56:	e7f4      	b.n	8002a42 <__swsetup_r+0x92>
 8002a58:	2000      	movs	r0, #0
 8002a5a:	e7f7      	b.n	8002a4c <__swsetup_r+0x9c>
 8002a5c:	20000064 	.word	0x20000064

08002a60 <memset>:
 8002a60:	4402      	add	r2, r0
 8002a62:	4603      	mov	r3, r0
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d100      	bne.n	8002a6a <memset+0xa>
 8002a68:	4770      	bx	lr
 8002a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a6e:	e7f9      	b.n	8002a64 <memset+0x4>

08002a70 <_close_r>:
 8002a70:	b538      	push	{r3, r4, r5, lr}
 8002a72:	4d06      	ldr	r5, [pc, #24]	; (8002a8c <_close_r+0x1c>)
 8002a74:	2300      	movs	r3, #0
 8002a76:	4604      	mov	r4, r0
 8002a78:	4608      	mov	r0, r1
 8002a7a:	602b      	str	r3, [r5, #0]
 8002a7c:	f7fe f819 	bl	8000ab2 <_close>
 8002a80:	1c43      	adds	r3, r0, #1
 8002a82:	d102      	bne.n	8002a8a <_close_r+0x1a>
 8002a84:	682b      	ldr	r3, [r5, #0]
 8002a86:	b103      	cbz	r3, 8002a8a <_close_r+0x1a>
 8002a88:	6023      	str	r3, [r4, #0]
 8002a8a:	bd38      	pop	{r3, r4, r5, pc}
 8002a8c:	20000210 	.word	0x20000210

08002a90 <_lseek_r>:
 8002a90:	b538      	push	{r3, r4, r5, lr}
 8002a92:	4d07      	ldr	r5, [pc, #28]	; (8002ab0 <_lseek_r+0x20>)
 8002a94:	4604      	mov	r4, r0
 8002a96:	4608      	mov	r0, r1
 8002a98:	4611      	mov	r1, r2
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	602a      	str	r2, [r5, #0]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	f7fe f82e 	bl	8000b00 <_lseek>
 8002aa4:	1c43      	adds	r3, r0, #1
 8002aa6:	d102      	bne.n	8002aae <_lseek_r+0x1e>
 8002aa8:	682b      	ldr	r3, [r5, #0]
 8002aaa:	b103      	cbz	r3, 8002aae <_lseek_r+0x1e>
 8002aac:	6023      	str	r3, [r4, #0]
 8002aae:	bd38      	pop	{r3, r4, r5, pc}
 8002ab0:	20000210 	.word	0x20000210

08002ab4 <_read_r>:
 8002ab4:	b538      	push	{r3, r4, r5, lr}
 8002ab6:	4d07      	ldr	r5, [pc, #28]	; (8002ad4 <_read_r+0x20>)
 8002ab8:	4604      	mov	r4, r0
 8002aba:	4608      	mov	r0, r1
 8002abc:	4611      	mov	r1, r2
 8002abe:	2200      	movs	r2, #0
 8002ac0:	602a      	str	r2, [r5, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	f7fd ffbc 	bl	8000a40 <_read>
 8002ac8:	1c43      	adds	r3, r0, #1
 8002aca:	d102      	bne.n	8002ad2 <_read_r+0x1e>
 8002acc:	682b      	ldr	r3, [r5, #0]
 8002ace:	b103      	cbz	r3, 8002ad2 <_read_r+0x1e>
 8002ad0:	6023      	str	r3, [r4, #0]
 8002ad2:	bd38      	pop	{r3, r4, r5, pc}
 8002ad4:	20000210 	.word	0x20000210

08002ad8 <_write_r>:
 8002ad8:	b538      	push	{r3, r4, r5, lr}
 8002ada:	4d07      	ldr	r5, [pc, #28]	; (8002af8 <_write_r+0x20>)
 8002adc:	4604      	mov	r4, r0
 8002ade:	4608      	mov	r0, r1
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	602a      	str	r2, [r5, #0]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	f7fd ffc7 	bl	8000a7a <_write>
 8002aec:	1c43      	adds	r3, r0, #1
 8002aee:	d102      	bne.n	8002af6 <_write_r+0x1e>
 8002af0:	682b      	ldr	r3, [r5, #0]
 8002af2:	b103      	cbz	r3, 8002af6 <_write_r+0x1e>
 8002af4:	6023      	str	r3, [r4, #0]
 8002af6:	bd38      	pop	{r3, r4, r5, pc}
 8002af8:	20000210 	.word	0x20000210

08002afc <__errno>:
 8002afc:	4b01      	ldr	r3, [pc, #4]	; (8002b04 <__errno+0x8>)
 8002afe:	6818      	ldr	r0, [r3, #0]
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000064 	.word	0x20000064

08002b08 <__libc_init_array>:
 8002b08:	b570      	push	{r4, r5, r6, lr}
 8002b0a:	4d0d      	ldr	r5, [pc, #52]	; (8002b40 <__libc_init_array+0x38>)
 8002b0c:	4c0d      	ldr	r4, [pc, #52]	; (8002b44 <__libc_init_array+0x3c>)
 8002b0e:	1b64      	subs	r4, r4, r5
 8002b10:	10a4      	asrs	r4, r4, #2
 8002b12:	2600      	movs	r6, #0
 8002b14:	42a6      	cmp	r6, r4
 8002b16:	d109      	bne.n	8002b2c <__libc_init_array+0x24>
 8002b18:	4d0b      	ldr	r5, [pc, #44]	; (8002b48 <__libc_init_array+0x40>)
 8002b1a:	4c0c      	ldr	r4, [pc, #48]	; (8002b4c <__libc_init_array+0x44>)
 8002b1c:	f001 fc64 	bl	80043e8 <_init>
 8002b20:	1b64      	subs	r4, r4, r5
 8002b22:	10a4      	asrs	r4, r4, #2
 8002b24:	2600      	movs	r6, #0
 8002b26:	42a6      	cmp	r6, r4
 8002b28:	d105      	bne.n	8002b36 <__libc_init_array+0x2e>
 8002b2a:	bd70      	pop	{r4, r5, r6, pc}
 8002b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b30:	4798      	blx	r3
 8002b32:	3601      	adds	r6, #1
 8002b34:	e7ee      	b.n	8002b14 <__libc_init_array+0xc>
 8002b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b3a:	4798      	blx	r3
 8002b3c:	3601      	adds	r6, #1
 8002b3e:	e7f2      	b.n	8002b26 <__libc_init_array+0x1e>
 8002b40:	08004604 	.word	0x08004604
 8002b44:	08004604 	.word	0x08004604
 8002b48:	08004604 	.word	0x08004604
 8002b4c:	08004608 	.word	0x08004608

08002b50 <__retarget_lock_init_recursive>:
 8002b50:	4770      	bx	lr

08002b52 <__retarget_lock_acquire_recursive>:
 8002b52:	4770      	bx	lr

08002b54 <__retarget_lock_release_recursive>:
 8002b54:	4770      	bx	lr
	...

08002b58 <_free_r>:
 8002b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b5a:	2900      	cmp	r1, #0
 8002b5c:	d044      	beq.n	8002be8 <_free_r+0x90>
 8002b5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b62:	9001      	str	r0, [sp, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f1a1 0404 	sub.w	r4, r1, #4
 8002b6a:	bfb8      	it	lt
 8002b6c:	18e4      	addlt	r4, r4, r3
 8002b6e:	f000 f8e7 	bl	8002d40 <__malloc_lock>
 8002b72:	4a1e      	ldr	r2, [pc, #120]	; (8002bec <_free_r+0x94>)
 8002b74:	9801      	ldr	r0, [sp, #4]
 8002b76:	6813      	ldr	r3, [r2, #0]
 8002b78:	b933      	cbnz	r3, 8002b88 <_free_r+0x30>
 8002b7a:	6063      	str	r3, [r4, #4]
 8002b7c:	6014      	str	r4, [r2, #0]
 8002b7e:	b003      	add	sp, #12
 8002b80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b84:	f000 b8e2 	b.w	8002d4c <__malloc_unlock>
 8002b88:	42a3      	cmp	r3, r4
 8002b8a:	d908      	bls.n	8002b9e <_free_r+0x46>
 8002b8c:	6825      	ldr	r5, [r4, #0]
 8002b8e:	1961      	adds	r1, r4, r5
 8002b90:	428b      	cmp	r3, r1
 8002b92:	bf01      	itttt	eq
 8002b94:	6819      	ldreq	r1, [r3, #0]
 8002b96:	685b      	ldreq	r3, [r3, #4]
 8002b98:	1949      	addeq	r1, r1, r5
 8002b9a:	6021      	streq	r1, [r4, #0]
 8002b9c:	e7ed      	b.n	8002b7a <_free_r+0x22>
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	b10b      	cbz	r3, 8002ba8 <_free_r+0x50>
 8002ba4:	42a3      	cmp	r3, r4
 8002ba6:	d9fa      	bls.n	8002b9e <_free_r+0x46>
 8002ba8:	6811      	ldr	r1, [r2, #0]
 8002baa:	1855      	adds	r5, r2, r1
 8002bac:	42a5      	cmp	r5, r4
 8002bae:	d10b      	bne.n	8002bc8 <_free_r+0x70>
 8002bb0:	6824      	ldr	r4, [r4, #0]
 8002bb2:	4421      	add	r1, r4
 8002bb4:	1854      	adds	r4, r2, r1
 8002bb6:	42a3      	cmp	r3, r4
 8002bb8:	6011      	str	r1, [r2, #0]
 8002bba:	d1e0      	bne.n	8002b7e <_free_r+0x26>
 8002bbc:	681c      	ldr	r4, [r3, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	6053      	str	r3, [r2, #4]
 8002bc2:	440c      	add	r4, r1
 8002bc4:	6014      	str	r4, [r2, #0]
 8002bc6:	e7da      	b.n	8002b7e <_free_r+0x26>
 8002bc8:	d902      	bls.n	8002bd0 <_free_r+0x78>
 8002bca:	230c      	movs	r3, #12
 8002bcc:	6003      	str	r3, [r0, #0]
 8002bce:	e7d6      	b.n	8002b7e <_free_r+0x26>
 8002bd0:	6825      	ldr	r5, [r4, #0]
 8002bd2:	1961      	adds	r1, r4, r5
 8002bd4:	428b      	cmp	r3, r1
 8002bd6:	bf04      	itt	eq
 8002bd8:	6819      	ldreq	r1, [r3, #0]
 8002bda:	685b      	ldreq	r3, [r3, #4]
 8002bdc:	6063      	str	r3, [r4, #4]
 8002bde:	bf04      	itt	eq
 8002be0:	1949      	addeq	r1, r1, r5
 8002be2:	6021      	streq	r1, [r4, #0]
 8002be4:	6054      	str	r4, [r2, #4]
 8002be6:	e7ca      	b.n	8002b7e <_free_r+0x26>
 8002be8:	b003      	add	sp, #12
 8002bea:	bd30      	pop	{r4, r5, pc}
 8002bec:	20000218 	.word	0x20000218

08002bf0 <malloc>:
 8002bf0:	4b02      	ldr	r3, [pc, #8]	; (8002bfc <malloc+0xc>)
 8002bf2:	4601      	mov	r1, r0
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	f000 b823 	b.w	8002c40 <_malloc_r>
 8002bfa:	bf00      	nop
 8002bfc:	20000064 	.word	0x20000064

08002c00 <sbrk_aligned>:
 8002c00:	b570      	push	{r4, r5, r6, lr}
 8002c02:	4e0e      	ldr	r6, [pc, #56]	; (8002c3c <sbrk_aligned+0x3c>)
 8002c04:	460c      	mov	r4, r1
 8002c06:	6831      	ldr	r1, [r6, #0]
 8002c08:	4605      	mov	r5, r0
 8002c0a:	b911      	cbnz	r1, 8002c12 <sbrk_aligned+0x12>
 8002c0c:	f001 fa9e 	bl	800414c <_sbrk_r>
 8002c10:	6030      	str	r0, [r6, #0]
 8002c12:	4621      	mov	r1, r4
 8002c14:	4628      	mov	r0, r5
 8002c16:	f001 fa99 	bl	800414c <_sbrk_r>
 8002c1a:	1c43      	adds	r3, r0, #1
 8002c1c:	d00a      	beq.n	8002c34 <sbrk_aligned+0x34>
 8002c1e:	1cc4      	adds	r4, r0, #3
 8002c20:	f024 0403 	bic.w	r4, r4, #3
 8002c24:	42a0      	cmp	r0, r4
 8002c26:	d007      	beq.n	8002c38 <sbrk_aligned+0x38>
 8002c28:	1a21      	subs	r1, r4, r0
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	f001 fa8e 	bl	800414c <_sbrk_r>
 8002c30:	3001      	adds	r0, #1
 8002c32:	d101      	bne.n	8002c38 <sbrk_aligned+0x38>
 8002c34:	f04f 34ff 	mov.w	r4, #4294967295
 8002c38:	4620      	mov	r0, r4
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	2000021c 	.word	0x2000021c

08002c40 <_malloc_r>:
 8002c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c44:	1ccd      	adds	r5, r1, #3
 8002c46:	f025 0503 	bic.w	r5, r5, #3
 8002c4a:	3508      	adds	r5, #8
 8002c4c:	2d0c      	cmp	r5, #12
 8002c4e:	bf38      	it	cc
 8002c50:	250c      	movcc	r5, #12
 8002c52:	2d00      	cmp	r5, #0
 8002c54:	4607      	mov	r7, r0
 8002c56:	db01      	blt.n	8002c5c <_malloc_r+0x1c>
 8002c58:	42a9      	cmp	r1, r5
 8002c5a:	d905      	bls.n	8002c68 <_malloc_r+0x28>
 8002c5c:	230c      	movs	r3, #12
 8002c5e:	603b      	str	r3, [r7, #0]
 8002c60:	2600      	movs	r6, #0
 8002c62:	4630      	mov	r0, r6
 8002c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002d3c <_malloc_r+0xfc>
 8002c6c:	f000 f868 	bl	8002d40 <__malloc_lock>
 8002c70:	f8d8 3000 	ldr.w	r3, [r8]
 8002c74:	461c      	mov	r4, r3
 8002c76:	bb5c      	cbnz	r4, 8002cd0 <_malloc_r+0x90>
 8002c78:	4629      	mov	r1, r5
 8002c7a:	4638      	mov	r0, r7
 8002c7c:	f7ff ffc0 	bl	8002c00 <sbrk_aligned>
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	4604      	mov	r4, r0
 8002c84:	d155      	bne.n	8002d32 <_malloc_r+0xf2>
 8002c86:	f8d8 4000 	ldr.w	r4, [r8]
 8002c8a:	4626      	mov	r6, r4
 8002c8c:	2e00      	cmp	r6, #0
 8002c8e:	d145      	bne.n	8002d1c <_malloc_r+0xdc>
 8002c90:	2c00      	cmp	r4, #0
 8002c92:	d048      	beq.n	8002d26 <_malloc_r+0xe6>
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	4631      	mov	r1, r6
 8002c98:	4638      	mov	r0, r7
 8002c9a:	eb04 0903 	add.w	r9, r4, r3
 8002c9e:	f001 fa55 	bl	800414c <_sbrk_r>
 8002ca2:	4581      	cmp	r9, r0
 8002ca4:	d13f      	bne.n	8002d26 <_malloc_r+0xe6>
 8002ca6:	6821      	ldr	r1, [r4, #0]
 8002ca8:	1a6d      	subs	r5, r5, r1
 8002caa:	4629      	mov	r1, r5
 8002cac:	4638      	mov	r0, r7
 8002cae:	f7ff ffa7 	bl	8002c00 <sbrk_aligned>
 8002cb2:	3001      	adds	r0, #1
 8002cb4:	d037      	beq.n	8002d26 <_malloc_r+0xe6>
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	442b      	add	r3, r5
 8002cba:	6023      	str	r3, [r4, #0]
 8002cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d038      	beq.n	8002d36 <_malloc_r+0xf6>
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	42a2      	cmp	r2, r4
 8002cc8:	d12b      	bne.n	8002d22 <_malloc_r+0xe2>
 8002cca:	2200      	movs	r2, #0
 8002ccc:	605a      	str	r2, [r3, #4]
 8002cce:	e00f      	b.n	8002cf0 <_malloc_r+0xb0>
 8002cd0:	6822      	ldr	r2, [r4, #0]
 8002cd2:	1b52      	subs	r2, r2, r5
 8002cd4:	d41f      	bmi.n	8002d16 <_malloc_r+0xd6>
 8002cd6:	2a0b      	cmp	r2, #11
 8002cd8:	d917      	bls.n	8002d0a <_malloc_r+0xca>
 8002cda:	1961      	adds	r1, r4, r5
 8002cdc:	42a3      	cmp	r3, r4
 8002cde:	6025      	str	r5, [r4, #0]
 8002ce0:	bf18      	it	ne
 8002ce2:	6059      	strne	r1, [r3, #4]
 8002ce4:	6863      	ldr	r3, [r4, #4]
 8002ce6:	bf08      	it	eq
 8002ce8:	f8c8 1000 	streq.w	r1, [r8]
 8002cec:	5162      	str	r2, [r4, r5]
 8002cee:	604b      	str	r3, [r1, #4]
 8002cf0:	4638      	mov	r0, r7
 8002cf2:	f104 060b 	add.w	r6, r4, #11
 8002cf6:	f000 f829 	bl	8002d4c <__malloc_unlock>
 8002cfa:	f026 0607 	bic.w	r6, r6, #7
 8002cfe:	1d23      	adds	r3, r4, #4
 8002d00:	1af2      	subs	r2, r6, r3
 8002d02:	d0ae      	beq.n	8002c62 <_malloc_r+0x22>
 8002d04:	1b9b      	subs	r3, r3, r6
 8002d06:	50a3      	str	r3, [r4, r2]
 8002d08:	e7ab      	b.n	8002c62 <_malloc_r+0x22>
 8002d0a:	42a3      	cmp	r3, r4
 8002d0c:	6862      	ldr	r2, [r4, #4]
 8002d0e:	d1dd      	bne.n	8002ccc <_malloc_r+0x8c>
 8002d10:	f8c8 2000 	str.w	r2, [r8]
 8002d14:	e7ec      	b.n	8002cf0 <_malloc_r+0xb0>
 8002d16:	4623      	mov	r3, r4
 8002d18:	6864      	ldr	r4, [r4, #4]
 8002d1a:	e7ac      	b.n	8002c76 <_malloc_r+0x36>
 8002d1c:	4634      	mov	r4, r6
 8002d1e:	6876      	ldr	r6, [r6, #4]
 8002d20:	e7b4      	b.n	8002c8c <_malloc_r+0x4c>
 8002d22:	4613      	mov	r3, r2
 8002d24:	e7cc      	b.n	8002cc0 <_malloc_r+0x80>
 8002d26:	230c      	movs	r3, #12
 8002d28:	603b      	str	r3, [r7, #0]
 8002d2a:	4638      	mov	r0, r7
 8002d2c:	f000 f80e 	bl	8002d4c <__malloc_unlock>
 8002d30:	e797      	b.n	8002c62 <_malloc_r+0x22>
 8002d32:	6025      	str	r5, [r4, #0]
 8002d34:	e7dc      	b.n	8002cf0 <_malloc_r+0xb0>
 8002d36:	605b      	str	r3, [r3, #4]
 8002d38:	deff      	udf	#255	; 0xff
 8002d3a:	bf00      	nop
 8002d3c:	20000218 	.word	0x20000218

08002d40 <__malloc_lock>:
 8002d40:	4801      	ldr	r0, [pc, #4]	; (8002d48 <__malloc_lock+0x8>)
 8002d42:	f7ff bf06 	b.w	8002b52 <__retarget_lock_acquire_recursive>
 8002d46:	bf00      	nop
 8002d48:	20000214 	.word	0x20000214

08002d4c <__malloc_unlock>:
 8002d4c:	4801      	ldr	r0, [pc, #4]	; (8002d54 <__malloc_unlock+0x8>)
 8002d4e:	f7ff bf01 	b.w	8002b54 <__retarget_lock_release_recursive>
 8002d52:	bf00      	nop
 8002d54:	20000214 	.word	0x20000214

08002d58 <__ssputs_r>:
 8002d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d5c:	688e      	ldr	r6, [r1, #8]
 8002d5e:	461f      	mov	r7, r3
 8002d60:	42be      	cmp	r6, r7
 8002d62:	680b      	ldr	r3, [r1, #0]
 8002d64:	4682      	mov	sl, r0
 8002d66:	460c      	mov	r4, r1
 8002d68:	4690      	mov	r8, r2
 8002d6a:	d82c      	bhi.n	8002dc6 <__ssputs_r+0x6e>
 8002d6c:	898a      	ldrh	r2, [r1, #12]
 8002d6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002d72:	d026      	beq.n	8002dc2 <__ssputs_r+0x6a>
 8002d74:	6965      	ldr	r5, [r4, #20]
 8002d76:	6909      	ldr	r1, [r1, #16]
 8002d78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002d7c:	eba3 0901 	sub.w	r9, r3, r1
 8002d80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002d84:	1c7b      	adds	r3, r7, #1
 8002d86:	444b      	add	r3, r9
 8002d88:	106d      	asrs	r5, r5, #1
 8002d8a:	429d      	cmp	r5, r3
 8002d8c:	bf38      	it	cc
 8002d8e:	461d      	movcc	r5, r3
 8002d90:	0553      	lsls	r3, r2, #21
 8002d92:	d527      	bpl.n	8002de4 <__ssputs_r+0x8c>
 8002d94:	4629      	mov	r1, r5
 8002d96:	f7ff ff53 	bl	8002c40 <_malloc_r>
 8002d9a:	4606      	mov	r6, r0
 8002d9c:	b360      	cbz	r0, 8002df8 <__ssputs_r+0xa0>
 8002d9e:	6921      	ldr	r1, [r4, #16]
 8002da0:	464a      	mov	r2, r9
 8002da2:	f001 f9e3 	bl	800416c <memcpy>
 8002da6:	89a3      	ldrh	r3, [r4, #12]
 8002da8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002db0:	81a3      	strh	r3, [r4, #12]
 8002db2:	6126      	str	r6, [r4, #16]
 8002db4:	6165      	str	r5, [r4, #20]
 8002db6:	444e      	add	r6, r9
 8002db8:	eba5 0509 	sub.w	r5, r5, r9
 8002dbc:	6026      	str	r6, [r4, #0]
 8002dbe:	60a5      	str	r5, [r4, #8]
 8002dc0:	463e      	mov	r6, r7
 8002dc2:	42be      	cmp	r6, r7
 8002dc4:	d900      	bls.n	8002dc8 <__ssputs_r+0x70>
 8002dc6:	463e      	mov	r6, r7
 8002dc8:	6820      	ldr	r0, [r4, #0]
 8002dca:	4632      	mov	r2, r6
 8002dcc:	4641      	mov	r1, r8
 8002dce:	f001 f980 	bl	80040d2 <memmove>
 8002dd2:	68a3      	ldr	r3, [r4, #8]
 8002dd4:	1b9b      	subs	r3, r3, r6
 8002dd6:	60a3      	str	r3, [r4, #8]
 8002dd8:	6823      	ldr	r3, [r4, #0]
 8002dda:	4433      	add	r3, r6
 8002ddc:	6023      	str	r3, [r4, #0]
 8002dde:	2000      	movs	r0, #0
 8002de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002de4:	462a      	mov	r2, r5
 8002de6:	f001 f9cf 	bl	8004188 <_realloc_r>
 8002dea:	4606      	mov	r6, r0
 8002dec:	2800      	cmp	r0, #0
 8002dee:	d1e0      	bne.n	8002db2 <__ssputs_r+0x5a>
 8002df0:	6921      	ldr	r1, [r4, #16]
 8002df2:	4650      	mov	r0, sl
 8002df4:	f7ff feb0 	bl	8002b58 <_free_r>
 8002df8:	230c      	movs	r3, #12
 8002dfa:	f8ca 3000 	str.w	r3, [sl]
 8002dfe:	89a3      	ldrh	r3, [r4, #12]
 8002e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e04:	81a3      	strh	r3, [r4, #12]
 8002e06:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0a:	e7e9      	b.n	8002de0 <__ssputs_r+0x88>

08002e0c <_svfiprintf_r>:
 8002e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e10:	4698      	mov	r8, r3
 8002e12:	898b      	ldrh	r3, [r1, #12]
 8002e14:	061b      	lsls	r3, r3, #24
 8002e16:	b09d      	sub	sp, #116	; 0x74
 8002e18:	4607      	mov	r7, r0
 8002e1a:	460d      	mov	r5, r1
 8002e1c:	4614      	mov	r4, r2
 8002e1e:	d50e      	bpl.n	8002e3e <_svfiprintf_r+0x32>
 8002e20:	690b      	ldr	r3, [r1, #16]
 8002e22:	b963      	cbnz	r3, 8002e3e <_svfiprintf_r+0x32>
 8002e24:	2140      	movs	r1, #64	; 0x40
 8002e26:	f7ff ff0b 	bl	8002c40 <_malloc_r>
 8002e2a:	6028      	str	r0, [r5, #0]
 8002e2c:	6128      	str	r0, [r5, #16]
 8002e2e:	b920      	cbnz	r0, 8002e3a <_svfiprintf_r+0x2e>
 8002e30:	230c      	movs	r3, #12
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	e0d0      	b.n	8002fdc <_svfiprintf_r+0x1d0>
 8002e3a:	2340      	movs	r3, #64	; 0x40
 8002e3c:	616b      	str	r3, [r5, #20]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	9309      	str	r3, [sp, #36]	; 0x24
 8002e42:	2320      	movs	r3, #32
 8002e44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e48:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e4c:	2330      	movs	r3, #48	; 0x30
 8002e4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002ff4 <_svfiprintf_r+0x1e8>
 8002e52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e56:	f04f 0901 	mov.w	r9, #1
 8002e5a:	4623      	mov	r3, r4
 8002e5c:	469a      	mov	sl, r3
 8002e5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e62:	b10a      	cbz	r2, 8002e68 <_svfiprintf_r+0x5c>
 8002e64:	2a25      	cmp	r2, #37	; 0x25
 8002e66:	d1f9      	bne.n	8002e5c <_svfiprintf_r+0x50>
 8002e68:	ebba 0b04 	subs.w	fp, sl, r4
 8002e6c:	d00b      	beq.n	8002e86 <_svfiprintf_r+0x7a>
 8002e6e:	465b      	mov	r3, fp
 8002e70:	4622      	mov	r2, r4
 8002e72:	4629      	mov	r1, r5
 8002e74:	4638      	mov	r0, r7
 8002e76:	f7ff ff6f 	bl	8002d58 <__ssputs_r>
 8002e7a:	3001      	adds	r0, #1
 8002e7c:	f000 80a9 	beq.w	8002fd2 <_svfiprintf_r+0x1c6>
 8002e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e82:	445a      	add	r2, fp
 8002e84:	9209      	str	r2, [sp, #36]	; 0x24
 8002e86:	f89a 3000 	ldrb.w	r3, [sl]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 80a1 	beq.w	8002fd2 <_svfiprintf_r+0x1c6>
 8002e90:	2300      	movs	r3, #0
 8002e92:	f04f 32ff 	mov.w	r2, #4294967295
 8002e96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e9a:	f10a 0a01 	add.w	sl, sl, #1
 8002e9e:	9304      	str	r3, [sp, #16]
 8002ea0:	9307      	str	r3, [sp, #28]
 8002ea2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ea6:	931a      	str	r3, [sp, #104]	; 0x68
 8002ea8:	4654      	mov	r4, sl
 8002eaa:	2205      	movs	r2, #5
 8002eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002eb0:	4850      	ldr	r0, [pc, #320]	; (8002ff4 <_svfiprintf_r+0x1e8>)
 8002eb2:	f7fd f995 	bl	80001e0 <memchr>
 8002eb6:	9a04      	ldr	r2, [sp, #16]
 8002eb8:	b9d8      	cbnz	r0, 8002ef2 <_svfiprintf_r+0xe6>
 8002eba:	06d0      	lsls	r0, r2, #27
 8002ebc:	bf44      	itt	mi
 8002ebe:	2320      	movmi	r3, #32
 8002ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ec4:	0711      	lsls	r1, r2, #28
 8002ec6:	bf44      	itt	mi
 8002ec8:	232b      	movmi	r3, #43	; 0x2b
 8002eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ece:	f89a 3000 	ldrb.w	r3, [sl]
 8002ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8002ed4:	d015      	beq.n	8002f02 <_svfiprintf_r+0xf6>
 8002ed6:	9a07      	ldr	r2, [sp, #28]
 8002ed8:	4654      	mov	r4, sl
 8002eda:	2000      	movs	r0, #0
 8002edc:	f04f 0c0a 	mov.w	ip, #10
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ee6:	3b30      	subs	r3, #48	; 0x30
 8002ee8:	2b09      	cmp	r3, #9
 8002eea:	d94d      	bls.n	8002f88 <_svfiprintf_r+0x17c>
 8002eec:	b1b0      	cbz	r0, 8002f1c <_svfiprintf_r+0x110>
 8002eee:	9207      	str	r2, [sp, #28]
 8002ef0:	e014      	b.n	8002f1c <_svfiprintf_r+0x110>
 8002ef2:	eba0 0308 	sub.w	r3, r0, r8
 8002ef6:	fa09 f303 	lsl.w	r3, r9, r3
 8002efa:	4313      	orrs	r3, r2
 8002efc:	9304      	str	r3, [sp, #16]
 8002efe:	46a2      	mov	sl, r4
 8002f00:	e7d2      	b.n	8002ea8 <_svfiprintf_r+0x9c>
 8002f02:	9b03      	ldr	r3, [sp, #12]
 8002f04:	1d19      	adds	r1, r3, #4
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	9103      	str	r1, [sp, #12]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	bfbb      	ittet	lt
 8002f0e:	425b      	neglt	r3, r3
 8002f10:	f042 0202 	orrlt.w	r2, r2, #2
 8002f14:	9307      	strge	r3, [sp, #28]
 8002f16:	9307      	strlt	r3, [sp, #28]
 8002f18:	bfb8      	it	lt
 8002f1a:	9204      	strlt	r2, [sp, #16]
 8002f1c:	7823      	ldrb	r3, [r4, #0]
 8002f1e:	2b2e      	cmp	r3, #46	; 0x2e
 8002f20:	d10c      	bne.n	8002f3c <_svfiprintf_r+0x130>
 8002f22:	7863      	ldrb	r3, [r4, #1]
 8002f24:	2b2a      	cmp	r3, #42	; 0x2a
 8002f26:	d134      	bne.n	8002f92 <_svfiprintf_r+0x186>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	1d1a      	adds	r2, r3, #4
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	9203      	str	r2, [sp, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bfb8      	it	lt
 8002f34:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f38:	3402      	adds	r4, #2
 8002f3a:	9305      	str	r3, [sp, #20]
 8002f3c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003004 <_svfiprintf_r+0x1f8>
 8002f40:	7821      	ldrb	r1, [r4, #0]
 8002f42:	2203      	movs	r2, #3
 8002f44:	4650      	mov	r0, sl
 8002f46:	f7fd f94b 	bl	80001e0 <memchr>
 8002f4a:	b138      	cbz	r0, 8002f5c <_svfiprintf_r+0x150>
 8002f4c:	9b04      	ldr	r3, [sp, #16]
 8002f4e:	eba0 000a 	sub.w	r0, r0, sl
 8002f52:	2240      	movs	r2, #64	; 0x40
 8002f54:	4082      	lsls	r2, r0
 8002f56:	4313      	orrs	r3, r2
 8002f58:	3401      	adds	r4, #1
 8002f5a:	9304      	str	r3, [sp, #16]
 8002f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f60:	4825      	ldr	r0, [pc, #148]	; (8002ff8 <_svfiprintf_r+0x1ec>)
 8002f62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f66:	2206      	movs	r2, #6
 8002f68:	f7fd f93a 	bl	80001e0 <memchr>
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	d038      	beq.n	8002fe2 <_svfiprintf_r+0x1d6>
 8002f70:	4b22      	ldr	r3, [pc, #136]	; (8002ffc <_svfiprintf_r+0x1f0>)
 8002f72:	bb1b      	cbnz	r3, 8002fbc <_svfiprintf_r+0x1b0>
 8002f74:	9b03      	ldr	r3, [sp, #12]
 8002f76:	3307      	adds	r3, #7
 8002f78:	f023 0307 	bic.w	r3, r3, #7
 8002f7c:	3308      	adds	r3, #8
 8002f7e:	9303      	str	r3, [sp, #12]
 8002f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f82:	4433      	add	r3, r6
 8002f84:	9309      	str	r3, [sp, #36]	; 0x24
 8002f86:	e768      	b.n	8002e5a <_svfiprintf_r+0x4e>
 8002f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f8c:	460c      	mov	r4, r1
 8002f8e:	2001      	movs	r0, #1
 8002f90:	e7a6      	b.n	8002ee0 <_svfiprintf_r+0xd4>
 8002f92:	2300      	movs	r3, #0
 8002f94:	3401      	adds	r4, #1
 8002f96:	9305      	str	r3, [sp, #20]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f04f 0c0a 	mov.w	ip, #10
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fa4:	3a30      	subs	r2, #48	; 0x30
 8002fa6:	2a09      	cmp	r2, #9
 8002fa8:	d903      	bls.n	8002fb2 <_svfiprintf_r+0x1a6>
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0c6      	beq.n	8002f3c <_svfiprintf_r+0x130>
 8002fae:	9105      	str	r1, [sp, #20]
 8002fb0:	e7c4      	b.n	8002f3c <_svfiprintf_r+0x130>
 8002fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fb6:	4604      	mov	r4, r0
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e7f0      	b.n	8002f9e <_svfiprintf_r+0x192>
 8002fbc:	ab03      	add	r3, sp, #12
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	462a      	mov	r2, r5
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	; (8003000 <_svfiprintf_r+0x1f4>)
 8002fc4:	a904      	add	r1, sp, #16
 8002fc6:	4638      	mov	r0, r7
 8002fc8:	f3af 8000 	nop.w
 8002fcc:	1c42      	adds	r2, r0, #1
 8002fce:	4606      	mov	r6, r0
 8002fd0:	d1d6      	bne.n	8002f80 <_svfiprintf_r+0x174>
 8002fd2:	89ab      	ldrh	r3, [r5, #12]
 8002fd4:	065b      	lsls	r3, r3, #25
 8002fd6:	f53f af2d 	bmi.w	8002e34 <_svfiprintf_r+0x28>
 8002fda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fdc:	b01d      	add	sp, #116	; 0x74
 8002fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fe2:	ab03      	add	r3, sp, #12
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	462a      	mov	r2, r5
 8002fe8:	4b05      	ldr	r3, [pc, #20]	; (8003000 <_svfiprintf_r+0x1f4>)
 8002fea:	a904      	add	r1, sp, #16
 8002fec:	4638      	mov	r0, r7
 8002fee:	f000 f9bd 	bl	800336c <_printf_i>
 8002ff2:	e7eb      	b.n	8002fcc <_svfiprintf_r+0x1c0>
 8002ff4:	080044ac 	.word	0x080044ac
 8002ff8:	080044b6 	.word	0x080044b6
 8002ffc:	00000000 	.word	0x00000000
 8003000:	08002d59 	.word	0x08002d59
 8003004:	080044b2 	.word	0x080044b2

08003008 <__sfputc_r>:
 8003008:	6893      	ldr	r3, [r2, #8]
 800300a:	3b01      	subs	r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	b410      	push	{r4}
 8003010:	6093      	str	r3, [r2, #8]
 8003012:	da08      	bge.n	8003026 <__sfputc_r+0x1e>
 8003014:	6994      	ldr	r4, [r2, #24]
 8003016:	42a3      	cmp	r3, r4
 8003018:	db01      	blt.n	800301e <__sfputc_r+0x16>
 800301a:	290a      	cmp	r1, #10
 800301c:	d103      	bne.n	8003026 <__sfputc_r+0x1e>
 800301e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003022:	f7ff bc88 	b.w	8002936 <__swbuf_r>
 8003026:	6813      	ldr	r3, [r2, #0]
 8003028:	1c58      	adds	r0, r3, #1
 800302a:	6010      	str	r0, [r2, #0]
 800302c:	7019      	strb	r1, [r3, #0]
 800302e:	4608      	mov	r0, r1
 8003030:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003034:	4770      	bx	lr

08003036 <__sfputs_r>:
 8003036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003038:	4606      	mov	r6, r0
 800303a:	460f      	mov	r7, r1
 800303c:	4614      	mov	r4, r2
 800303e:	18d5      	adds	r5, r2, r3
 8003040:	42ac      	cmp	r4, r5
 8003042:	d101      	bne.n	8003048 <__sfputs_r+0x12>
 8003044:	2000      	movs	r0, #0
 8003046:	e007      	b.n	8003058 <__sfputs_r+0x22>
 8003048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800304c:	463a      	mov	r2, r7
 800304e:	4630      	mov	r0, r6
 8003050:	f7ff ffda 	bl	8003008 <__sfputc_r>
 8003054:	1c43      	adds	r3, r0, #1
 8003056:	d1f3      	bne.n	8003040 <__sfputs_r+0xa>
 8003058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800305c <_vfiprintf_r>:
 800305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003060:	460d      	mov	r5, r1
 8003062:	b09d      	sub	sp, #116	; 0x74
 8003064:	4614      	mov	r4, r2
 8003066:	4698      	mov	r8, r3
 8003068:	4606      	mov	r6, r0
 800306a:	b118      	cbz	r0, 8003074 <_vfiprintf_r+0x18>
 800306c:	6a03      	ldr	r3, [r0, #32]
 800306e:	b90b      	cbnz	r3, 8003074 <_vfiprintf_r+0x18>
 8003070:	f7ff fa9a 	bl	80025a8 <__sinit>
 8003074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003076:	07d9      	lsls	r1, r3, #31
 8003078:	d405      	bmi.n	8003086 <_vfiprintf_r+0x2a>
 800307a:	89ab      	ldrh	r3, [r5, #12]
 800307c:	059a      	lsls	r2, r3, #22
 800307e:	d402      	bmi.n	8003086 <_vfiprintf_r+0x2a>
 8003080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003082:	f7ff fd66 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8003086:	89ab      	ldrh	r3, [r5, #12]
 8003088:	071b      	lsls	r3, r3, #28
 800308a:	d501      	bpl.n	8003090 <_vfiprintf_r+0x34>
 800308c:	692b      	ldr	r3, [r5, #16]
 800308e:	b99b      	cbnz	r3, 80030b8 <_vfiprintf_r+0x5c>
 8003090:	4629      	mov	r1, r5
 8003092:	4630      	mov	r0, r6
 8003094:	f7ff fc8c 	bl	80029b0 <__swsetup_r>
 8003098:	b170      	cbz	r0, 80030b8 <_vfiprintf_r+0x5c>
 800309a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800309c:	07dc      	lsls	r4, r3, #31
 800309e:	d504      	bpl.n	80030aa <_vfiprintf_r+0x4e>
 80030a0:	f04f 30ff 	mov.w	r0, #4294967295
 80030a4:	b01d      	add	sp, #116	; 0x74
 80030a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030aa:	89ab      	ldrh	r3, [r5, #12]
 80030ac:	0598      	lsls	r0, r3, #22
 80030ae:	d4f7      	bmi.n	80030a0 <_vfiprintf_r+0x44>
 80030b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030b2:	f7ff fd4f 	bl	8002b54 <__retarget_lock_release_recursive>
 80030b6:	e7f3      	b.n	80030a0 <_vfiprintf_r+0x44>
 80030b8:	2300      	movs	r3, #0
 80030ba:	9309      	str	r3, [sp, #36]	; 0x24
 80030bc:	2320      	movs	r3, #32
 80030be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80030c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80030c6:	2330      	movs	r3, #48	; 0x30
 80030c8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800327c <_vfiprintf_r+0x220>
 80030cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030d0:	f04f 0901 	mov.w	r9, #1
 80030d4:	4623      	mov	r3, r4
 80030d6:	469a      	mov	sl, r3
 80030d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030dc:	b10a      	cbz	r2, 80030e2 <_vfiprintf_r+0x86>
 80030de:	2a25      	cmp	r2, #37	; 0x25
 80030e0:	d1f9      	bne.n	80030d6 <_vfiprintf_r+0x7a>
 80030e2:	ebba 0b04 	subs.w	fp, sl, r4
 80030e6:	d00b      	beq.n	8003100 <_vfiprintf_r+0xa4>
 80030e8:	465b      	mov	r3, fp
 80030ea:	4622      	mov	r2, r4
 80030ec:	4629      	mov	r1, r5
 80030ee:	4630      	mov	r0, r6
 80030f0:	f7ff ffa1 	bl	8003036 <__sfputs_r>
 80030f4:	3001      	adds	r0, #1
 80030f6:	f000 80a9 	beq.w	800324c <_vfiprintf_r+0x1f0>
 80030fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030fc:	445a      	add	r2, fp
 80030fe:	9209      	str	r2, [sp, #36]	; 0x24
 8003100:	f89a 3000 	ldrb.w	r3, [sl]
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 80a1 	beq.w	800324c <_vfiprintf_r+0x1f0>
 800310a:	2300      	movs	r3, #0
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003114:	f10a 0a01 	add.w	sl, sl, #1
 8003118:	9304      	str	r3, [sp, #16]
 800311a:	9307      	str	r3, [sp, #28]
 800311c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003120:	931a      	str	r3, [sp, #104]	; 0x68
 8003122:	4654      	mov	r4, sl
 8003124:	2205      	movs	r2, #5
 8003126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800312a:	4854      	ldr	r0, [pc, #336]	; (800327c <_vfiprintf_r+0x220>)
 800312c:	f7fd f858 	bl	80001e0 <memchr>
 8003130:	9a04      	ldr	r2, [sp, #16]
 8003132:	b9d8      	cbnz	r0, 800316c <_vfiprintf_r+0x110>
 8003134:	06d1      	lsls	r1, r2, #27
 8003136:	bf44      	itt	mi
 8003138:	2320      	movmi	r3, #32
 800313a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800313e:	0713      	lsls	r3, r2, #28
 8003140:	bf44      	itt	mi
 8003142:	232b      	movmi	r3, #43	; 0x2b
 8003144:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003148:	f89a 3000 	ldrb.w	r3, [sl]
 800314c:	2b2a      	cmp	r3, #42	; 0x2a
 800314e:	d015      	beq.n	800317c <_vfiprintf_r+0x120>
 8003150:	9a07      	ldr	r2, [sp, #28]
 8003152:	4654      	mov	r4, sl
 8003154:	2000      	movs	r0, #0
 8003156:	f04f 0c0a 	mov.w	ip, #10
 800315a:	4621      	mov	r1, r4
 800315c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003160:	3b30      	subs	r3, #48	; 0x30
 8003162:	2b09      	cmp	r3, #9
 8003164:	d94d      	bls.n	8003202 <_vfiprintf_r+0x1a6>
 8003166:	b1b0      	cbz	r0, 8003196 <_vfiprintf_r+0x13a>
 8003168:	9207      	str	r2, [sp, #28]
 800316a:	e014      	b.n	8003196 <_vfiprintf_r+0x13a>
 800316c:	eba0 0308 	sub.w	r3, r0, r8
 8003170:	fa09 f303 	lsl.w	r3, r9, r3
 8003174:	4313      	orrs	r3, r2
 8003176:	9304      	str	r3, [sp, #16]
 8003178:	46a2      	mov	sl, r4
 800317a:	e7d2      	b.n	8003122 <_vfiprintf_r+0xc6>
 800317c:	9b03      	ldr	r3, [sp, #12]
 800317e:	1d19      	adds	r1, r3, #4
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	9103      	str	r1, [sp, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	bfbb      	ittet	lt
 8003188:	425b      	neglt	r3, r3
 800318a:	f042 0202 	orrlt.w	r2, r2, #2
 800318e:	9307      	strge	r3, [sp, #28]
 8003190:	9307      	strlt	r3, [sp, #28]
 8003192:	bfb8      	it	lt
 8003194:	9204      	strlt	r2, [sp, #16]
 8003196:	7823      	ldrb	r3, [r4, #0]
 8003198:	2b2e      	cmp	r3, #46	; 0x2e
 800319a:	d10c      	bne.n	80031b6 <_vfiprintf_r+0x15a>
 800319c:	7863      	ldrb	r3, [r4, #1]
 800319e:	2b2a      	cmp	r3, #42	; 0x2a
 80031a0:	d134      	bne.n	800320c <_vfiprintf_r+0x1b0>
 80031a2:	9b03      	ldr	r3, [sp, #12]
 80031a4:	1d1a      	adds	r2, r3, #4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	9203      	str	r2, [sp, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	bfb8      	it	lt
 80031ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80031b2:	3402      	adds	r4, #2
 80031b4:	9305      	str	r3, [sp, #20]
 80031b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800328c <_vfiprintf_r+0x230>
 80031ba:	7821      	ldrb	r1, [r4, #0]
 80031bc:	2203      	movs	r2, #3
 80031be:	4650      	mov	r0, sl
 80031c0:	f7fd f80e 	bl	80001e0 <memchr>
 80031c4:	b138      	cbz	r0, 80031d6 <_vfiprintf_r+0x17a>
 80031c6:	9b04      	ldr	r3, [sp, #16]
 80031c8:	eba0 000a 	sub.w	r0, r0, sl
 80031cc:	2240      	movs	r2, #64	; 0x40
 80031ce:	4082      	lsls	r2, r0
 80031d0:	4313      	orrs	r3, r2
 80031d2:	3401      	adds	r4, #1
 80031d4:	9304      	str	r3, [sp, #16]
 80031d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031da:	4829      	ldr	r0, [pc, #164]	; (8003280 <_vfiprintf_r+0x224>)
 80031dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031e0:	2206      	movs	r2, #6
 80031e2:	f7fc fffd 	bl	80001e0 <memchr>
 80031e6:	2800      	cmp	r0, #0
 80031e8:	d03f      	beq.n	800326a <_vfiprintf_r+0x20e>
 80031ea:	4b26      	ldr	r3, [pc, #152]	; (8003284 <_vfiprintf_r+0x228>)
 80031ec:	bb1b      	cbnz	r3, 8003236 <_vfiprintf_r+0x1da>
 80031ee:	9b03      	ldr	r3, [sp, #12]
 80031f0:	3307      	adds	r3, #7
 80031f2:	f023 0307 	bic.w	r3, r3, #7
 80031f6:	3308      	adds	r3, #8
 80031f8:	9303      	str	r3, [sp, #12]
 80031fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031fc:	443b      	add	r3, r7
 80031fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003200:	e768      	b.n	80030d4 <_vfiprintf_r+0x78>
 8003202:	fb0c 3202 	mla	r2, ip, r2, r3
 8003206:	460c      	mov	r4, r1
 8003208:	2001      	movs	r0, #1
 800320a:	e7a6      	b.n	800315a <_vfiprintf_r+0xfe>
 800320c:	2300      	movs	r3, #0
 800320e:	3401      	adds	r4, #1
 8003210:	9305      	str	r3, [sp, #20]
 8003212:	4619      	mov	r1, r3
 8003214:	f04f 0c0a 	mov.w	ip, #10
 8003218:	4620      	mov	r0, r4
 800321a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800321e:	3a30      	subs	r2, #48	; 0x30
 8003220:	2a09      	cmp	r2, #9
 8003222:	d903      	bls.n	800322c <_vfiprintf_r+0x1d0>
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0c6      	beq.n	80031b6 <_vfiprintf_r+0x15a>
 8003228:	9105      	str	r1, [sp, #20]
 800322a:	e7c4      	b.n	80031b6 <_vfiprintf_r+0x15a>
 800322c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003230:	4604      	mov	r4, r0
 8003232:	2301      	movs	r3, #1
 8003234:	e7f0      	b.n	8003218 <_vfiprintf_r+0x1bc>
 8003236:	ab03      	add	r3, sp, #12
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	462a      	mov	r2, r5
 800323c:	4b12      	ldr	r3, [pc, #72]	; (8003288 <_vfiprintf_r+0x22c>)
 800323e:	a904      	add	r1, sp, #16
 8003240:	4630      	mov	r0, r6
 8003242:	f3af 8000 	nop.w
 8003246:	4607      	mov	r7, r0
 8003248:	1c78      	adds	r0, r7, #1
 800324a:	d1d6      	bne.n	80031fa <_vfiprintf_r+0x19e>
 800324c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800324e:	07d9      	lsls	r1, r3, #31
 8003250:	d405      	bmi.n	800325e <_vfiprintf_r+0x202>
 8003252:	89ab      	ldrh	r3, [r5, #12]
 8003254:	059a      	lsls	r2, r3, #22
 8003256:	d402      	bmi.n	800325e <_vfiprintf_r+0x202>
 8003258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800325a:	f7ff fc7b 	bl	8002b54 <__retarget_lock_release_recursive>
 800325e:	89ab      	ldrh	r3, [r5, #12]
 8003260:	065b      	lsls	r3, r3, #25
 8003262:	f53f af1d 	bmi.w	80030a0 <_vfiprintf_r+0x44>
 8003266:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003268:	e71c      	b.n	80030a4 <_vfiprintf_r+0x48>
 800326a:	ab03      	add	r3, sp, #12
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	462a      	mov	r2, r5
 8003270:	4b05      	ldr	r3, [pc, #20]	; (8003288 <_vfiprintf_r+0x22c>)
 8003272:	a904      	add	r1, sp, #16
 8003274:	4630      	mov	r0, r6
 8003276:	f000 f879 	bl	800336c <_printf_i>
 800327a:	e7e4      	b.n	8003246 <_vfiprintf_r+0x1ea>
 800327c:	080044ac 	.word	0x080044ac
 8003280:	080044b6 	.word	0x080044b6
 8003284:	00000000 	.word	0x00000000
 8003288:	08003037 	.word	0x08003037
 800328c:	080044b2 	.word	0x080044b2

08003290 <_printf_common>:
 8003290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003294:	4616      	mov	r6, r2
 8003296:	4699      	mov	r9, r3
 8003298:	688a      	ldr	r2, [r1, #8]
 800329a:	690b      	ldr	r3, [r1, #16]
 800329c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80032a0:	4293      	cmp	r3, r2
 80032a2:	bfb8      	it	lt
 80032a4:	4613      	movlt	r3, r2
 80032a6:	6033      	str	r3, [r6, #0]
 80032a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80032ac:	4607      	mov	r7, r0
 80032ae:	460c      	mov	r4, r1
 80032b0:	b10a      	cbz	r2, 80032b6 <_printf_common+0x26>
 80032b2:	3301      	adds	r3, #1
 80032b4:	6033      	str	r3, [r6, #0]
 80032b6:	6823      	ldr	r3, [r4, #0]
 80032b8:	0699      	lsls	r1, r3, #26
 80032ba:	bf42      	ittt	mi
 80032bc:	6833      	ldrmi	r3, [r6, #0]
 80032be:	3302      	addmi	r3, #2
 80032c0:	6033      	strmi	r3, [r6, #0]
 80032c2:	6825      	ldr	r5, [r4, #0]
 80032c4:	f015 0506 	ands.w	r5, r5, #6
 80032c8:	d106      	bne.n	80032d8 <_printf_common+0x48>
 80032ca:	f104 0a19 	add.w	sl, r4, #25
 80032ce:	68e3      	ldr	r3, [r4, #12]
 80032d0:	6832      	ldr	r2, [r6, #0]
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	42ab      	cmp	r3, r5
 80032d6:	dc26      	bgt.n	8003326 <_printf_common+0x96>
 80032d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032dc:	1e13      	subs	r3, r2, #0
 80032de:	6822      	ldr	r2, [r4, #0]
 80032e0:	bf18      	it	ne
 80032e2:	2301      	movne	r3, #1
 80032e4:	0692      	lsls	r2, r2, #26
 80032e6:	d42b      	bmi.n	8003340 <_printf_common+0xb0>
 80032e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032ec:	4649      	mov	r1, r9
 80032ee:	4638      	mov	r0, r7
 80032f0:	47c0      	blx	r8
 80032f2:	3001      	adds	r0, #1
 80032f4:	d01e      	beq.n	8003334 <_printf_common+0xa4>
 80032f6:	6823      	ldr	r3, [r4, #0]
 80032f8:	6922      	ldr	r2, [r4, #16]
 80032fa:	f003 0306 	and.w	r3, r3, #6
 80032fe:	2b04      	cmp	r3, #4
 8003300:	bf02      	ittt	eq
 8003302:	68e5      	ldreq	r5, [r4, #12]
 8003304:	6833      	ldreq	r3, [r6, #0]
 8003306:	1aed      	subeq	r5, r5, r3
 8003308:	68a3      	ldr	r3, [r4, #8]
 800330a:	bf0c      	ite	eq
 800330c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003310:	2500      	movne	r5, #0
 8003312:	4293      	cmp	r3, r2
 8003314:	bfc4      	itt	gt
 8003316:	1a9b      	subgt	r3, r3, r2
 8003318:	18ed      	addgt	r5, r5, r3
 800331a:	2600      	movs	r6, #0
 800331c:	341a      	adds	r4, #26
 800331e:	42b5      	cmp	r5, r6
 8003320:	d11a      	bne.n	8003358 <_printf_common+0xc8>
 8003322:	2000      	movs	r0, #0
 8003324:	e008      	b.n	8003338 <_printf_common+0xa8>
 8003326:	2301      	movs	r3, #1
 8003328:	4652      	mov	r2, sl
 800332a:	4649      	mov	r1, r9
 800332c:	4638      	mov	r0, r7
 800332e:	47c0      	blx	r8
 8003330:	3001      	adds	r0, #1
 8003332:	d103      	bne.n	800333c <_printf_common+0xac>
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800333c:	3501      	adds	r5, #1
 800333e:	e7c6      	b.n	80032ce <_printf_common+0x3e>
 8003340:	18e1      	adds	r1, r4, r3
 8003342:	1c5a      	adds	r2, r3, #1
 8003344:	2030      	movs	r0, #48	; 0x30
 8003346:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800334a:	4422      	add	r2, r4
 800334c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003350:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003354:	3302      	adds	r3, #2
 8003356:	e7c7      	b.n	80032e8 <_printf_common+0x58>
 8003358:	2301      	movs	r3, #1
 800335a:	4622      	mov	r2, r4
 800335c:	4649      	mov	r1, r9
 800335e:	4638      	mov	r0, r7
 8003360:	47c0      	blx	r8
 8003362:	3001      	adds	r0, #1
 8003364:	d0e6      	beq.n	8003334 <_printf_common+0xa4>
 8003366:	3601      	adds	r6, #1
 8003368:	e7d9      	b.n	800331e <_printf_common+0x8e>
	...

0800336c <_printf_i>:
 800336c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003370:	7e0f      	ldrb	r7, [r1, #24]
 8003372:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003374:	2f78      	cmp	r7, #120	; 0x78
 8003376:	4691      	mov	r9, r2
 8003378:	4680      	mov	r8, r0
 800337a:	460c      	mov	r4, r1
 800337c:	469a      	mov	sl, r3
 800337e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003382:	d807      	bhi.n	8003394 <_printf_i+0x28>
 8003384:	2f62      	cmp	r7, #98	; 0x62
 8003386:	d80a      	bhi.n	800339e <_printf_i+0x32>
 8003388:	2f00      	cmp	r7, #0
 800338a:	f000 80d4 	beq.w	8003536 <_printf_i+0x1ca>
 800338e:	2f58      	cmp	r7, #88	; 0x58
 8003390:	f000 80c0 	beq.w	8003514 <_printf_i+0x1a8>
 8003394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003398:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800339c:	e03a      	b.n	8003414 <_printf_i+0xa8>
 800339e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80033a2:	2b15      	cmp	r3, #21
 80033a4:	d8f6      	bhi.n	8003394 <_printf_i+0x28>
 80033a6:	a101      	add	r1, pc, #4	; (adr r1, 80033ac <_printf_i+0x40>)
 80033a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80033ac:	08003405 	.word	0x08003405
 80033b0:	08003419 	.word	0x08003419
 80033b4:	08003395 	.word	0x08003395
 80033b8:	08003395 	.word	0x08003395
 80033bc:	08003395 	.word	0x08003395
 80033c0:	08003395 	.word	0x08003395
 80033c4:	08003419 	.word	0x08003419
 80033c8:	08003395 	.word	0x08003395
 80033cc:	08003395 	.word	0x08003395
 80033d0:	08003395 	.word	0x08003395
 80033d4:	08003395 	.word	0x08003395
 80033d8:	0800351d 	.word	0x0800351d
 80033dc:	08003445 	.word	0x08003445
 80033e0:	080034d7 	.word	0x080034d7
 80033e4:	08003395 	.word	0x08003395
 80033e8:	08003395 	.word	0x08003395
 80033ec:	0800353f 	.word	0x0800353f
 80033f0:	08003395 	.word	0x08003395
 80033f4:	08003445 	.word	0x08003445
 80033f8:	08003395 	.word	0x08003395
 80033fc:	08003395 	.word	0x08003395
 8003400:	080034df 	.word	0x080034df
 8003404:	682b      	ldr	r3, [r5, #0]
 8003406:	1d1a      	adds	r2, r3, #4
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	602a      	str	r2, [r5, #0]
 800340c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003410:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003414:	2301      	movs	r3, #1
 8003416:	e09f      	b.n	8003558 <_printf_i+0x1ec>
 8003418:	6820      	ldr	r0, [r4, #0]
 800341a:	682b      	ldr	r3, [r5, #0]
 800341c:	0607      	lsls	r7, r0, #24
 800341e:	f103 0104 	add.w	r1, r3, #4
 8003422:	6029      	str	r1, [r5, #0]
 8003424:	d501      	bpl.n	800342a <_printf_i+0xbe>
 8003426:	681e      	ldr	r6, [r3, #0]
 8003428:	e003      	b.n	8003432 <_printf_i+0xc6>
 800342a:	0646      	lsls	r6, r0, #25
 800342c:	d5fb      	bpl.n	8003426 <_printf_i+0xba>
 800342e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003432:	2e00      	cmp	r6, #0
 8003434:	da03      	bge.n	800343e <_printf_i+0xd2>
 8003436:	232d      	movs	r3, #45	; 0x2d
 8003438:	4276      	negs	r6, r6
 800343a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800343e:	485a      	ldr	r0, [pc, #360]	; (80035a8 <_printf_i+0x23c>)
 8003440:	230a      	movs	r3, #10
 8003442:	e012      	b.n	800346a <_printf_i+0xfe>
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	6820      	ldr	r0, [r4, #0]
 8003448:	1d19      	adds	r1, r3, #4
 800344a:	6029      	str	r1, [r5, #0]
 800344c:	0605      	lsls	r5, r0, #24
 800344e:	d501      	bpl.n	8003454 <_printf_i+0xe8>
 8003450:	681e      	ldr	r6, [r3, #0]
 8003452:	e002      	b.n	800345a <_printf_i+0xee>
 8003454:	0641      	lsls	r1, r0, #25
 8003456:	d5fb      	bpl.n	8003450 <_printf_i+0xe4>
 8003458:	881e      	ldrh	r6, [r3, #0]
 800345a:	4853      	ldr	r0, [pc, #332]	; (80035a8 <_printf_i+0x23c>)
 800345c:	2f6f      	cmp	r7, #111	; 0x6f
 800345e:	bf0c      	ite	eq
 8003460:	2308      	moveq	r3, #8
 8003462:	230a      	movne	r3, #10
 8003464:	2100      	movs	r1, #0
 8003466:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800346a:	6865      	ldr	r5, [r4, #4]
 800346c:	60a5      	str	r5, [r4, #8]
 800346e:	2d00      	cmp	r5, #0
 8003470:	bfa2      	ittt	ge
 8003472:	6821      	ldrge	r1, [r4, #0]
 8003474:	f021 0104 	bicge.w	r1, r1, #4
 8003478:	6021      	strge	r1, [r4, #0]
 800347a:	b90e      	cbnz	r6, 8003480 <_printf_i+0x114>
 800347c:	2d00      	cmp	r5, #0
 800347e:	d04b      	beq.n	8003518 <_printf_i+0x1ac>
 8003480:	4615      	mov	r5, r2
 8003482:	fbb6 f1f3 	udiv	r1, r6, r3
 8003486:	fb03 6711 	mls	r7, r3, r1, r6
 800348a:	5dc7      	ldrb	r7, [r0, r7]
 800348c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003490:	4637      	mov	r7, r6
 8003492:	42bb      	cmp	r3, r7
 8003494:	460e      	mov	r6, r1
 8003496:	d9f4      	bls.n	8003482 <_printf_i+0x116>
 8003498:	2b08      	cmp	r3, #8
 800349a:	d10b      	bne.n	80034b4 <_printf_i+0x148>
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	07de      	lsls	r6, r3, #31
 80034a0:	d508      	bpl.n	80034b4 <_printf_i+0x148>
 80034a2:	6923      	ldr	r3, [r4, #16]
 80034a4:	6861      	ldr	r1, [r4, #4]
 80034a6:	4299      	cmp	r1, r3
 80034a8:	bfde      	ittt	le
 80034aa:	2330      	movle	r3, #48	; 0x30
 80034ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80034b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80034b4:	1b52      	subs	r2, r2, r5
 80034b6:	6122      	str	r2, [r4, #16]
 80034b8:	f8cd a000 	str.w	sl, [sp]
 80034bc:	464b      	mov	r3, r9
 80034be:	aa03      	add	r2, sp, #12
 80034c0:	4621      	mov	r1, r4
 80034c2:	4640      	mov	r0, r8
 80034c4:	f7ff fee4 	bl	8003290 <_printf_common>
 80034c8:	3001      	adds	r0, #1
 80034ca:	d14a      	bne.n	8003562 <_printf_i+0x1f6>
 80034cc:	f04f 30ff 	mov.w	r0, #4294967295
 80034d0:	b004      	add	sp, #16
 80034d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	f043 0320 	orr.w	r3, r3, #32
 80034dc:	6023      	str	r3, [r4, #0]
 80034de:	4833      	ldr	r0, [pc, #204]	; (80035ac <_printf_i+0x240>)
 80034e0:	2778      	movs	r7, #120	; 0x78
 80034e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	6829      	ldr	r1, [r5, #0]
 80034ea:	061f      	lsls	r7, r3, #24
 80034ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80034f0:	d402      	bmi.n	80034f8 <_printf_i+0x18c>
 80034f2:	065f      	lsls	r7, r3, #25
 80034f4:	bf48      	it	mi
 80034f6:	b2b6      	uxthmi	r6, r6
 80034f8:	07df      	lsls	r7, r3, #31
 80034fa:	bf48      	it	mi
 80034fc:	f043 0320 	orrmi.w	r3, r3, #32
 8003500:	6029      	str	r1, [r5, #0]
 8003502:	bf48      	it	mi
 8003504:	6023      	strmi	r3, [r4, #0]
 8003506:	b91e      	cbnz	r6, 8003510 <_printf_i+0x1a4>
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	f023 0320 	bic.w	r3, r3, #32
 800350e:	6023      	str	r3, [r4, #0]
 8003510:	2310      	movs	r3, #16
 8003512:	e7a7      	b.n	8003464 <_printf_i+0xf8>
 8003514:	4824      	ldr	r0, [pc, #144]	; (80035a8 <_printf_i+0x23c>)
 8003516:	e7e4      	b.n	80034e2 <_printf_i+0x176>
 8003518:	4615      	mov	r5, r2
 800351a:	e7bd      	b.n	8003498 <_printf_i+0x12c>
 800351c:	682b      	ldr	r3, [r5, #0]
 800351e:	6826      	ldr	r6, [r4, #0]
 8003520:	6961      	ldr	r1, [r4, #20]
 8003522:	1d18      	adds	r0, r3, #4
 8003524:	6028      	str	r0, [r5, #0]
 8003526:	0635      	lsls	r5, r6, #24
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	d501      	bpl.n	8003530 <_printf_i+0x1c4>
 800352c:	6019      	str	r1, [r3, #0]
 800352e:	e002      	b.n	8003536 <_printf_i+0x1ca>
 8003530:	0670      	lsls	r0, r6, #25
 8003532:	d5fb      	bpl.n	800352c <_printf_i+0x1c0>
 8003534:	8019      	strh	r1, [r3, #0]
 8003536:	2300      	movs	r3, #0
 8003538:	6123      	str	r3, [r4, #16]
 800353a:	4615      	mov	r5, r2
 800353c:	e7bc      	b.n	80034b8 <_printf_i+0x14c>
 800353e:	682b      	ldr	r3, [r5, #0]
 8003540:	1d1a      	adds	r2, r3, #4
 8003542:	602a      	str	r2, [r5, #0]
 8003544:	681d      	ldr	r5, [r3, #0]
 8003546:	6862      	ldr	r2, [r4, #4]
 8003548:	2100      	movs	r1, #0
 800354a:	4628      	mov	r0, r5
 800354c:	f7fc fe48 	bl	80001e0 <memchr>
 8003550:	b108      	cbz	r0, 8003556 <_printf_i+0x1ea>
 8003552:	1b40      	subs	r0, r0, r5
 8003554:	6060      	str	r0, [r4, #4]
 8003556:	6863      	ldr	r3, [r4, #4]
 8003558:	6123      	str	r3, [r4, #16]
 800355a:	2300      	movs	r3, #0
 800355c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003560:	e7aa      	b.n	80034b8 <_printf_i+0x14c>
 8003562:	6923      	ldr	r3, [r4, #16]
 8003564:	462a      	mov	r2, r5
 8003566:	4649      	mov	r1, r9
 8003568:	4640      	mov	r0, r8
 800356a:	47d0      	blx	sl
 800356c:	3001      	adds	r0, #1
 800356e:	d0ad      	beq.n	80034cc <_printf_i+0x160>
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	079b      	lsls	r3, r3, #30
 8003574:	d413      	bmi.n	800359e <_printf_i+0x232>
 8003576:	68e0      	ldr	r0, [r4, #12]
 8003578:	9b03      	ldr	r3, [sp, #12]
 800357a:	4298      	cmp	r0, r3
 800357c:	bfb8      	it	lt
 800357e:	4618      	movlt	r0, r3
 8003580:	e7a6      	b.n	80034d0 <_printf_i+0x164>
 8003582:	2301      	movs	r3, #1
 8003584:	4632      	mov	r2, r6
 8003586:	4649      	mov	r1, r9
 8003588:	4640      	mov	r0, r8
 800358a:	47d0      	blx	sl
 800358c:	3001      	adds	r0, #1
 800358e:	d09d      	beq.n	80034cc <_printf_i+0x160>
 8003590:	3501      	adds	r5, #1
 8003592:	68e3      	ldr	r3, [r4, #12]
 8003594:	9903      	ldr	r1, [sp, #12]
 8003596:	1a5b      	subs	r3, r3, r1
 8003598:	42ab      	cmp	r3, r5
 800359a:	dcf2      	bgt.n	8003582 <_printf_i+0x216>
 800359c:	e7eb      	b.n	8003576 <_printf_i+0x20a>
 800359e:	2500      	movs	r5, #0
 80035a0:	f104 0619 	add.w	r6, r4, #25
 80035a4:	e7f5      	b.n	8003592 <_printf_i+0x226>
 80035a6:	bf00      	nop
 80035a8:	080044bd 	.word	0x080044bd
 80035ac:	080044ce 	.word	0x080044ce

080035b0 <__svfiscanf_r>:
 80035b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b4:	461d      	mov	r5, r3
 80035b6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80035b8:	07df      	lsls	r7, r3, #31
 80035ba:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80035be:	4606      	mov	r6, r0
 80035c0:	460c      	mov	r4, r1
 80035c2:	4692      	mov	sl, r2
 80035c4:	d405      	bmi.n	80035d2 <__svfiscanf_r+0x22>
 80035c6:	898b      	ldrh	r3, [r1, #12]
 80035c8:	0598      	lsls	r0, r3, #22
 80035ca:	d402      	bmi.n	80035d2 <__svfiscanf_r+0x22>
 80035cc:	6d88      	ldr	r0, [r1, #88]	; 0x58
 80035ce:	f7ff fac0 	bl	8002b52 <__retarget_lock_acquire_recursive>
 80035d2:	2300      	movs	r3, #0
 80035d4:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 80035d8:	4baa      	ldr	r3, [pc, #680]	; (8003884 <__svfiscanf_r+0x2d4>)
 80035da:	93a0      	str	r3, [sp, #640]	; 0x280
 80035dc:	f10d 0804 	add.w	r8, sp, #4
 80035e0:	4ba9      	ldr	r3, [pc, #676]	; (8003888 <__svfiscanf_r+0x2d8>)
 80035e2:	4faa      	ldr	r7, [pc, #680]	; (800388c <__svfiscanf_r+0x2dc>)
 80035e4:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8003890 <__svfiscanf_r+0x2e0>
 80035e8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80035ec:	93a1      	str	r3, [sp, #644]	; 0x284
 80035ee:	9500      	str	r5, [sp, #0]
 80035f0:	f89a 3000 	ldrb.w	r3, [sl]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 8170 	beq.w	80038da <__svfiscanf_r+0x32a>
 80035fa:	5cf9      	ldrb	r1, [r7, r3]
 80035fc:	f011 0108 	ands.w	r1, r1, #8
 8003600:	f10a 0501 	add.w	r5, sl, #1
 8003604:	d019      	beq.n	800363a <__svfiscanf_r+0x8a>
 8003606:	6863      	ldr	r3, [r4, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	dd0f      	ble.n	800362c <__svfiscanf_r+0x7c>
 800360c:	6823      	ldr	r3, [r4, #0]
 800360e:	781a      	ldrb	r2, [r3, #0]
 8003610:	5cba      	ldrb	r2, [r7, r2]
 8003612:	0711      	lsls	r1, r2, #28
 8003614:	d401      	bmi.n	800361a <__svfiscanf_r+0x6a>
 8003616:	46aa      	mov	sl, r5
 8003618:	e7ea      	b.n	80035f0 <__svfiscanf_r+0x40>
 800361a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800361c:	3201      	adds	r2, #1
 800361e:	9245      	str	r2, [sp, #276]	; 0x114
 8003620:	6862      	ldr	r2, [r4, #4]
 8003622:	3301      	adds	r3, #1
 8003624:	3a01      	subs	r2, #1
 8003626:	6062      	str	r2, [r4, #4]
 8003628:	6023      	str	r3, [r4, #0]
 800362a:	e7ec      	b.n	8003606 <__svfiscanf_r+0x56>
 800362c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800362e:	4621      	mov	r1, r4
 8003630:	4630      	mov	r0, r6
 8003632:	4798      	blx	r3
 8003634:	2800      	cmp	r0, #0
 8003636:	d0e9      	beq.n	800360c <__svfiscanf_r+0x5c>
 8003638:	e7ed      	b.n	8003616 <__svfiscanf_r+0x66>
 800363a:	2b25      	cmp	r3, #37	; 0x25
 800363c:	d012      	beq.n	8003664 <__svfiscanf_r+0xb4>
 800363e:	469a      	mov	sl, r3
 8003640:	6863      	ldr	r3, [r4, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	f340 8093 	ble.w	800376e <__svfiscanf_r+0x1be>
 8003648:	6822      	ldr	r2, [r4, #0]
 800364a:	7813      	ldrb	r3, [r2, #0]
 800364c:	4553      	cmp	r3, sl
 800364e:	f040 8144 	bne.w	80038da <__svfiscanf_r+0x32a>
 8003652:	6863      	ldr	r3, [r4, #4]
 8003654:	3b01      	subs	r3, #1
 8003656:	6063      	str	r3, [r4, #4]
 8003658:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800365a:	3201      	adds	r2, #1
 800365c:	3301      	adds	r3, #1
 800365e:	6022      	str	r2, [r4, #0]
 8003660:	9345      	str	r3, [sp, #276]	; 0x114
 8003662:	e7d8      	b.n	8003616 <__svfiscanf_r+0x66>
 8003664:	9141      	str	r1, [sp, #260]	; 0x104
 8003666:	9143      	str	r1, [sp, #268]	; 0x10c
 8003668:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800366c:	2b2a      	cmp	r3, #42	; 0x2a
 800366e:	bf02      	ittt	eq
 8003670:	2310      	moveq	r3, #16
 8003672:	9341      	streq	r3, [sp, #260]	; 0x104
 8003674:	f10a 0502 	addeq.w	r5, sl, #2
 8003678:	220a      	movs	r2, #10
 800367a:	46aa      	mov	sl, r5
 800367c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8003680:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003684:	2b09      	cmp	r3, #9
 8003686:	d91d      	bls.n	80036c4 <__svfiscanf_r+0x114>
 8003688:	4881      	ldr	r0, [pc, #516]	; (8003890 <__svfiscanf_r+0x2e0>)
 800368a:	2203      	movs	r2, #3
 800368c:	f7fc fda8 	bl	80001e0 <memchr>
 8003690:	b138      	cbz	r0, 80036a2 <__svfiscanf_r+0xf2>
 8003692:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003694:	eba0 0009 	sub.w	r0, r0, r9
 8003698:	2301      	movs	r3, #1
 800369a:	4083      	lsls	r3, r0
 800369c:	4313      	orrs	r3, r2
 800369e:	9341      	str	r3, [sp, #260]	; 0x104
 80036a0:	4655      	mov	r5, sl
 80036a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80036a6:	2b78      	cmp	r3, #120	; 0x78
 80036a8:	d807      	bhi.n	80036ba <__svfiscanf_r+0x10a>
 80036aa:	2b57      	cmp	r3, #87	; 0x57
 80036ac:	d811      	bhi.n	80036d2 <__svfiscanf_r+0x122>
 80036ae:	2b25      	cmp	r3, #37	; 0x25
 80036b0:	d0c5      	beq.n	800363e <__svfiscanf_r+0x8e>
 80036b2:	d857      	bhi.n	8003764 <__svfiscanf_r+0x1b4>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80c6 	beq.w	8003846 <__svfiscanf_r+0x296>
 80036ba:	2303      	movs	r3, #3
 80036bc:	9347      	str	r3, [sp, #284]	; 0x11c
 80036be:	230a      	movs	r3, #10
 80036c0:	9342      	str	r3, [sp, #264]	; 0x108
 80036c2:	e07f      	b.n	80037c4 <__svfiscanf_r+0x214>
 80036c4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80036c6:	fb02 1103 	mla	r1, r2, r3, r1
 80036ca:	3930      	subs	r1, #48	; 0x30
 80036cc:	9143      	str	r1, [sp, #268]	; 0x10c
 80036ce:	4655      	mov	r5, sl
 80036d0:	e7d3      	b.n	800367a <__svfiscanf_r+0xca>
 80036d2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80036d6:	2a20      	cmp	r2, #32
 80036d8:	d8ef      	bhi.n	80036ba <__svfiscanf_r+0x10a>
 80036da:	a101      	add	r1, pc, #4	; (adr r1, 80036e0 <__svfiscanf_r+0x130>)
 80036dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80036e0:	080037a7 	.word	0x080037a7
 80036e4:	080036bb 	.word	0x080036bb
 80036e8:	080036bb 	.word	0x080036bb
 80036ec:	08003805 	.word	0x08003805
 80036f0:	080036bb 	.word	0x080036bb
 80036f4:	080036bb 	.word	0x080036bb
 80036f8:	080036bb 	.word	0x080036bb
 80036fc:	080036bb 	.word	0x080036bb
 8003700:	080036bb 	.word	0x080036bb
 8003704:	080036bb 	.word	0x080036bb
 8003708:	080036bb 	.word	0x080036bb
 800370c:	0800381b 	.word	0x0800381b
 8003710:	08003801 	.word	0x08003801
 8003714:	0800376b 	.word	0x0800376b
 8003718:	0800376b 	.word	0x0800376b
 800371c:	0800376b 	.word	0x0800376b
 8003720:	080036bb 	.word	0x080036bb
 8003724:	080037bd 	.word	0x080037bd
 8003728:	080036bb 	.word	0x080036bb
 800372c:	080036bb 	.word	0x080036bb
 8003730:	080036bb 	.word	0x080036bb
 8003734:	080036bb 	.word	0x080036bb
 8003738:	0800382b 	.word	0x0800382b
 800373c:	080037f9 	.word	0x080037f9
 8003740:	0800379f 	.word	0x0800379f
 8003744:	080036bb 	.word	0x080036bb
 8003748:	080036bb 	.word	0x080036bb
 800374c:	08003827 	.word	0x08003827
 8003750:	080036bb 	.word	0x080036bb
 8003754:	08003801 	.word	0x08003801
 8003758:	080036bb 	.word	0x080036bb
 800375c:	080036bb 	.word	0x080036bb
 8003760:	080037a7 	.word	0x080037a7
 8003764:	3b45      	subs	r3, #69	; 0x45
 8003766:	2b02      	cmp	r3, #2
 8003768:	d8a7      	bhi.n	80036ba <__svfiscanf_r+0x10a>
 800376a:	2305      	movs	r3, #5
 800376c:	e029      	b.n	80037c2 <__svfiscanf_r+0x212>
 800376e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003770:	4621      	mov	r1, r4
 8003772:	4630      	mov	r0, r6
 8003774:	4798      	blx	r3
 8003776:	2800      	cmp	r0, #0
 8003778:	f43f af66 	beq.w	8003648 <__svfiscanf_r+0x98>
 800377c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800377e:	07da      	lsls	r2, r3, #31
 8003780:	f140 80a3 	bpl.w	80038ca <__svfiscanf_r+0x31a>
 8003784:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003786:	2800      	cmp	r0, #0
 8003788:	d066      	beq.n	8003858 <__svfiscanf_r+0x2a8>
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003790:	bf18      	it	ne
 8003792:	f04f 30ff 	movne.w	r0, #4294967295
 8003796:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800379a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800379e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80037a0:	f042 0220 	orr.w	r2, r2, #32
 80037a4:	9241      	str	r2, [sp, #260]	; 0x104
 80037a6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80037a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ac:	9241      	str	r2, [sp, #260]	; 0x104
 80037ae:	2210      	movs	r2, #16
 80037b0:	2b6f      	cmp	r3, #111	; 0x6f
 80037b2:	9242      	str	r2, [sp, #264]	; 0x108
 80037b4:	bf34      	ite	cc
 80037b6:	2303      	movcc	r3, #3
 80037b8:	2304      	movcs	r3, #4
 80037ba:	e002      	b.n	80037c2 <__svfiscanf_r+0x212>
 80037bc:	2300      	movs	r3, #0
 80037be:	9342      	str	r3, [sp, #264]	; 0x108
 80037c0:	2303      	movs	r3, #3
 80037c2:	9347      	str	r3, [sp, #284]	; 0x11c
 80037c4:	6863      	ldr	r3, [r4, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	dd49      	ble.n	800385e <__svfiscanf_r+0x2ae>
 80037ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80037cc:	065b      	lsls	r3, r3, #25
 80037ce:	d404      	bmi.n	80037da <__svfiscanf_r+0x22a>
 80037d0:	6823      	ldr	r3, [r4, #0]
 80037d2:	781a      	ldrb	r2, [r3, #0]
 80037d4:	5cba      	ldrb	r2, [r7, r2]
 80037d6:	0710      	lsls	r0, r2, #28
 80037d8:	d448      	bmi.n	800386c <__svfiscanf_r+0x2bc>
 80037da:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80037dc:	2b02      	cmp	r3, #2
 80037de:	dc60      	bgt.n	80038a2 <__svfiscanf_r+0x2f2>
 80037e0:	466b      	mov	r3, sp
 80037e2:	4622      	mov	r2, r4
 80037e4:	a941      	add	r1, sp, #260	; 0x104
 80037e6:	4630      	mov	r0, r6
 80037e8:	f000 f898 	bl	800391c <_scanf_chars>
 80037ec:	2801      	cmp	r0, #1
 80037ee:	d074      	beq.n	80038da <__svfiscanf_r+0x32a>
 80037f0:	2802      	cmp	r0, #2
 80037f2:	f47f af10 	bne.w	8003616 <__svfiscanf_r+0x66>
 80037f6:	e7c1      	b.n	800377c <__svfiscanf_r+0x1cc>
 80037f8:	2308      	movs	r3, #8
 80037fa:	9342      	str	r3, [sp, #264]	; 0x108
 80037fc:	2304      	movs	r3, #4
 80037fe:	e7e0      	b.n	80037c2 <__svfiscanf_r+0x212>
 8003800:	220a      	movs	r2, #10
 8003802:	e7d5      	b.n	80037b0 <__svfiscanf_r+0x200>
 8003804:	4629      	mov	r1, r5
 8003806:	4640      	mov	r0, r8
 8003808:	f000 fb6c 	bl	8003ee4 <__sccl>
 800380c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800380e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003812:	9341      	str	r3, [sp, #260]	; 0x104
 8003814:	4605      	mov	r5, r0
 8003816:	2301      	movs	r3, #1
 8003818:	e7d3      	b.n	80037c2 <__svfiscanf_r+0x212>
 800381a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800381c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003820:	9341      	str	r3, [sp, #260]	; 0x104
 8003822:	2300      	movs	r3, #0
 8003824:	e7cd      	b.n	80037c2 <__svfiscanf_r+0x212>
 8003826:	2302      	movs	r3, #2
 8003828:	e7cb      	b.n	80037c2 <__svfiscanf_r+0x212>
 800382a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800382c:	06c3      	lsls	r3, r0, #27
 800382e:	f53f aef2 	bmi.w	8003616 <__svfiscanf_r+0x66>
 8003832:	9b00      	ldr	r3, [sp, #0]
 8003834:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003836:	1d19      	adds	r1, r3, #4
 8003838:	9100      	str	r1, [sp, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	07c0      	lsls	r0, r0, #31
 800383e:	bf4c      	ite	mi
 8003840:	801a      	strhmi	r2, [r3, #0]
 8003842:	601a      	strpl	r2, [r3, #0]
 8003844:	e6e7      	b.n	8003616 <__svfiscanf_r+0x66>
 8003846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003848:	07d8      	lsls	r0, r3, #31
 800384a:	d405      	bmi.n	8003858 <__svfiscanf_r+0x2a8>
 800384c:	89a3      	ldrh	r3, [r4, #12]
 800384e:	0599      	lsls	r1, r3, #22
 8003850:	d402      	bmi.n	8003858 <__svfiscanf_r+0x2a8>
 8003852:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003854:	f7ff f97e 	bl	8002b54 <__retarget_lock_release_recursive>
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	e79b      	b.n	8003796 <__svfiscanf_r+0x1e6>
 800385e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003860:	4621      	mov	r1, r4
 8003862:	4630      	mov	r0, r6
 8003864:	4798      	blx	r3
 8003866:	2800      	cmp	r0, #0
 8003868:	d0af      	beq.n	80037ca <__svfiscanf_r+0x21a>
 800386a:	e787      	b.n	800377c <__svfiscanf_r+0x1cc>
 800386c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800386e:	3201      	adds	r2, #1
 8003870:	9245      	str	r2, [sp, #276]	; 0x114
 8003872:	6862      	ldr	r2, [r4, #4]
 8003874:	3a01      	subs	r2, #1
 8003876:	2a00      	cmp	r2, #0
 8003878:	6062      	str	r2, [r4, #4]
 800387a:	dd0b      	ble.n	8003894 <__svfiscanf_r+0x2e4>
 800387c:	3301      	adds	r3, #1
 800387e:	6023      	str	r3, [r4, #0]
 8003880:	e7a6      	b.n	80037d0 <__svfiscanf_r+0x220>
 8003882:	bf00      	nop
 8003884:	08003fcb 	.word	0x08003fcb
 8003888:	08003df5 	.word	0x08003df5
 800388c:	080044fb 	.word	0x080044fb
 8003890:	080044b2 	.word	0x080044b2
 8003894:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003896:	4621      	mov	r1, r4
 8003898:	4630      	mov	r0, r6
 800389a:	4798      	blx	r3
 800389c:	2800      	cmp	r0, #0
 800389e:	d097      	beq.n	80037d0 <__svfiscanf_r+0x220>
 80038a0:	e76c      	b.n	800377c <__svfiscanf_r+0x1cc>
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	dc06      	bgt.n	80038b4 <__svfiscanf_r+0x304>
 80038a6:	466b      	mov	r3, sp
 80038a8:	4622      	mov	r2, r4
 80038aa:	a941      	add	r1, sp, #260	; 0x104
 80038ac:	4630      	mov	r0, r6
 80038ae:	f000 f88f 	bl	80039d0 <_scanf_i>
 80038b2:	e79b      	b.n	80037ec <__svfiscanf_r+0x23c>
 80038b4:	4b0e      	ldr	r3, [pc, #56]	; (80038f0 <__svfiscanf_r+0x340>)
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f43f aead 	beq.w	8003616 <__svfiscanf_r+0x66>
 80038bc:	466b      	mov	r3, sp
 80038be:	4622      	mov	r2, r4
 80038c0:	a941      	add	r1, sp, #260	; 0x104
 80038c2:	4630      	mov	r0, r6
 80038c4:	f3af 8000 	nop.w
 80038c8:	e790      	b.n	80037ec <__svfiscanf_r+0x23c>
 80038ca:	89a3      	ldrh	r3, [r4, #12]
 80038cc:	0599      	lsls	r1, r3, #22
 80038ce:	f53f af59 	bmi.w	8003784 <__svfiscanf_r+0x1d4>
 80038d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038d4:	f7ff f93e 	bl	8002b54 <__retarget_lock_release_recursive>
 80038d8:	e754      	b.n	8003784 <__svfiscanf_r+0x1d4>
 80038da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038dc:	07da      	lsls	r2, r3, #31
 80038de:	d405      	bmi.n	80038ec <__svfiscanf_r+0x33c>
 80038e0:	89a3      	ldrh	r3, [r4, #12]
 80038e2:	059b      	lsls	r3, r3, #22
 80038e4:	d402      	bmi.n	80038ec <__svfiscanf_r+0x33c>
 80038e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038e8:	f7ff f934 	bl	8002b54 <__retarget_lock_release_recursive>
 80038ec:	9844      	ldr	r0, [sp, #272]	; 0x110
 80038ee:	e752      	b.n	8003796 <__svfiscanf_r+0x1e6>
 80038f0:	00000000 	.word	0x00000000

080038f4 <_vfiscanf_r>:
 80038f4:	b530      	push	{r4, r5, lr}
 80038f6:	4604      	mov	r4, r0
 80038f8:	b085      	sub	sp, #20
 80038fa:	b148      	cbz	r0, 8003910 <_vfiscanf_r+0x1c>
 80038fc:	6a05      	ldr	r5, [r0, #32]
 80038fe:	b93d      	cbnz	r5, 8003910 <_vfiscanf_r+0x1c>
 8003900:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003904:	9101      	str	r1, [sp, #4]
 8003906:	f7fe fe4f 	bl	80025a8 <__sinit>
 800390a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800390e:	9901      	ldr	r1, [sp, #4]
 8003910:	4620      	mov	r0, r4
 8003912:	b005      	add	sp, #20
 8003914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003918:	f7ff be4a 	b.w	80035b0 <__svfiscanf_r>

0800391c <_scanf_chars>:
 800391c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003920:	4615      	mov	r5, r2
 8003922:	688a      	ldr	r2, [r1, #8]
 8003924:	4680      	mov	r8, r0
 8003926:	460c      	mov	r4, r1
 8003928:	b932      	cbnz	r2, 8003938 <_scanf_chars+0x1c>
 800392a:	698a      	ldr	r2, [r1, #24]
 800392c:	2a00      	cmp	r2, #0
 800392e:	bf0c      	ite	eq
 8003930:	2201      	moveq	r2, #1
 8003932:	f04f 32ff 	movne.w	r2, #4294967295
 8003936:	608a      	str	r2, [r1, #8]
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80039cc <_scanf_chars+0xb0>
 800393e:	06d1      	lsls	r1, r2, #27
 8003940:	bf5f      	itttt	pl
 8003942:	681a      	ldrpl	r2, [r3, #0]
 8003944:	1d11      	addpl	r1, r2, #4
 8003946:	6019      	strpl	r1, [r3, #0]
 8003948:	6816      	ldrpl	r6, [r2, #0]
 800394a:	2700      	movs	r7, #0
 800394c:	69a0      	ldr	r0, [r4, #24]
 800394e:	b188      	cbz	r0, 8003974 <_scanf_chars+0x58>
 8003950:	2801      	cmp	r0, #1
 8003952:	d107      	bne.n	8003964 <_scanf_chars+0x48>
 8003954:	682a      	ldr	r2, [r5, #0]
 8003956:	7811      	ldrb	r1, [r2, #0]
 8003958:	6962      	ldr	r2, [r4, #20]
 800395a:	5c52      	ldrb	r2, [r2, r1]
 800395c:	b952      	cbnz	r2, 8003974 <_scanf_chars+0x58>
 800395e:	2f00      	cmp	r7, #0
 8003960:	d031      	beq.n	80039c6 <_scanf_chars+0xaa>
 8003962:	e022      	b.n	80039aa <_scanf_chars+0x8e>
 8003964:	2802      	cmp	r0, #2
 8003966:	d120      	bne.n	80039aa <_scanf_chars+0x8e>
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8003970:	071b      	lsls	r3, r3, #28
 8003972:	d41a      	bmi.n	80039aa <_scanf_chars+0x8e>
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	06da      	lsls	r2, r3, #27
 8003978:	bf5e      	ittt	pl
 800397a:	682b      	ldrpl	r3, [r5, #0]
 800397c:	781b      	ldrbpl	r3, [r3, #0]
 800397e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003982:	682a      	ldr	r2, [r5, #0]
 8003984:	686b      	ldr	r3, [r5, #4]
 8003986:	3201      	adds	r2, #1
 8003988:	602a      	str	r2, [r5, #0]
 800398a:	68a2      	ldr	r2, [r4, #8]
 800398c:	3b01      	subs	r3, #1
 800398e:	3a01      	subs	r2, #1
 8003990:	606b      	str	r3, [r5, #4]
 8003992:	3701      	adds	r7, #1
 8003994:	60a2      	str	r2, [r4, #8]
 8003996:	b142      	cbz	r2, 80039aa <_scanf_chars+0x8e>
 8003998:	2b00      	cmp	r3, #0
 800399a:	dcd7      	bgt.n	800394c <_scanf_chars+0x30>
 800399c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80039a0:	4629      	mov	r1, r5
 80039a2:	4640      	mov	r0, r8
 80039a4:	4798      	blx	r3
 80039a6:	2800      	cmp	r0, #0
 80039a8:	d0d0      	beq.n	800394c <_scanf_chars+0x30>
 80039aa:	6823      	ldr	r3, [r4, #0]
 80039ac:	f013 0310 	ands.w	r3, r3, #16
 80039b0:	d105      	bne.n	80039be <_scanf_chars+0xa2>
 80039b2:	68e2      	ldr	r2, [r4, #12]
 80039b4:	3201      	adds	r2, #1
 80039b6:	60e2      	str	r2, [r4, #12]
 80039b8:	69a2      	ldr	r2, [r4, #24]
 80039ba:	b102      	cbz	r2, 80039be <_scanf_chars+0xa2>
 80039bc:	7033      	strb	r3, [r6, #0]
 80039be:	6923      	ldr	r3, [r4, #16]
 80039c0:	443b      	add	r3, r7
 80039c2:	6123      	str	r3, [r4, #16]
 80039c4:	2000      	movs	r0, #0
 80039c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039ca:	bf00      	nop
 80039cc:	080044fb 	.word	0x080044fb

080039d0 <_scanf_i>:
 80039d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039d4:	4698      	mov	r8, r3
 80039d6:	4b74      	ldr	r3, [pc, #464]	; (8003ba8 <_scanf_i+0x1d8>)
 80039d8:	460c      	mov	r4, r1
 80039da:	4682      	mov	sl, r0
 80039dc:	4616      	mov	r6, r2
 80039de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80039e2:	b087      	sub	sp, #28
 80039e4:	ab03      	add	r3, sp, #12
 80039e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80039ea:	4b70      	ldr	r3, [pc, #448]	; (8003bac <_scanf_i+0x1dc>)
 80039ec:	69a1      	ldr	r1, [r4, #24]
 80039ee:	4a70      	ldr	r2, [pc, #448]	; (8003bb0 <_scanf_i+0x1e0>)
 80039f0:	2903      	cmp	r1, #3
 80039f2:	bf18      	it	ne
 80039f4:	461a      	movne	r2, r3
 80039f6:	68a3      	ldr	r3, [r4, #8]
 80039f8:	9201      	str	r2, [sp, #4]
 80039fa:	1e5a      	subs	r2, r3, #1
 80039fc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003a00:	bf88      	it	hi
 8003a02:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003a06:	4627      	mov	r7, r4
 8003a08:	bf82      	ittt	hi
 8003a0a:	eb03 0905 	addhi.w	r9, r3, r5
 8003a0e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003a12:	60a3      	strhi	r3, [r4, #8]
 8003a14:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003a18:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003a1c:	bf98      	it	ls
 8003a1e:	f04f 0900 	movls.w	r9, #0
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	463d      	mov	r5, r7
 8003a26:	f04f 0b00 	mov.w	fp, #0
 8003a2a:	6831      	ldr	r1, [r6, #0]
 8003a2c:	ab03      	add	r3, sp, #12
 8003a2e:	7809      	ldrb	r1, [r1, #0]
 8003a30:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003a34:	2202      	movs	r2, #2
 8003a36:	f7fc fbd3 	bl	80001e0 <memchr>
 8003a3a:	b328      	cbz	r0, 8003a88 <_scanf_i+0xb8>
 8003a3c:	f1bb 0f01 	cmp.w	fp, #1
 8003a40:	d159      	bne.n	8003af6 <_scanf_i+0x126>
 8003a42:	6862      	ldr	r2, [r4, #4]
 8003a44:	b92a      	cbnz	r2, 8003a52 <_scanf_i+0x82>
 8003a46:	6822      	ldr	r2, [r4, #0]
 8003a48:	2308      	movs	r3, #8
 8003a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a4e:	6063      	str	r3, [r4, #4]
 8003a50:	6022      	str	r2, [r4, #0]
 8003a52:	6822      	ldr	r2, [r4, #0]
 8003a54:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003a58:	6022      	str	r2, [r4, #0]
 8003a5a:	68a2      	ldr	r2, [r4, #8]
 8003a5c:	1e51      	subs	r1, r2, #1
 8003a5e:	60a1      	str	r1, [r4, #8]
 8003a60:	b192      	cbz	r2, 8003a88 <_scanf_i+0xb8>
 8003a62:	6832      	ldr	r2, [r6, #0]
 8003a64:	1c51      	adds	r1, r2, #1
 8003a66:	6031      	str	r1, [r6, #0]
 8003a68:	7812      	ldrb	r2, [r2, #0]
 8003a6a:	f805 2b01 	strb.w	r2, [r5], #1
 8003a6e:	6872      	ldr	r2, [r6, #4]
 8003a70:	3a01      	subs	r2, #1
 8003a72:	2a00      	cmp	r2, #0
 8003a74:	6072      	str	r2, [r6, #4]
 8003a76:	dc07      	bgt.n	8003a88 <_scanf_i+0xb8>
 8003a78:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8003a7c:	4631      	mov	r1, r6
 8003a7e:	4650      	mov	r0, sl
 8003a80:	4790      	blx	r2
 8003a82:	2800      	cmp	r0, #0
 8003a84:	f040 8085 	bne.w	8003b92 <_scanf_i+0x1c2>
 8003a88:	f10b 0b01 	add.w	fp, fp, #1
 8003a8c:	f1bb 0f03 	cmp.w	fp, #3
 8003a90:	d1cb      	bne.n	8003a2a <_scanf_i+0x5a>
 8003a92:	6863      	ldr	r3, [r4, #4]
 8003a94:	b90b      	cbnz	r3, 8003a9a <_scanf_i+0xca>
 8003a96:	230a      	movs	r3, #10
 8003a98:	6063      	str	r3, [r4, #4]
 8003a9a:	6863      	ldr	r3, [r4, #4]
 8003a9c:	4945      	ldr	r1, [pc, #276]	; (8003bb4 <_scanf_i+0x1e4>)
 8003a9e:	6960      	ldr	r0, [r4, #20]
 8003aa0:	1ac9      	subs	r1, r1, r3
 8003aa2:	f000 fa1f 	bl	8003ee4 <__sccl>
 8003aa6:	f04f 0b00 	mov.w	fp, #0
 8003aaa:	68a3      	ldr	r3, [r4, #8]
 8003aac:	6822      	ldr	r2, [r4, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d03d      	beq.n	8003b2e <_scanf_i+0x15e>
 8003ab2:	6831      	ldr	r1, [r6, #0]
 8003ab4:	6960      	ldr	r0, [r4, #20]
 8003ab6:	f891 c000 	ldrb.w	ip, [r1]
 8003aba:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003abe:	2800      	cmp	r0, #0
 8003ac0:	d035      	beq.n	8003b2e <_scanf_i+0x15e>
 8003ac2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003ac6:	d124      	bne.n	8003b12 <_scanf_i+0x142>
 8003ac8:	0510      	lsls	r0, r2, #20
 8003aca:	d522      	bpl.n	8003b12 <_scanf_i+0x142>
 8003acc:	f10b 0b01 	add.w	fp, fp, #1
 8003ad0:	f1b9 0f00 	cmp.w	r9, #0
 8003ad4:	d003      	beq.n	8003ade <_scanf_i+0x10e>
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	f109 39ff 	add.w	r9, r9, #4294967295
 8003adc:	60a3      	str	r3, [r4, #8]
 8003ade:	6873      	ldr	r3, [r6, #4]
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	6073      	str	r3, [r6, #4]
 8003ae6:	dd1b      	ble.n	8003b20 <_scanf_i+0x150>
 8003ae8:	6833      	ldr	r3, [r6, #0]
 8003aea:	3301      	adds	r3, #1
 8003aec:	6033      	str	r3, [r6, #0]
 8003aee:	68a3      	ldr	r3, [r4, #8]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	60a3      	str	r3, [r4, #8]
 8003af4:	e7d9      	b.n	8003aaa <_scanf_i+0xda>
 8003af6:	f1bb 0f02 	cmp.w	fp, #2
 8003afa:	d1ae      	bne.n	8003a5a <_scanf_i+0x8a>
 8003afc:	6822      	ldr	r2, [r4, #0]
 8003afe:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003b02:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003b06:	d1bf      	bne.n	8003a88 <_scanf_i+0xb8>
 8003b08:	2310      	movs	r3, #16
 8003b0a:	6063      	str	r3, [r4, #4]
 8003b0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b10:	e7a2      	b.n	8003a58 <_scanf_i+0x88>
 8003b12:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003b16:	6022      	str	r2, [r4, #0]
 8003b18:	780b      	ldrb	r3, [r1, #0]
 8003b1a:	f805 3b01 	strb.w	r3, [r5], #1
 8003b1e:	e7de      	b.n	8003ade <_scanf_i+0x10e>
 8003b20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003b24:	4631      	mov	r1, r6
 8003b26:	4650      	mov	r0, sl
 8003b28:	4798      	blx	r3
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d0df      	beq.n	8003aee <_scanf_i+0x11e>
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	05d9      	lsls	r1, r3, #23
 8003b32:	d50d      	bpl.n	8003b50 <_scanf_i+0x180>
 8003b34:	42bd      	cmp	r5, r7
 8003b36:	d909      	bls.n	8003b4c <_scanf_i+0x17c>
 8003b38:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003b3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003b40:	4632      	mov	r2, r6
 8003b42:	4650      	mov	r0, sl
 8003b44:	4798      	blx	r3
 8003b46:	f105 39ff 	add.w	r9, r5, #4294967295
 8003b4a:	464d      	mov	r5, r9
 8003b4c:	42bd      	cmp	r5, r7
 8003b4e:	d028      	beq.n	8003ba2 <_scanf_i+0x1d2>
 8003b50:	6822      	ldr	r2, [r4, #0]
 8003b52:	f012 0210 	ands.w	r2, r2, #16
 8003b56:	d113      	bne.n	8003b80 <_scanf_i+0x1b0>
 8003b58:	702a      	strb	r2, [r5, #0]
 8003b5a:	6863      	ldr	r3, [r4, #4]
 8003b5c:	9e01      	ldr	r6, [sp, #4]
 8003b5e:	4639      	mov	r1, r7
 8003b60:	4650      	mov	r0, sl
 8003b62:	47b0      	blx	r6
 8003b64:	f8d8 3000 	ldr.w	r3, [r8]
 8003b68:	6821      	ldr	r1, [r4, #0]
 8003b6a:	1d1a      	adds	r2, r3, #4
 8003b6c:	f8c8 2000 	str.w	r2, [r8]
 8003b70:	f011 0f20 	tst.w	r1, #32
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	d00f      	beq.n	8003b98 <_scanf_i+0x1c8>
 8003b78:	6018      	str	r0, [r3, #0]
 8003b7a:	68e3      	ldr	r3, [r4, #12]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	60e3      	str	r3, [r4, #12]
 8003b80:	6923      	ldr	r3, [r4, #16]
 8003b82:	1bed      	subs	r5, r5, r7
 8003b84:	445d      	add	r5, fp
 8003b86:	442b      	add	r3, r5
 8003b88:	6123      	str	r3, [r4, #16]
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	b007      	add	sp, #28
 8003b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b92:	f04f 0b00 	mov.w	fp, #0
 8003b96:	e7ca      	b.n	8003b2e <_scanf_i+0x15e>
 8003b98:	07ca      	lsls	r2, r1, #31
 8003b9a:	bf4c      	ite	mi
 8003b9c:	8018      	strhmi	r0, [r3, #0]
 8003b9e:	6018      	strpl	r0, [r3, #0]
 8003ba0:	e7eb      	b.n	8003b7a <_scanf_i+0x1aa>
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	e7f2      	b.n	8003b8c <_scanf_i+0x1bc>
 8003ba6:	bf00      	nop
 8003ba8:	08004488 	.word	0x08004488
 8003bac:	080043d5 	.word	0x080043d5
 8003bb0:	080042ed 	.word	0x080042ed
 8003bb4:	080044ef 	.word	0x080044ef

08003bb8 <__sflush_r>:
 8003bb8:	898a      	ldrh	r2, [r1, #12]
 8003bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bbe:	4605      	mov	r5, r0
 8003bc0:	0710      	lsls	r0, r2, #28
 8003bc2:	460c      	mov	r4, r1
 8003bc4:	d458      	bmi.n	8003c78 <__sflush_r+0xc0>
 8003bc6:	684b      	ldr	r3, [r1, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	dc05      	bgt.n	8003bd8 <__sflush_r+0x20>
 8003bcc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	dc02      	bgt.n	8003bd8 <__sflush_r+0x20>
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003bda:	2e00      	cmp	r6, #0
 8003bdc:	d0f9      	beq.n	8003bd2 <__sflush_r+0x1a>
 8003bde:	2300      	movs	r3, #0
 8003be0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003be4:	682f      	ldr	r7, [r5, #0]
 8003be6:	6a21      	ldr	r1, [r4, #32]
 8003be8:	602b      	str	r3, [r5, #0]
 8003bea:	d032      	beq.n	8003c52 <__sflush_r+0x9a>
 8003bec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003bee:	89a3      	ldrh	r3, [r4, #12]
 8003bf0:	075a      	lsls	r2, r3, #29
 8003bf2:	d505      	bpl.n	8003c00 <__sflush_r+0x48>
 8003bf4:	6863      	ldr	r3, [r4, #4]
 8003bf6:	1ac0      	subs	r0, r0, r3
 8003bf8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003bfa:	b10b      	cbz	r3, 8003c00 <__sflush_r+0x48>
 8003bfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bfe:	1ac0      	subs	r0, r0, r3
 8003c00:	2300      	movs	r3, #0
 8003c02:	4602      	mov	r2, r0
 8003c04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c06:	6a21      	ldr	r1, [r4, #32]
 8003c08:	4628      	mov	r0, r5
 8003c0a:	47b0      	blx	r6
 8003c0c:	1c43      	adds	r3, r0, #1
 8003c0e:	89a3      	ldrh	r3, [r4, #12]
 8003c10:	d106      	bne.n	8003c20 <__sflush_r+0x68>
 8003c12:	6829      	ldr	r1, [r5, #0]
 8003c14:	291d      	cmp	r1, #29
 8003c16:	d82b      	bhi.n	8003c70 <__sflush_r+0xb8>
 8003c18:	4a29      	ldr	r2, [pc, #164]	; (8003cc0 <__sflush_r+0x108>)
 8003c1a:	410a      	asrs	r2, r1
 8003c1c:	07d6      	lsls	r6, r2, #31
 8003c1e:	d427      	bmi.n	8003c70 <__sflush_r+0xb8>
 8003c20:	2200      	movs	r2, #0
 8003c22:	6062      	str	r2, [r4, #4]
 8003c24:	04d9      	lsls	r1, r3, #19
 8003c26:	6922      	ldr	r2, [r4, #16]
 8003c28:	6022      	str	r2, [r4, #0]
 8003c2a:	d504      	bpl.n	8003c36 <__sflush_r+0x7e>
 8003c2c:	1c42      	adds	r2, r0, #1
 8003c2e:	d101      	bne.n	8003c34 <__sflush_r+0x7c>
 8003c30:	682b      	ldr	r3, [r5, #0]
 8003c32:	b903      	cbnz	r3, 8003c36 <__sflush_r+0x7e>
 8003c34:	6560      	str	r0, [r4, #84]	; 0x54
 8003c36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c38:	602f      	str	r7, [r5, #0]
 8003c3a:	2900      	cmp	r1, #0
 8003c3c:	d0c9      	beq.n	8003bd2 <__sflush_r+0x1a>
 8003c3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c42:	4299      	cmp	r1, r3
 8003c44:	d002      	beq.n	8003c4c <__sflush_r+0x94>
 8003c46:	4628      	mov	r0, r5
 8003c48:	f7fe ff86 	bl	8002b58 <_free_r>
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	6360      	str	r0, [r4, #52]	; 0x34
 8003c50:	e7c0      	b.n	8003bd4 <__sflush_r+0x1c>
 8003c52:	2301      	movs	r3, #1
 8003c54:	4628      	mov	r0, r5
 8003c56:	47b0      	blx	r6
 8003c58:	1c41      	adds	r1, r0, #1
 8003c5a:	d1c8      	bne.n	8003bee <__sflush_r+0x36>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0c5      	beq.n	8003bee <__sflush_r+0x36>
 8003c62:	2b1d      	cmp	r3, #29
 8003c64:	d001      	beq.n	8003c6a <__sflush_r+0xb2>
 8003c66:	2b16      	cmp	r3, #22
 8003c68:	d101      	bne.n	8003c6e <__sflush_r+0xb6>
 8003c6a:	602f      	str	r7, [r5, #0]
 8003c6c:	e7b1      	b.n	8003bd2 <__sflush_r+0x1a>
 8003c6e:	89a3      	ldrh	r3, [r4, #12]
 8003c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c74:	81a3      	strh	r3, [r4, #12]
 8003c76:	e7ad      	b.n	8003bd4 <__sflush_r+0x1c>
 8003c78:	690f      	ldr	r7, [r1, #16]
 8003c7a:	2f00      	cmp	r7, #0
 8003c7c:	d0a9      	beq.n	8003bd2 <__sflush_r+0x1a>
 8003c7e:	0793      	lsls	r3, r2, #30
 8003c80:	680e      	ldr	r6, [r1, #0]
 8003c82:	bf08      	it	eq
 8003c84:	694b      	ldreq	r3, [r1, #20]
 8003c86:	600f      	str	r7, [r1, #0]
 8003c88:	bf18      	it	ne
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	eba6 0807 	sub.w	r8, r6, r7
 8003c90:	608b      	str	r3, [r1, #8]
 8003c92:	f1b8 0f00 	cmp.w	r8, #0
 8003c96:	dd9c      	ble.n	8003bd2 <__sflush_r+0x1a>
 8003c98:	6a21      	ldr	r1, [r4, #32]
 8003c9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003c9c:	4643      	mov	r3, r8
 8003c9e:	463a      	mov	r2, r7
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	47b0      	blx	r6
 8003ca4:	2800      	cmp	r0, #0
 8003ca6:	dc06      	bgt.n	8003cb6 <__sflush_r+0xfe>
 8003ca8:	89a3      	ldrh	r3, [r4, #12]
 8003caa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cae:	81a3      	strh	r3, [r4, #12]
 8003cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb4:	e78e      	b.n	8003bd4 <__sflush_r+0x1c>
 8003cb6:	4407      	add	r7, r0
 8003cb8:	eba8 0800 	sub.w	r8, r8, r0
 8003cbc:	e7e9      	b.n	8003c92 <__sflush_r+0xda>
 8003cbe:	bf00      	nop
 8003cc0:	dfbffffe 	.word	0xdfbffffe

08003cc4 <_fflush_r>:
 8003cc4:	b538      	push	{r3, r4, r5, lr}
 8003cc6:	690b      	ldr	r3, [r1, #16]
 8003cc8:	4605      	mov	r5, r0
 8003cca:	460c      	mov	r4, r1
 8003ccc:	b913      	cbnz	r3, 8003cd4 <_fflush_r+0x10>
 8003cce:	2500      	movs	r5, #0
 8003cd0:	4628      	mov	r0, r5
 8003cd2:	bd38      	pop	{r3, r4, r5, pc}
 8003cd4:	b118      	cbz	r0, 8003cde <_fflush_r+0x1a>
 8003cd6:	6a03      	ldr	r3, [r0, #32]
 8003cd8:	b90b      	cbnz	r3, 8003cde <_fflush_r+0x1a>
 8003cda:	f7fe fc65 	bl	80025a8 <__sinit>
 8003cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f3      	beq.n	8003cce <_fflush_r+0xa>
 8003ce6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ce8:	07d0      	lsls	r0, r2, #31
 8003cea:	d404      	bmi.n	8003cf6 <_fflush_r+0x32>
 8003cec:	0599      	lsls	r1, r3, #22
 8003cee:	d402      	bmi.n	8003cf6 <_fflush_r+0x32>
 8003cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cf2:	f7fe ff2e 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	4621      	mov	r1, r4
 8003cfa:	f7ff ff5d 	bl	8003bb8 <__sflush_r>
 8003cfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d00:	07da      	lsls	r2, r3, #31
 8003d02:	4605      	mov	r5, r0
 8003d04:	d4e4      	bmi.n	8003cd0 <_fflush_r+0xc>
 8003d06:	89a3      	ldrh	r3, [r4, #12]
 8003d08:	059b      	lsls	r3, r3, #22
 8003d0a:	d4e1      	bmi.n	8003cd0 <_fflush_r+0xc>
 8003d0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d0e:	f7fe ff21 	bl	8002b54 <__retarget_lock_release_recursive>
 8003d12:	e7dd      	b.n	8003cd0 <_fflush_r+0xc>

08003d14 <__swhatbuf_r>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	460c      	mov	r4, r1
 8003d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d1c:	2900      	cmp	r1, #0
 8003d1e:	b096      	sub	sp, #88	; 0x58
 8003d20:	4615      	mov	r5, r2
 8003d22:	461e      	mov	r6, r3
 8003d24:	da0d      	bge.n	8003d42 <__swhatbuf_r+0x2e>
 8003d26:	89a3      	ldrh	r3, [r4, #12]
 8003d28:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003d2c:	f04f 0100 	mov.w	r1, #0
 8003d30:	bf0c      	ite	eq
 8003d32:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003d36:	2340      	movne	r3, #64	; 0x40
 8003d38:	2000      	movs	r0, #0
 8003d3a:	6031      	str	r1, [r6, #0]
 8003d3c:	602b      	str	r3, [r5, #0]
 8003d3e:	b016      	add	sp, #88	; 0x58
 8003d40:	bd70      	pop	{r4, r5, r6, pc}
 8003d42:	466a      	mov	r2, sp
 8003d44:	f000 f9e0 	bl	8004108 <_fstat_r>
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	dbec      	blt.n	8003d26 <__swhatbuf_r+0x12>
 8003d4c:	9901      	ldr	r1, [sp, #4]
 8003d4e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003d52:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003d56:	4259      	negs	r1, r3
 8003d58:	4159      	adcs	r1, r3
 8003d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d5e:	e7eb      	b.n	8003d38 <__swhatbuf_r+0x24>

08003d60 <__smakebuf_r>:
 8003d60:	898b      	ldrh	r3, [r1, #12]
 8003d62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d64:	079d      	lsls	r5, r3, #30
 8003d66:	4606      	mov	r6, r0
 8003d68:	460c      	mov	r4, r1
 8003d6a:	d507      	bpl.n	8003d7c <__smakebuf_r+0x1c>
 8003d6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d70:	6023      	str	r3, [r4, #0]
 8003d72:	6123      	str	r3, [r4, #16]
 8003d74:	2301      	movs	r3, #1
 8003d76:	6163      	str	r3, [r4, #20]
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	ab01      	add	r3, sp, #4
 8003d7e:	466a      	mov	r2, sp
 8003d80:	f7ff ffc8 	bl	8003d14 <__swhatbuf_r>
 8003d84:	9900      	ldr	r1, [sp, #0]
 8003d86:	4605      	mov	r5, r0
 8003d88:	4630      	mov	r0, r6
 8003d8a:	f7fe ff59 	bl	8002c40 <_malloc_r>
 8003d8e:	b948      	cbnz	r0, 8003da4 <__smakebuf_r+0x44>
 8003d90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d94:	059a      	lsls	r2, r3, #22
 8003d96:	d4ef      	bmi.n	8003d78 <__smakebuf_r+0x18>
 8003d98:	f023 0303 	bic.w	r3, r3, #3
 8003d9c:	f043 0302 	orr.w	r3, r3, #2
 8003da0:	81a3      	strh	r3, [r4, #12]
 8003da2:	e7e3      	b.n	8003d6c <__smakebuf_r+0xc>
 8003da4:	89a3      	ldrh	r3, [r4, #12]
 8003da6:	6020      	str	r0, [r4, #0]
 8003da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dac:	81a3      	strh	r3, [r4, #12]
 8003dae:	9b00      	ldr	r3, [sp, #0]
 8003db0:	6163      	str	r3, [r4, #20]
 8003db2:	9b01      	ldr	r3, [sp, #4]
 8003db4:	6120      	str	r0, [r4, #16]
 8003db6:	b15b      	cbz	r3, 8003dd0 <__smakebuf_r+0x70>
 8003db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003dbc:	4630      	mov	r0, r6
 8003dbe:	f000 f9b5 	bl	800412c <_isatty_r>
 8003dc2:	b128      	cbz	r0, 8003dd0 <__smakebuf_r+0x70>
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	f043 0301 	orr.w	r3, r3, #1
 8003dce:	81a3      	strh	r3, [r4, #12]
 8003dd0:	89a3      	ldrh	r3, [r4, #12]
 8003dd2:	431d      	orrs	r5, r3
 8003dd4:	81a5      	strh	r5, [r4, #12]
 8003dd6:	e7cf      	b.n	8003d78 <__smakebuf_r+0x18>

08003dd8 <lflush>:
 8003dd8:	898b      	ldrh	r3, [r1, #12]
 8003dda:	f003 0309 	and.w	r3, r3, #9
 8003dde:	2b09      	cmp	r3, #9
 8003de0:	d103      	bne.n	8003dea <lflush+0x12>
 8003de2:	4b03      	ldr	r3, [pc, #12]	; (8003df0 <lflush+0x18>)
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	f7ff bf6d 	b.w	8003cc4 <_fflush_r>
 8003dea:	2000      	movs	r0, #0
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	20000064 	.word	0x20000064

08003df4 <__srefill_r>:
 8003df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df6:	460c      	mov	r4, r1
 8003df8:	4605      	mov	r5, r0
 8003dfa:	b118      	cbz	r0, 8003e04 <__srefill_r+0x10>
 8003dfc:	6a03      	ldr	r3, [r0, #32]
 8003dfe:	b90b      	cbnz	r3, 8003e04 <__srefill_r+0x10>
 8003e00:	f7fe fbd2 	bl	80025a8 <__sinit>
 8003e04:	2300      	movs	r3, #0
 8003e06:	6063      	str	r3, [r4, #4]
 8003e08:	89a3      	ldrh	r3, [r4, #12]
 8003e0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e0e:	069e      	lsls	r6, r3, #26
 8003e10:	d502      	bpl.n	8003e18 <__srefill_r+0x24>
 8003e12:	f04f 30ff 	mov.w	r0, #4294967295
 8003e16:	e05c      	b.n	8003ed2 <__srefill_r+0xde>
 8003e18:	0758      	lsls	r0, r3, #29
 8003e1a:	d448      	bmi.n	8003eae <__srefill_r+0xba>
 8003e1c:	06d9      	lsls	r1, r3, #27
 8003e1e:	d405      	bmi.n	8003e2c <__srefill_r+0x38>
 8003e20:	2309      	movs	r3, #9
 8003e22:	602b      	str	r3, [r5, #0]
 8003e24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e28:	81a3      	strh	r3, [r4, #12]
 8003e2a:	e7f2      	b.n	8003e12 <__srefill_r+0x1e>
 8003e2c:	071a      	lsls	r2, r3, #28
 8003e2e:	d50b      	bpl.n	8003e48 <__srefill_r+0x54>
 8003e30:	4621      	mov	r1, r4
 8003e32:	4628      	mov	r0, r5
 8003e34:	f7ff ff46 	bl	8003cc4 <_fflush_r>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d1ea      	bne.n	8003e12 <__srefill_r+0x1e>
 8003e3c:	89a3      	ldrh	r3, [r4, #12]
 8003e3e:	60a0      	str	r0, [r4, #8]
 8003e40:	f023 0308 	bic.w	r3, r3, #8
 8003e44:	81a3      	strh	r3, [r4, #12]
 8003e46:	61a0      	str	r0, [r4, #24]
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	f043 0304 	orr.w	r3, r3, #4
 8003e4e:	81a3      	strh	r3, [r4, #12]
 8003e50:	6923      	ldr	r3, [r4, #16]
 8003e52:	b91b      	cbnz	r3, 8003e5c <__srefill_r+0x68>
 8003e54:	4621      	mov	r1, r4
 8003e56:	4628      	mov	r0, r5
 8003e58:	f7ff ff82 	bl	8003d60 <__smakebuf_r>
 8003e5c:	89a6      	ldrh	r6, [r4, #12]
 8003e5e:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003e62:	07b3      	lsls	r3, r6, #30
 8003e64:	d00f      	beq.n	8003e86 <__srefill_r+0x92>
 8003e66:	2301      	movs	r3, #1
 8003e68:	4a1b      	ldr	r2, [pc, #108]	; (8003ed8 <__srefill_r+0xe4>)
 8003e6a:	491c      	ldr	r1, [pc, #112]	; (8003edc <__srefill_r+0xe8>)
 8003e6c:	481c      	ldr	r0, [pc, #112]	; (8003ee0 <__srefill_r+0xec>)
 8003e6e:	81a3      	strh	r3, [r4, #12]
 8003e70:	f006 0609 	and.w	r6, r6, #9
 8003e74:	f7fe fbb0 	bl	80025d8 <_fwalk_sglue>
 8003e78:	2e09      	cmp	r6, #9
 8003e7a:	81a7      	strh	r7, [r4, #12]
 8003e7c:	d103      	bne.n	8003e86 <__srefill_r+0x92>
 8003e7e:	4621      	mov	r1, r4
 8003e80:	4628      	mov	r0, r5
 8003e82:	f7ff fe99 	bl	8003bb8 <__sflush_r>
 8003e86:	6922      	ldr	r2, [r4, #16]
 8003e88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003e8a:	6963      	ldr	r3, [r4, #20]
 8003e8c:	6a21      	ldr	r1, [r4, #32]
 8003e8e:	6022      	str	r2, [r4, #0]
 8003e90:	4628      	mov	r0, r5
 8003e92:	47b0      	blx	r6
 8003e94:	2800      	cmp	r0, #0
 8003e96:	6060      	str	r0, [r4, #4]
 8003e98:	dc1c      	bgt.n	8003ed4 <__srefill_r+0xe0>
 8003e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e9e:	bf17      	itett	ne
 8003ea0:	2200      	movne	r2, #0
 8003ea2:	f043 0320 	orreq.w	r3, r3, #32
 8003ea6:	6062      	strne	r2, [r4, #4]
 8003ea8:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8003eac:	e7bc      	b.n	8003e28 <__srefill_r+0x34>
 8003eae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003eb0:	2900      	cmp	r1, #0
 8003eb2:	d0cd      	beq.n	8003e50 <__srefill_r+0x5c>
 8003eb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003eb8:	4299      	cmp	r1, r3
 8003eba:	d002      	beq.n	8003ec2 <__srefill_r+0xce>
 8003ebc:	4628      	mov	r0, r5
 8003ebe:	f7fe fe4b 	bl	8002b58 <_free_r>
 8003ec2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ec4:	6063      	str	r3, [r4, #4]
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	6360      	str	r0, [r4, #52]	; 0x34
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0c0      	beq.n	8003e50 <__srefill_r+0x5c>
 8003ece:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ed0:	6023      	str	r3, [r4, #0]
 8003ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	e7fc      	b.n	8003ed2 <__srefill_r+0xde>
 8003ed8:	2000000c 	.word	0x2000000c
 8003edc:	08003dd9 	.word	0x08003dd9
 8003ee0:	20000018 	.word	0x20000018

08003ee4 <__sccl>:
 8003ee4:	b570      	push	{r4, r5, r6, lr}
 8003ee6:	780b      	ldrb	r3, [r1, #0]
 8003ee8:	4604      	mov	r4, r0
 8003eea:	2b5e      	cmp	r3, #94	; 0x5e
 8003eec:	bf0b      	itete	eq
 8003eee:	784b      	ldrbeq	r3, [r1, #1]
 8003ef0:	1c4a      	addne	r2, r1, #1
 8003ef2:	1c8a      	addeq	r2, r1, #2
 8003ef4:	2100      	movne	r1, #0
 8003ef6:	bf08      	it	eq
 8003ef8:	2101      	moveq	r1, #1
 8003efa:	3801      	subs	r0, #1
 8003efc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003f00:	f800 1f01 	strb.w	r1, [r0, #1]!
 8003f04:	42a8      	cmp	r0, r5
 8003f06:	d1fb      	bne.n	8003f00 <__sccl+0x1c>
 8003f08:	b90b      	cbnz	r3, 8003f0e <__sccl+0x2a>
 8003f0a:	1e50      	subs	r0, r2, #1
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	f081 0101 	eor.w	r1, r1, #1
 8003f12:	54e1      	strb	r1, [r4, r3]
 8003f14:	4610      	mov	r0, r2
 8003f16:	4602      	mov	r2, r0
 8003f18:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003f1c:	2d2d      	cmp	r5, #45	; 0x2d
 8003f1e:	d005      	beq.n	8003f2c <__sccl+0x48>
 8003f20:	2d5d      	cmp	r5, #93	; 0x5d
 8003f22:	d016      	beq.n	8003f52 <__sccl+0x6e>
 8003f24:	2d00      	cmp	r5, #0
 8003f26:	d0f1      	beq.n	8003f0c <__sccl+0x28>
 8003f28:	462b      	mov	r3, r5
 8003f2a:	e7f2      	b.n	8003f12 <__sccl+0x2e>
 8003f2c:	7846      	ldrb	r6, [r0, #1]
 8003f2e:	2e5d      	cmp	r6, #93	; 0x5d
 8003f30:	d0fa      	beq.n	8003f28 <__sccl+0x44>
 8003f32:	42b3      	cmp	r3, r6
 8003f34:	dcf8      	bgt.n	8003f28 <__sccl+0x44>
 8003f36:	3002      	adds	r0, #2
 8003f38:	461a      	mov	r2, r3
 8003f3a:	3201      	adds	r2, #1
 8003f3c:	4296      	cmp	r6, r2
 8003f3e:	54a1      	strb	r1, [r4, r2]
 8003f40:	dcfb      	bgt.n	8003f3a <__sccl+0x56>
 8003f42:	1af2      	subs	r2, r6, r3
 8003f44:	3a01      	subs	r2, #1
 8003f46:	1c5d      	adds	r5, r3, #1
 8003f48:	42b3      	cmp	r3, r6
 8003f4a:	bfa8      	it	ge
 8003f4c:	2200      	movge	r2, #0
 8003f4e:	18ab      	adds	r3, r5, r2
 8003f50:	e7e1      	b.n	8003f16 <__sccl+0x32>
 8003f52:	4610      	mov	r0, r2
 8003f54:	e7da      	b.n	8003f0c <__sccl+0x28>

08003f56 <__submore>:
 8003f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f5a:	460c      	mov	r4, r1
 8003f5c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003f5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f62:	4299      	cmp	r1, r3
 8003f64:	d11d      	bne.n	8003fa2 <__submore+0x4c>
 8003f66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f6a:	f7fe fe69 	bl	8002c40 <_malloc_r>
 8003f6e:	b918      	cbnz	r0, 8003f78 <__submore+0x22>
 8003f70:	f04f 30ff 	mov.w	r0, #4294967295
 8003f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8003f7e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003f82:	6360      	str	r0, [r4, #52]	; 0x34
 8003f84:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003f88:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003f8c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8003f90:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003f94:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8003f98:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003f9c:	6020      	str	r0, [r4, #0]
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	e7e8      	b.n	8003f74 <__submore+0x1e>
 8003fa2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003fa4:	0077      	lsls	r7, r6, #1
 8003fa6:	463a      	mov	r2, r7
 8003fa8:	f000 f8ee 	bl	8004188 <_realloc_r>
 8003fac:	4605      	mov	r5, r0
 8003fae:	2800      	cmp	r0, #0
 8003fb0:	d0de      	beq.n	8003f70 <__submore+0x1a>
 8003fb2:	eb00 0806 	add.w	r8, r0, r6
 8003fb6:	4601      	mov	r1, r0
 8003fb8:	4632      	mov	r2, r6
 8003fba:	4640      	mov	r0, r8
 8003fbc:	f000 f8d6 	bl	800416c <memcpy>
 8003fc0:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003fc4:	f8c4 8000 	str.w	r8, [r4]
 8003fc8:	e7e9      	b.n	8003f9e <__submore+0x48>

08003fca <_ungetc_r>:
 8003fca:	b570      	push	{r4, r5, r6, lr}
 8003fcc:	4614      	mov	r4, r2
 8003fce:	1c4a      	adds	r2, r1, #1
 8003fd0:	4606      	mov	r6, r0
 8003fd2:	460d      	mov	r5, r1
 8003fd4:	d103      	bne.n	8003fde <_ungetc_r+0x14>
 8003fd6:	f04f 35ff 	mov.w	r5, #4294967295
 8003fda:	4628      	mov	r0, r5
 8003fdc:	bd70      	pop	{r4, r5, r6, pc}
 8003fde:	b118      	cbz	r0, 8003fe8 <_ungetc_r+0x1e>
 8003fe0:	6a03      	ldr	r3, [r0, #32]
 8003fe2:	b90b      	cbnz	r3, 8003fe8 <_ungetc_r+0x1e>
 8003fe4:	f7fe fae0 	bl	80025a8 <__sinit>
 8003fe8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003fea:	07db      	lsls	r3, r3, #31
 8003fec:	d405      	bmi.n	8003ffa <_ungetc_r+0x30>
 8003fee:	89a3      	ldrh	r3, [r4, #12]
 8003ff0:	0598      	lsls	r0, r3, #22
 8003ff2:	d402      	bmi.n	8003ffa <_ungetc_r+0x30>
 8003ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ff6:	f7fe fdac 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8003ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ffe:	f023 0320 	bic.w	r3, r3, #32
 8004002:	0759      	lsls	r1, r3, #29
 8004004:	81a3      	strh	r3, [r4, #12]
 8004006:	b29a      	uxth	r2, r3
 8004008:	d423      	bmi.n	8004052 <_ungetc_r+0x88>
 800400a:	06d3      	lsls	r3, r2, #27
 800400c:	d409      	bmi.n	8004022 <_ungetc_r+0x58>
 800400e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004010:	07dd      	lsls	r5, r3, #31
 8004012:	d4e0      	bmi.n	8003fd6 <_ungetc_r+0xc>
 8004014:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004018:	d1dd      	bne.n	8003fd6 <_ungetc_r+0xc>
 800401a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800401c:	f7fe fd9a 	bl	8002b54 <__retarget_lock_release_recursive>
 8004020:	e7d9      	b.n	8003fd6 <_ungetc_r+0xc>
 8004022:	0710      	lsls	r0, r2, #28
 8004024:	d511      	bpl.n	800404a <_ungetc_r+0x80>
 8004026:	4621      	mov	r1, r4
 8004028:	4630      	mov	r0, r6
 800402a:	f7ff fe4b 	bl	8003cc4 <_fflush_r>
 800402e:	b130      	cbz	r0, 800403e <_ungetc_r+0x74>
 8004030:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004032:	07d9      	lsls	r1, r3, #31
 8004034:	d4cf      	bmi.n	8003fd6 <_ungetc_r+0xc>
 8004036:	89a3      	ldrh	r3, [r4, #12]
 8004038:	f413 7f00 	tst.w	r3, #512	; 0x200
 800403c:	e7ec      	b.n	8004018 <_ungetc_r+0x4e>
 800403e:	89a3      	ldrh	r3, [r4, #12]
 8004040:	60a0      	str	r0, [r4, #8]
 8004042:	f023 0308 	bic.w	r3, r3, #8
 8004046:	81a3      	strh	r3, [r4, #12]
 8004048:	61a0      	str	r0, [r4, #24]
 800404a:	89a3      	ldrh	r3, [r4, #12]
 800404c:	f043 0304 	orr.w	r3, r3, #4
 8004050:	81a3      	strh	r3, [r4, #12]
 8004052:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004054:	6862      	ldr	r2, [r4, #4]
 8004056:	b2ed      	uxtb	r5, r5
 8004058:	b1d3      	cbz	r3, 8004090 <_ungetc_r+0xc6>
 800405a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800405c:	4293      	cmp	r3, r2
 800405e:	dc05      	bgt.n	800406c <_ungetc_r+0xa2>
 8004060:	4621      	mov	r1, r4
 8004062:	4630      	mov	r0, r6
 8004064:	f7ff ff77 	bl	8003f56 <__submore>
 8004068:	2800      	cmp	r0, #0
 800406a:	d1e1      	bne.n	8004030 <_ungetc_r+0x66>
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	1e5a      	subs	r2, r3, #1
 8004070:	6022      	str	r2, [r4, #0]
 8004072:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004076:	6863      	ldr	r3, [r4, #4]
 8004078:	3301      	adds	r3, #1
 800407a:	6063      	str	r3, [r4, #4]
 800407c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800407e:	07da      	lsls	r2, r3, #31
 8004080:	d4ab      	bmi.n	8003fda <_ungetc_r+0x10>
 8004082:	89a3      	ldrh	r3, [r4, #12]
 8004084:	059b      	lsls	r3, r3, #22
 8004086:	d4a8      	bmi.n	8003fda <_ungetc_r+0x10>
 8004088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800408a:	f7fe fd63 	bl	8002b54 <__retarget_lock_release_recursive>
 800408e:	e7a4      	b.n	8003fda <_ungetc_r+0x10>
 8004090:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004092:	6920      	ldr	r0, [r4, #16]
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	f001 0101 	and.w	r1, r1, #1
 800409a:	b160      	cbz	r0, 80040b6 <_ungetc_r+0xec>
 800409c:	4298      	cmp	r0, r3
 800409e:	d20a      	bcs.n	80040b6 <_ungetc_r+0xec>
 80040a0:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 80040a4:	42a8      	cmp	r0, r5
 80040a6:	d106      	bne.n	80040b6 <_ungetc_r+0xec>
 80040a8:	3b01      	subs	r3, #1
 80040aa:	3201      	adds	r2, #1
 80040ac:	6023      	str	r3, [r4, #0]
 80040ae:	6062      	str	r2, [r4, #4]
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d192      	bne.n	8003fda <_ungetc_r+0x10>
 80040b4:	e7e5      	b.n	8004082 <_ungetc_r+0xb8>
 80040b6:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80040ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040be:	6363      	str	r3, [r4, #52]	; 0x34
 80040c0:	2303      	movs	r3, #3
 80040c2:	63a3      	str	r3, [r4, #56]	; 0x38
 80040c4:	4623      	mov	r3, r4
 80040c6:	f803 5f46 	strb.w	r5, [r3, #70]!
 80040ca:	6023      	str	r3, [r4, #0]
 80040cc:	2301      	movs	r3, #1
 80040ce:	6063      	str	r3, [r4, #4]
 80040d0:	e7ee      	b.n	80040b0 <_ungetc_r+0xe6>

080040d2 <memmove>:
 80040d2:	4288      	cmp	r0, r1
 80040d4:	b510      	push	{r4, lr}
 80040d6:	eb01 0402 	add.w	r4, r1, r2
 80040da:	d902      	bls.n	80040e2 <memmove+0x10>
 80040dc:	4284      	cmp	r4, r0
 80040de:	4623      	mov	r3, r4
 80040e0:	d807      	bhi.n	80040f2 <memmove+0x20>
 80040e2:	1e43      	subs	r3, r0, #1
 80040e4:	42a1      	cmp	r1, r4
 80040e6:	d008      	beq.n	80040fa <memmove+0x28>
 80040e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040f0:	e7f8      	b.n	80040e4 <memmove+0x12>
 80040f2:	4402      	add	r2, r0
 80040f4:	4601      	mov	r1, r0
 80040f6:	428a      	cmp	r2, r1
 80040f8:	d100      	bne.n	80040fc <memmove+0x2a>
 80040fa:	bd10      	pop	{r4, pc}
 80040fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004100:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004104:	e7f7      	b.n	80040f6 <memmove+0x24>
	...

08004108 <_fstat_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	4d07      	ldr	r5, [pc, #28]	; (8004128 <_fstat_r+0x20>)
 800410c:	2300      	movs	r3, #0
 800410e:	4604      	mov	r4, r0
 8004110:	4608      	mov	r0, r1
 8004112:	4611      	mov	r1, r2
 8004114:	602b      	str	r3, [r5, #0]
 8004116:	f7fc fcd8 	bl	8000aca <_fstat>
 800411a:	1c43      	adds	r3, r0, #1
 800411c:	d102      	bne.n	8004124 <_fstat_r+0x1c>
 800411e:	682b      	ldr	r3, [r5, #0]
 8004120:	b103      	cbz	r3, 8004124 <_fstat_r+0x1c>
 8004122:	6023      	str	r3, [r4, #0]
 8004124:	bd38      	pop	{r3, r4, r5, pc}
 8004126:	bf00      	nop
 8004128:	20000210 	.word	0x20000210

0800412c <_isatty_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4d06      	ldr	r5, [pc, #24]	; (8004148 <_isatty_r+0x1c>)
 8004130:	2300      	movs	r3, #0
 8004132:	4604      	mov	r4, r0
 8004134:	4608      	mov	r0, r1
 8004136:	602b      	str	r3, [r5, #0]
 8004138:	f7fc fcd7 	bl	8000aea <_isatty>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_isatty_r+0x1a>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	b103      	cbz	r3, 8004146 <_isatty_r+0x1a>
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	20000210 	.word	0x20000210

0800414c <_sbrk_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d06      	ldr	r5, [pc, #24]	; (8004168 <_sbrk_r+0x1c>)
 8004150:	2300      	movs	r3, #0
 8004152:	4604      	mov	r4, r0
 8004154:	4608      	mov	r0, r1
 8004156:	602b      	str	r3, [r5, #0]
 8004158:	f7fc fce0 	bl	8000b1c <_sbrk>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d102      	bne.n	8004166 <_sbrk_r+0x1a>
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	b103      	cbz	r3, 8004166 <_sbrk_r+0x1a>
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	bd38      	pop	{r3, r4, r5, pc}
 8004168:	20000210 	.word	0x20000210

0800416c <memcpy>:
 800416c:	440a      	add	r2, r1
 800416e:	4291      	cmp	r1, r2
 8004170:	f100 33ff 	add.w	r3, r0, #4294967295
 8004174:	d100      	bne.n	8004178 <memcpy+0xc>
 8004176:	4770      	bx	lr
 8004178:	b510      	push	{r4, lr}
 800417a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800417e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004182:	4291      	cmp	r1, r2
 8004184:	d1f9      	bne.n	800417a <memcpy+0xe>
 8004186:	bd10      	pop	{r4, pc}

08004188 <_realloc_r>:
 8004188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800418c:	4680      	mov	r8, r0
 800418e:	4614      	mov	r4, r2
 8004190:	460e      	mov	r6, r1
 8004192:	b921      	cbnz	r1, 800419e <_realloc_r+0x16>
 8004194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004198:	4611      	mov	r1, r2
 800419a:	f7fe bd51 	b.w	8002c40 <_malloc_r>
 800419e:	b92a      	cbnz	r2, 80041ac <_realloc_r+0x24>
 80041a0:	f7fe fcda 	bl	8002b58 <_free_r>
 80041a4:	4625      	mov	r5, r4
 80041a6:	4628      	mov	r0, r5
 80041a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ac:	f000 f914 	bl	80043d8 <_malloc_usable_size_r>
 80041b0:	4284      	cmp	r4, r0
 80041b2:	4607      	mov	r7, r0
 80041b4:	d802      	bhi.n	80041bc <_realloc_r+0x34>
 80041b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80041ba:	d812      	bhi.n	80041e2 <_realloc_r+0x5a>
 80041bc:	4621      	mov	r1, r4
 80041be:	4640      	mov	r0, r8
 80041c0:	f7fe fd3e 	bl	8002c40 <_malloc_r>
 80041c4:	4605      	mov	r5, r0
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d0ed      	beq.n	80041a6 <_realloc_r+0x1e>
 80041ca:	42bc      	cmp	r4, r7
 80041cc:	4622      	mov	r2, r4
 80041ce:	4631      	mov	r1, r6
 80041d0:	bf28      	it	cs
 80041d2:	463a      	movcs	r2, r7
 80041d4:	f7ff ffca 	bl	800416c <memcpy>
 80041d8:	4631      	mov	r1, r6
 80041da:	4640      	mov	r0, r8
 80041dc:	f7fe fcbc 	bl	8002b58 <_free_r>
 80041e0:	e7e1      	b.n	80041a6 <_realloc_r+0x1e>
 80041e2:	4635      	mov	r5, r6
 80041e4:	e7df      	b.n	80041a6 <_realloc_r+0x1e>
	...

080041e8 <_strtol_l.constprop.0>:
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ee:	d001      	beq.n	80041f4 <_strtol_l.constprop.0+0xc>
 80041f0:	2b24      	cmp	r3, #36	; 0x24
 80041f2:	d906      	bls.n	8004202 <_strtol_l.constprop.0+0x1a>
 80041f4:	f7fe fc82 	bl	8002afc <__errno>
 80041f8:	2316      	movs	r3, #22
 80041fa:	6003      	str	r3, [r0, #0]
 80041fc:	2000      	movs	r0, #0
 80041fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004202:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80042e8 <_strtol_l.constprop.0+0x100>
 8004206:	460d      	mov	r5, r1
 8004208:	462e      	mov	r6, r5
 800420a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800420e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8004212:	f017 0708 	ands.w	r7, r7, #8
 8004216:	d1f7      	bne.n	8004208 <_strtol_l.constprop.0+0x20>
 8004218:	2c2d      	cmp	r4, #45	; 0x2d
 800421a:	d132      	bne.n	8004282 <_strtol_l.constprop.0+0x9a>
 800421c:	782c      	ldrb	r4, [r5, #0]
 800421e:	2701      	movs	r7, #1
 8004220:	1cb5      	adds	r5, r6, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d05b      	beq.n	80042de <_strtol_l.constprop.0+0xf6>
 8004226:	2b10      	cmp	r3, #16
 8004228:	d109      	bne.n	800423e <_strtol_l.constprop.0+0x56>
 800422a:	2c30      	cmp	r4, #48	; 0x30
 800422c:	d107      	bne.n	800423e <_strtol_l.constprop.0+0x56>
 800422e:	782c      	ldrb	r4, [r5, #0]
 8004230:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004234:	2c58      	cmp	r4, #88	; 0x58
 8004236:	d14d      	bne.n	80042d4 <_strtol_l.constprop.0+0xec>
 8004238:	786c      	ldrb	r4, [r5, #1]
 800423a:	2310      	movs	r3, #16
 800423c:	3502      	adds	r5, #2
 800423e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004242:	f108 38ff 	add.w	r8, r8, #4294967295
 8004246:	f04f 0e00 	mov.w	lr, #0
 800424a:	fbb8 f9f3 	udiv	r9, r8, r3
 800424e:	4676      	mov	r6, lr
 8004250:	fb03 8a19 	mls	sl, r3, r9, r8
 8004254:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004258:	f1bc 0f09 	cmp.w	ip, #9
 800425c:	d816      	bhi.n	800428c <_strtol_l.constprop.0+0xa4>
 800425e:	4664      	mov	r4, ip
 8004260:	42a3      	cmp	r3, r4
 8004262:	dd24      	ble.n	80042ae <_strtol_l.constprop.0+0xc6>
 8004264:	f1be 3fff 	cmp.w	lr, #4294967295
 8004268:	d008      	beq.n	800427c <_strtol_l.constprop.0+0x94>
 800426a:	45b1      	cmp	r9, r6
 800426c:	d31c      	bcc.n	80042a8 <_strtol_l.constprop.0+0xc0>
 800426e:	d101      	bne.n	8004274 <_strtol_l.constprop.0+0x8c>
 8004270:	45a2      	cmp	sl, r4
 8004272:	db19      	blt.n	80042a8 <_strtol_l.constprop.0+0xc0>
 8004274:	fb06 4603 	mla	r6, r6, r3, r4
 8004278:	f04f 0e01 	mov.w	lr, #1
 800427c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004280:	e7e8      	b.n	8004254 <_strtol_l.constprop.0+0x6c>
 8004282:	2c2b      	cmp	r4, #43	; 0x2b
 8004284:	bf04      	itt	eq
 8004286:	782c      	ldrbeq	r4, [r5, #0]
 8004288:	1cb5      	addeq	r5, r6, #2
 800428a:	e7ca      	b.n	8004222 <_strtol_l.constprop.0+0x3a>
 800428c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004290:	f1bc 0f19 	cmp.w	ip, #25
 8004294:	d801      	bhi.n	800429a <_strtol_l.constprop.0+0xb2>
 8004296:	3c37      	subs	r4, #55	; 0x37
 8004298:	e7e2      	b.n	8004260 <_strtol_l.constprop.0+0x78>
 800429a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800429e:	f1bc 0f19 	cmp.w	ip, #25
 80042a2:	d804      	bhi.n	80042ae <_strtol_l.constprop.0+0xc6>
 80042a4:	3c57      	subs	r4, #87	; 0x57
 80042a6:	e7db      	b.n	8004260 <_strtol_l.constprop.0+0x78>
 80042a8:	f04f 3eff 	mov.w	lr, #4294967295
 80042ac:	e7e6      	b.n	800427c <_strtol_l.constprop.0+0x94>
 80042ae:	f1be 3fff 	cmp.w	lr, #4294967295
 80042b2:	d105      	bne.n	80042c0 <_strtol_l.constprop.0+0xd8>
 80042b4:	2322      	movs	r3, #34	; 0x22
 80042b6:	6003      	str	r3, [r0, #0]
 80042b8:	4646      	mov	r6, r8
 80042ba:	b942      	cbnz	r2, 80042ce <_strtol_l.constprop.0+0xe6>
 80042bc:	4630      	mov	r0, r6
 80042be:	e79e      	b.n	80041fe <_strtol_l.constprop.0+0x16>
 80042c0:	b107      	cbz	r7, 80042c4 <_strtol_l.constprop.0+0xdc>
 80042c2:	4276      	negs	r6, r6
 80042c4:	2a00      	cmp	r2, #0
 80042c6:	d0f9      	beq.n	80042bc <_strtol_l.constprop.0+0xd4>
 80042c8:	f1be 0f00 	cmp.w	lr, #0
 80042cc:	d000      	beq.n	80042d0 <_strtol_l.constprop.0+0xe8>
 80042ce:	1e69      	subs	r1, r5, #1
 80042d0:	6011      	str	r1, [r2, #0]
 80042d2:	e7f3      	b.n	80042bc <_strtol_l.constprop.0+0xd4>
 80042d4:	2430      	movs	r4, #48	; 0x30
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1b1      	bne.n	800423e <_strtol_l.constprop.0+0x56>
 80042da:	2308      	movs	r3, #8
 80042dc:	e7af      	b.n	800423e <_strtol_l.constprop.0+0x56>
 80042de:	2c30      	cmp	r4, #48	; 0x30
 80042e0:	d0a5      	beq.n	800422e <_strtol_l.constprop.0+0x46>
 80042e2:	230a      	movs	r3, #10
 80042e4:	e7ab      	b.n	800423e <_strtol_l.constprop.0+0x56>
 80042e6:	bf00      	nop
 80042e8:	080044fb 	.word	0x080044fb

080042ec <_strtol_r>:
 80042ec:	f7ff bf7c 	b.w	80041e8 <_strtol_l.constprop.0>

080042f0 <_strtoul_l.constprop.0>:
 80042f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042f4:	4f36      	ldr	r7, [pc, #216]	; (80043d0 <_strtoul_l.constprop.0+0xe0>)
 80042f6:	4686      	mov	lr, r0
 80042f8:	460d      	mov	r5, r1
 80042fa:	4628      	mov	r0, r5
 80042fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004300:	5d3e      	ldrb	r6, [r7, r4]
 8004302:	f016 0608 	ands.w	r6, r6, #8
 8004306:	d1f8      	bne.n	80042fa <_strtoul_l.constprop.0+0xa>
 8004308:	2c2d      	cmp	r4, #45	; 0x2d
 800430a:	d130      	bne.n	800436e <_strtoul_l.constprop.0+0x7e>
 800430c:	782c      	ldrb	r4, [r5, #0]
 800430e:	2601      	movs	r6, #1
 8004310:	1c85      	adds	r5, r0, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d057      	beq.n	80043c6 <_strtoul_l.constprop.0+0xd6>
 8004316:	2b10      	cmp	r3, #16
 8004318:	d109      	bne.n	800432e <_strtoul_l.constprop.0+0x3e>
 800431a:	2c30      	cmp	r4, #48	; 0x30
 800431c:	d107      	bne.n	800432e <_strtoul_l.constprop.0+0x3e>
 800431e:	7828      	ldrb	r0, [r5, #0]
 8004320:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004324:	2858      	cmp	r0, #88	; 0x58
 8004326:	d149      	bne.n	80043bc <_strtoul_l.constprop.0+0xcc>
 8004328:	786c      	ldrb	r4, [r5, #1]
 800432a:	2310      	movs	r3, #16
 800432c:	3502      	adds	r5, #2
 800432e:	f04f 38ff 	mov.w	r8, #4294967295
 8004332:	2700      	movs	r7, #0
 8004334:	fbb8 f8f3 	udiv	r8, r8, r3
 8004338:	fb03 f908 	mul.w	r9, r3, r8
 800433c:	ea6f 0909 	mvn.w	r9, r9
 8004340:	4638      	mov	r0, r7
 8004342:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004346:	f1bc 0f09 	cmp.w	ip, #9
 800434a:	d815      	bhi.n	8004378 <_strtoul_l.constprop.0+0x88>
 800434c:	4664      	mov	r4, ip
 800434e:	42a3      	cmp	r3, r4
 8004350:	dd23      	ble.n	800439a <_strtoul_l.constprop.0+0xaa>
 8004352:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004356:	d007      	beq.n	8004368 <_strtoul_l.constprop.0+0x78>
 8004358:	4580      	cmp	r8, r0
 800435a:	d31b      	bcc.n	8004394 <_strtoul_l.constprop.0+0xa4>
 800435c:	d101      	bne.n	8004362 <_strtoul_l.constprop.0+0x72>
 800435e:	45a1      	cmp	r9, r4
 8004360:	db18      	blt.n	8004394 <_strtoul_l.constprop.0+0xa4>
 8004362:	fb00 4003 	mla	r0, r0, r3, r4
 8004366:	2701      	movs	r7, #1
 8004368:	f815 4b01 	ldrb.w	r4, [r5], #1
 800436c:	e7e9      	b.n	8004342 <_strtoul_l.constprop.0+0x52>
 800436e:	2c2b      	cmp	r4, #43	; 0x2b
 8004370:	bf04      	itt	eq
 8004372:	782c      	ldrbeq	r4, [r5, #0]
 8004374:	1c85      	addeq	r5, r0, #2
 8004376:	e7cc      	b.n	8004312 <_strtoul_l.constprop.0+0x22>
 8004378:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800437c:	f1bc 0f19 	cmp.w	ip, #25
 8004380:	d801      	bhi.n	8004386 <_strtoul_l.constprop.0+0x96>
 8004382:	3c37      	subs	r4, #55	; 0x37
 8004384:	e7e3      	b.n	800434e <_strtoul_l.constprop.0+0x5e>
 8004386:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800438a:	f1bc 0f19 	cmp.w	ip, #25
 800438e:	d804      	bhi.n	800439a <_strtoul_l.constprop.0+0xaa>
 8004390:	3c57      	subs	r4, #87	; 0x57
 8004392:	e7dc      	b.n	800434e <_strtoul_l.constprop.0+0x5e>
 8004394:	f04f 37ff 	mov.w	r7, #4294967295
 8004398:	e7e6      	b.n	8004368 <_strtoul_l.constprop.0+0x78>
 800439a:	1c7b      	adds	r3, r7, #1
 800439c:	d106      	bne.n	80043ac <_strtoul_l.constprop.0+0xbc>
 800439e:	2322      	movs	r3, #34	; 0x22
 80043a0:	f8ce 3000 	str.w	r3, [lr]
 80043a4:	4638      	mov	r0, r7
 80043a6:	b932      	cbnz	r2, 80043b6 <_strtoul_l.constprop.0+0xc6>
 80043a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043ac:	b106      	cbz	r6, 80043b0 <_strtoul_l.constprop.0+0xc0>
 80043ae:	4240      	negs	r0, r0
 80043b0:	2a00      	cmp	r2, #0
 80043b2:	d0f9      	beq.n	80043a8 <_strtoul_l.constprop.0+0xb8>
 80043b4:	b107      	cbz	r7, 80043b8 <_strtoul_l.constprop.0+0xc8>
 80043b6:	1e69      	subs	r1, r5, #1
 80043b8:	6011      	str	r1, [r2, #0]
 80043ba:	e7f5      	b.n	80043a8 <_strtoul_l.constprop.0+0xb8>
 80043bc:	2430      	movs	r4, #48	; 0x30
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1b5      	bne.n	800432e <_strtoul_l.constprop.0+0x3e>
 80043c2:	2308      	movs	r3, #8
 80043c4:	e7b3      	b.n	800432e <_strtoul_l.constprop.0+0x3e>
 80043c6:	2c30      	cmp	r4, #48	; 0x30
 80043c8:	d0a9      	beq.n	800431e <_strtoul_l.constprop.0+0x2e>
 80043ca:	230a      	movs	r3, #10
 80043cc:	e7af      	b.n	800432e <_strtoul_l.constprop.0+0x3e>
 80043ce:	bf00      	nop
 80043d0:	080044fb 	.word	0x080044fb

080043d4 <_strtoul_r>:
 80043d4:	f7ff bf8c 	b.w	80042f0 <_strtoul_l.constprop.0>

080043d8 <_malloc_usable_size_r>:
 80043d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043dc:	1f18      	subs	r0, r3, #4
 80043de:	2b00      	cmp	r3, #0
 80043e0:	bfbc      	itt	lt
 80043e2:	580b      	ldrlt	r3, [r1, r0]
 80043e4:	18c0      	addlt	r0, r0, r3
 80043e6:	4770      	bx	lr

080043e8 <_init>:
 80043e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ea:	bf00      	nop
 80043ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ee:	bc08      	pop	{r3}
 80043f0:	469e      	mov	lr, r3
 80043f2:	4770      	bx	lr

080043f4 <_fini>:
 80043f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f6:	bf00      	nop
 80043f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043fa:	bc08      	pop	{r3}
 80043fc:	469e      	mov	lr, r3
 80043fe:	4770      	bx	lr
