# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" \
"../../../../lab3_fir_filter.srcs/sources_1/new/axi_interface.v" \
"../../../../../bram/bram11.v" \
"../../../../lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" \
"../../../../../fir/rtl/fir.v" \
"../../../../../fir/tb/fir_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
