#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Apr 19 19:46:20 2022
# Process ID: 3743
# Current directory: /home/akshat/axi_10g_ethernet_0_ex
# Command line: vivado -notrace -source /home/akshat/Documents/10GMAC_64bit/10GMAC_64bit.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0_ex.tcl
# Log file: /home/akshat/axi_10g_ethernet_0_ex/vivado.log
# Journal file: /home/akshat/axi_10g_ethernet_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/akshat/Documents/10GMAC_64bit/10GMAC_64bit.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 6069.480 ; gain = 124.512 ; free physical = 3400 ; free virtual = 6956
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_10g_ethernet_0'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported '/home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/configure_gt.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
open_project /home/akshat/Desktop/Final_Ethernet_Design/Final_Ethernet_Design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6301.766 ; gain = 25.105 ; free physical = 3014 ; free virtual = 6767
update_compile_order -fileset sources_1
current_project axi_10g_ethernet_0_ex
import_files -norecurse {/home/akshat/Documents/AJIT/AJIT_Networking/AJIT_Ethernet/boards/v0/verilog_mac_if/mac_tx_interface.v /home/akshat/Documents/AJIT/AJIT_Networking/AJIT_Ethernet/boards/v0/verilog_mac_if/mac_rx_interface.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new
close [ open /home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/mac_to_nic_interface.v w ]
add_files /home/akshat/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/mac_to_nic_interface.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
