{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<128, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "203632",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mnist_mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_control_s_axi.vhd",
      "impl\/vhdl\/mlp_kernel.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weibjl.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weicud.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weidEe.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weieOg.vhd",
      "impl\/vhdl\/mlp_kernel_l2_bia3i2.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaLf8.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaMgi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaNgs.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaOgC.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaPgM.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaQgW.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaRg6.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaXh4.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaYie.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiAem.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiBew.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiCeG.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiDeQ.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiEe0.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiFfa.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weifYi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weig8j.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiGfk.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weihbi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiHfu.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiibs.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiIfE.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weijbC.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiJfO.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weikbM.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiKfY.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weilbW.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weimb6.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weincg.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiocq.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weipcA.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiqcK.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weircU.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weisc4.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weitde.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiudo.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weivdy.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiwdI.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weixdS.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weiyd2.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weizec.vhd",
      "impl\/vhdl\/mlp_kernel_l3_wei9j0.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibak.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibbk.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibck.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibdk.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibek.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibfk.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibgk.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibhl.vhd",
      "impl\/vhdl\/mlp_kernel_l3_weibil.vhd",
      "impl\/vhdl\/mlp_kernel_mlp_kebkb.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8nciv.vhd",
      "impl\/vhdl\/mlp_mux_647_32_1_1.vhd",
      "impl\/vhdl\/mlp_mux_1288_32_1_1.vhd",
      "impl\/vhdl\/mlp_mux_3232_8_1_1.vhd",
      "impl\/vhdl\/mlp_sample.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_control_s_axi.v",
      "impl\/verilog\/mlp_kernel.v",
      "impl\/verilog\/mlp_kernel_l1_weibjl.v",
      "impl\/verilog\/mlp_kernel_l1_weicud.v",
      "impl\/verilog\/mlp_kernel_l1_weicud_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_weidEe.v",
      "impl\/verilog\/mlp_kernel_l1_weidEe_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_weieOg.v",
      "impl\/verilog\/mlp_kernel_l1_weieOg_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_bia3i2.v",
      "impl\/verilog\/mlp_kernel_l2_bia3i2_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaLf8.v",
      "impl\/verilog\/mlp_kernel_l2_biaLf8_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaMgi.v",
      "impl\/verilog\/mlp_kernel_l2_biaMgi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaNgs.v",
      "impl\/verilog\/mlp_kernel_l2_biaNgs_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaOgC.v",
      "impl\/verilog\/mlp_kernel_l2_biaOgC_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaPgM.v",
      "impl\/verilog\/mlp_kernel_l2_biaPgM_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaQgW.v",
      "impl\/verilog\/mlp_kernel_l2_biaQgW_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaRg6.v",
      "impl\/verilog\/mlp_kernel_l2_biaRg6_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaXh4.v",
      "impl\/verilog\/mlp_kernel_l2_biaXh4_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaYie.v",
      "impl\/verilog\/mlp_kernel_l2_biaYie_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiAem.v",
      "impl\/verilog\/mlp_kernel_l2_weiAem_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiBew.v",
      "impl\/verilog\/mlp_kernel_l2_weiBew_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiCeG.v",
      "impl\/verilog\/mlp_kernel_l2_weiCeG_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiDeQ.v",
      "impl\/verilog\/mlp_kernel_l2_weiDeQ_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiEe0.v",
      "impl\/verilog\/mlp_kernel_l2_weiEe0_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiFfa.v",
      "impl\/verilog\/mlp_kernel_l2_weiFfa_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weifYi.v",
      "impl\/verilog\/mlp_kernel_l2_weifYi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weig8j.v",
      "impl\/verilog\/mlp_kernel_l2_weig8j_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiGfk.v",
      "impl\/verilog\/mlp_kernel_l2_weiGfk_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weihbi.v",
      "impl\/verilog\/mlp_kernel_l2_weihbi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiHfu.v",
      "impl\/verilog\/mlp_kernel_l2_weiHfu_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiibs.v",
      "impl\/verilog\/mlp_kernel_l2_weiibs_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiIfE.v",
      "impl\/verilog\/mlp_kernel_l2_weiIfE_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weijbC.v",
      "impl\/verilog\/mlp_kernel_l2_weijbC_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiJfO.v",
      "impl\/verilog\/mlp_kernel_l2_weiJfO_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weikbM.v",
      "impl\/verilog\/mlp_kernel_l2_weikbM_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiKfY.v",
      "impl\/verilog\/mlp_kernel_l2_weiKfY_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weilbW.v",
      "impl\/verilog\/mlp_kernel_l2_weilbW_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weimb6.v",
      "impl\/verilog\/mlp_kernel_l2_weimb6_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weincg.v",
      "impl\/verilog\/mlp_kernel_l2_weincg_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiocq.v",
      "impl\/verilog\/mlp_kernel_l2_weiocq_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weipcA.v",
      "impl\/verilog\/mlp_kernel_l2_weipcA_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiqcK.v",
      "impl\/verilog\/mlp_kernel_l2_weiqcK_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weircU.v",
      "impl\/verilog\/mlp_kernel_l2_weircU_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weisc4.v",
      "impl\/verilog\/mlp_kernel_l2_weisc4_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weitde.v",
      "impl\/verilog\/mlp_kernel_l2_weitde_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiudo.v",
      "impl\/verilog\/mlp_kernel_l2_weiudo_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weivdy.v",
      "impl\/verilog\/mlp_kernel_l2_weivdy_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiwdI.v",
      "impl\/verilog\/mlp_kernel_l2_weiwdI_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weixdS.v",
      "impl\/verilog\/mlp_kernel_l2_weixdS_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weiyd2.v",
      "impl\/verilog\/mlp_kernel_l2_weiyd2_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weizec.v",
      "impl\/verilog\/mlp_kernel_l2_weizec_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_wei9j0.v",
      "impl\/verilog\/mlp_kernel_l3_wei9j0_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibak.v",
      "impl\/verilog\/mlp_kernel_l3_weibak_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibbk.v",
      "impl\/verilog\/mlp_kernel_l3_weibbk_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibck.v",
      "impl\/verilog\/mlp_kernel_l3_weibck_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibdk.v",
      "impl\/verilog\/mlp_kernel_l3_weibdk_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibek.v",
      "impl\/verilog\/mlp_kernel_l3_weibek_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibfk.v",
      "impl\/verilog\/mlp_kernel_l3_weibfk_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibgk.v",
      "impl\/verilog\/mlp_kernel_l3_weibgk_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibhl.v",
      "impl\/verilog\/mlp_kernel_l3_weibhl_rom.dat",
      "impl\/verilog\/mlp_kernel_l3_weibil.v",
      "impl\/verilog\/mlp_kernel_l3_weibil_rom.dat",
      "impl\/verilog\/mlp_kernel_mlp_kebkb.v",
      "impl\/verilog\/mlp_kernel_mlp_kebkb_rom.dat",
      "impl\/verilog\/mlp_mac_muladd_8nciv.v",
      "impl\/verilog\/mlp_mux_647_32_1_1.v",
      "impl\/verilog\/mlp_mux_1288_32_1_1.v",
      "impl\/verilog\/mlp_mux_3232_8_1_1.v",
      "impl\/verilog\/mlp_sample.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.mdd",
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.tcl",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_hw.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_linux.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/mnist_mlp\/hls\/solution1\/.autopilot\/db\/mlp.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/mnist_mlp\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/mnist_mlp\/hls\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TKEEP": "16",
        "TLAST": "1",
        "TSTRB": "16"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp",
      "Instances": [{
          "ModuleName": "mlp_kernel",
          "InstanceName": "grp_mlp_kernel_fu_538"
        }]
    },
    "Info": {
      "mlp_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mlp_kernel": {
        "Latency": {
          "LatencyBest": "203229",
          "LatencyAvg": "203229",
          "LatencyWorst": "203229",
          "PipelineII": "203229",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [
          {
            "Name": "memcpy_l1_weights",
            "TripCount": "128",
            "Latency": "200831",
            "PipelineII": "",
            "PipelineDepth": "1569",
            "Loops": [{
                "Name": "memcpy_l1_weights",
                "TripCount": "784",
                "Latency": "1567",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "memset_l1_out",
            "TripCount": "128",
            "Latency": "255",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "memset_l2_out",
            "TripCount": "64",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "input_mat_mul_outer",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "hidden_mat_mul_outer",
            "TripCount": "128",
            "Latency": "1152",
            "PipelineII": "",
            "PipelineDepth": "9",
            "Loops": [{
                "Name": "hidden_mat_mul_inner",
                "TripCount": "2",
                "Latency": "6",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "hidden_bias_relu",
            "TripCount": "2",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "output_mat_mul_outer",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "170",
          "DSP48E": "212",
          "FF": "40387",
          "LUT": "37391",
          "URAM": "0"
        }
      },
      "mlp": {
        "Latency": {
          "LatencyBest": "203632",
          "LatencyAvg": "203632",
          "LatencyWorst": "203632",
          "PipelineII": "203633",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [
          {
            "Name": "load_sample",
            "TripCount": "49",
            "Latency": "392",
            "PipelineII": "8",
            "PipelineDepth": "9"
          },
          {
            "Name": "write_prediction",
            "TripCount": "5",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "171",
          "DSP48E": "212",
          "FF": "40962",
          "LUT": "38089",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-03 18:09:01 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
