#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  9 00:07:32 2024
# Process ID: 5880
# Current directory: D:/Vivado2020_2/FPGA/smips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8548 D:\Vivado2020_2\FPGA\smips\smips.xpr
# Log file: D:/Vivado2020_2/FPGA/smips/vivado.log
# Journal file: D:/Vivado2020_2/FPGA/smips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado2020_2/FPGA/smips/smips.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/project/FPGA/smips' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'smips.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2020_2/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.703 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020_2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim/xsim.dir/smips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 98.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  9 00:09:50 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1229.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {D:/Vivado2020_2/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vivado2020_2/FPGA/smips/smips_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.703 ; gain = 0.000
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/vivado/project/FPGA/IFU/IFU.sim/sim_1/behav/xsim/code.dat referenced on D:/Vivado2020_2/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1229.703 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1229.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2020_2/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020_2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado2020_2/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {D:/Vivado2020_2/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vivado2020_2/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 00:15:40 2024...
