v 20130925 2
C 53200 48300 1 0 0 alu.sym
{
T 53800 49300 5 10 1 1 0 0 1
source=alu.sch
T 53800 49600 5 10 1 1 0 0 1
refdes=S?
}
C 46800 43900 1 0 0 sramcell2.sym
{
T 47050 44700 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 44950 5 10 1 1 0 0 1
refdes=U
}
C 46800 46000 1 0 0 sramcell2.sym
{
T 47050 46800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 47050 5 10 1 1 0 0 1
refdes=Y
}
C 46800 48000 1 0 0 sramcell2.sym
{
T 47050 48800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 49050 5 10 1 1 0 0 1
refdes=X
}
C 46800 50000 1 0 0 sramcell2.sym
{
T 47050 50800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 51050 5 10 1 1 0 0 1
refdes=A
}
C 50500 49600 1 0 0 nor1and.sym
{
T 51050 50050 5 10 1 1 0 0 1
refdes=S?
}
C 55900 49400 1 0 0 nor.sym
{
T 56200 49850 5 10 1 1 0 0 1
refdes=S?
}
C 55900 47300 1 0 0 nor.sym
{
T 56200 47750 5 10 1 1 0 0 1
refdes=S?
}
N 48400 50400 50500 50400 4
N 55800 47700 55800 49800 4
N 55800 47700 55900 47700 4
N 56700 47800 56700 48500 4
N 56700 48500 55900 49300 4
N 55900 49300 55900 49800 4
N 55900 47900 55900 48700 4
N 55900 48700 56700 49500 4
N 56700 49500 56700 49900 4
N 51500 50100 53200 50100 4
N 45800 51300 45800 43400 4
N 48700 51300 48700 43500 4
N 45800 51300 46800 51300 4
N 46800 49300 45800 49300 4
N 46800 47300 45800 47300 4
N 46800 45200 45800 45200 4
N 48400 45200 48700 45200 4
N 48400 47300 48700 47300 4
N 48400 49300 48700 49300 4
N 48400 51300 48700 51300 4
N 48700 43500 57000 43500 4
N 57000 43500 57000 47800 4
N 57000 47800 56700 47800 4
C 47500 43600 1 0 0 gnd-1.sym
C 47300 45700 1 0 0 gnd-1.sym
C 47300 47700 1 0 0 gnd-1.sym
C 47300 49700 1 0 0 gnd-1.sym
C 47600 45600 1 0 0 3.3V-plus-1.sym
C 47600 47700 1 0 0 3.3V-plus-1.sym
C 47600 49700 1 0 0 3.3V-plus-1.sym
C 47400 51700 1 0 0 3.3V-plus-1.sym
N 45800 43400 57100 43400 4
N 57100 43400 57100 49900 4
N 57100 49900 56700 49900 4
C 52600 49400 1 0 0 in-1.sym
{
T 52600 49700 5 10 0 0 0 0 1
device=INPUT
T 52400 49400 5 10 1 1 0 0 1
refdes=N
}
C 52600 48900 1 0 0 in-1.sym
{
T 52600 49200 5 10 0 0 0 0 1
device=INPUT
T 53200 49200 5 10 1 1 180 0 1
refdes=AND#
}
C 52600 48700 1 0 0 in-1.sym
{
T 52600 49000 5 10 0 0 0 0 1
device=INPUT
T 52700 48600 5 10 1 1 0 0 1
refdes=OR
}
C 55300 49000 1 0 1 in-1.sym
{
T 55300 49300 5 10 0 0 0 6 1
device=INPUT
T 54800 49300 5 10 1 1 180 6 1
refdes=CS#
}
C 55300 48800 1 0 1 in-1.sym
{
T 55300 49100 5 10 0 0 0 6 1
device=INPUT
T 55100 48700 5 10 1 1 0 6 1
refdes=CR
}
C 54400 47700 1 90 0 in-1.sym
{
T 54100 47700 5 10 0 0 90 0 1
device=INPUT
T 54500 47900 5 10 1 1 90 0 1
refdes=C
}
C 54400 50700 1 90 0 out-1.sym
{
T 54100 50700 5 10 0 0 90 0 1
device=OUTPUT
T 54500 50900 5 10 1 1 90 0 1
refdes=Co
}
C 46200 51000 1 0 0 in-1.sym
{
T 46200 51300 5 10 0 0 0 0 1
device=INPUT
T 45900 51000 5 10 1 1 0 0 1
refdes=WA
}
C 46200 50500 1 0 0 in-1.sym
{
T 46200 50800 5 10 0 0 0 0 1
device=INPUT
T 45900 50500 5 10 1 1 0 0 1
refdes=RA
}
C 46200 49000 1 0 0 in-1.sym
{
T 46200 49300 5 10 0 0 0 0 1
device=INPUT
T 45900 49000 5 10 1 1 0 0 1
refdes=WX
}
C 46200 48500 1 0 0 in-1.sym
{
T 46200 48800 5 10 0 0 0 0 1
device=INPUT
T 45900 48500 5 10 1 1 0 0 1
refdes=RX
}
C 46200 47000 1 0 0 in-1.sym
{
T 46200 47300 5 10 0 0 0 0 1
device=INPUT
T 45900 47000 5 10 1 1 0 0 1
refdes=WY
}
C 46200 46500 1 0 0 in-1.sym
{
T 46200 46800 5 10 0 0 0 0 1
device=INPUT
T 45900 46500 5 10 1 1 0 0 1
refdes=RY
}
C 46200 44900 1 0 0 in-1.sym
{
T 46200 45200 5 10 0 0 0 0 1
device=INPUT
T 45900 44900 5 10 1 1 0 0 1
refdes=WU
}
C 46200 44400 1 0 0 in-1.sym
{
T 46200 44700 5 10 0 0 0 0 1
device=INPUT
T 45900 44400 5 10 1 1 0 0 1
refdes=RU
}
C 53800 48000 1 0 0 gnd-1.sym
C 53400 50700 1 0 0 3.3V-plus-1.sym
C 53900 51300 1 270 0 in-1.sym
{
T 54200 51300 5 10 0 0 270 0 1
device=INPUT
T 53900 51500 5 10 1 1 270 0 1
refdes=C2
}
N 46800 50400 45700 50400 4
N 45700 43300 45700 50400 4
N 46800 48400 45700 48400 4
N 46800 46400 45700 46400 4
N 45700 44300 46800 44300 4
C 49900 49800 1 0 0 in-1.sym
{
T 49900 50100 5 10 0 0 0 0 1
device=INPUT
T 49600 49800 5 10 1 1 0 0 1
refdes=AS
}
N 50500 49900 50700 49900 4
C 49900 50100 1 0 0 in-1.sym
{
T 49900 50400 5 10 0 0 0 0 1
device=INPUT
T 49600 50100 5 10 1 1 0 0 1
refdes=AR#
}
N 47800 49700 47600 49700 4
N 47400 50000 47600 50000 4
N 47800 47700 47600 47700 4
N 47800 45600 47600 45600 4
N 47400 46000 47600 46000 4
N 47400 48000 47600 48000 4
N 45700 43300 49700 43300 4
N 49700 43300 49700 45600 4
C 50500 45300 1 0 0 pdtc124.sym
{
T 51200 45800 5 10 0 1 0 0 1
footprint=sot323-bjt
T 50600 46000 5 10 0 1 0 0 1
value=PDTC124TU
T 50600 45900 5 10 1 1 0 0 1
refdes=Q?
}
C 50500 44700 1 0 0 2n7002.sym
{
T 50600 45500 5 10 0 1 0 0 1
value=2N7002P
T 51000 45300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52000 45300 5 10 0 1 0 0 1
device=NMOS
T 50400 45100 5 10 1 1 0 0 1
refdes=M?
}
N 50900 45200 50900 45400 4
C 51200 45800 1 270 1 out-1.sym
{
T 51500 45800 5 10 0 0 270 6 1
device=OUTPUT
T 51100 46000 5 10 1 1 270 6 1
refdes=V
}
C 51000 44500 1 0 1 gnd-1.sym
C 49900 44900 1 0 0 in-1.sym
{
T 49900 45200 5 10 0 0 0 0 1
device=INPUT
T 50000 44800 5 10 1 1 0 0 1
refdes=VR
}
N 51700 45800 50900 45800 4
N 49700 45600 50500 45600 4
N 51700 45800 51700 45600 4
C 51700 45300 1 0 0 2n7002.sym
{
T 51800 46100 5 10 0 1 0 0 1
value=2N7002P
T 52200 45900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53200 45900 5 10 0 1 0 0 1
device=NMOS
T 51900 45600 5 10 1 1 0 0 1
refdes=M?
}
C 51700 44700 1 0 0 2n7002.sym
{
T 51800 45500 5 10 0 1 0 0 1
value=2N7002P
T 52200 45300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53200 45300 5 10 0 1 0 0 1
device=NMOS
T 51900 45000 5 10 1 1 0 0 1
refdes=M?
}
N 52100 45400 52100 45200 4
C 52200 44500 1 0 1 gnd-1.sym
N 52100 49700 53200 49700 4
C 51500 47200 1 0 0 in-1.sym
{
T 51500 47500 5 10 0 0 0 0 1
device=INPUT
T 51300 47200 5 10 1 1 0 0 1
refdes=B#
}
N 52100 45800 52100 49700 4
C 53000 50600 1 0 0 in-1.sym
{
T 53000 50900 5 10 0 0 0 0 1
device=INPUT
T 53000 50600 5 10 1 1 0 6 1
refdes=Vdd
}
C 53300 48200 1 0 0 in-1.sym
{
T 53300 48500 5 10 0 0 0 0 1
device=INPUT
T 53300 48200 5 10 1 1 0 6 1
refdes=GND
}
C 51100 44900 1 0 0 in-1.sym
{
T 51100 45200 5 10 0 0 0 0 1
device=INPUT
T 51200 44800 5 10 1 1 0 0 1
refdes=BV
}
C 51000 49300 1 0 0 gnd-1.sym
C 50900 50600 1 0 0 3.3V-plus-1.sym
C 51200 47800 1 0 0 resistor-load.sym
{
T 51500 48200 5 10 0 0 0 0 1
device=RESISTOR
T 51600 48000 5 10 1 1 0 0 1
refdes=R?
T 51600 47900 5 10 0 1 0 0 1
footprint=0603-boxed
T 51600 47900 5 10 0 1 0 0 1
value=3k3
}
C 51000 47900 1 0 0 3.3V-plus-1.sym
C 56100 47000 1 0 0 gnd-1.sym
C 56100 49100 1 0 0 gnd-1.sym
C 56000 50400 1 0 0 3.3V-plus-1.sym
C 56000 48300 1 0 0 3.3V-plus-1.sym
N 54700 49800 55800 49800 4
N 54700 50000 55900 50000 4
N 53600 50700 53800 50700 4
