// Seed: 4187853269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  int id_5;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output wire id_15;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_6,
      id_9
  );
  output wire id_14;
  input wire _id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
  wire id_17;
  assign id_8 = id_12;
  integer id_18 = -1;
  logic [id_13 : 1] id_19;
  wire [-1 : -1] id_20;
endmodule
