
fresh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004b8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  004004b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  20000434  004008ec  00020434  2**2
                  ALLOC
  3 .stack        00003004  20000474  0040092c  00020434  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020462  2**0
                  CONTENTS, READONLY
  6 .debug_info   00005e68  00000000  00000000  000204bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e2e  00000000  00000000  00026323  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000280  00000000  00000000  00027151  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000250  00000000  00000000  000273d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00002563  00000000  00000000  00027621  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003d38  00000000  00000000  00029b84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000613ed  00000000  00000000  0002d8bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000624  00000000  00000000  0008ecac  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000bac  00000000  00000000  0008f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 34 00 20 31 02 40 00 2d 02 40 00 2d 02 40 00     x4. 1.@.-.@.-.@.
  400010:	2d 02 40 00 2d 02 40 00 2d 02 40 00 00 00 00 00     -.@.-.@.-.@.....
	...
  40002c:	2d 02 40 00 2d 02 40 00 00 00 00 00 2d 02 40 00     -.@.-.@.....-.@.
  40003c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40004c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40005c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40006c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40007c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40008c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  40009c:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  4000ac:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  4000bc:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  4000cc:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  4000dc:	2d 02 40 00 2d 02 40 00 2d 02 40 00 2d 02 40 00     -.@.-.@.-.@.-.@.
  4000ec:	2d 02 40 00 2d 02 40 00 2d 02 40 00                 -.@.-.@.-.@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000434 	.word	0x20000434
  400114:	00000000 	.word	0x00000000
  400118:	004004b8 	.word	0x004004b8

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	004004b8 	.word	0x004004b8
  400158:	20000438 	.word	0x20000438
  40015c:	004004b8 	.word	0x004004b8
  400160:	00000000 	.word	0x00000000

00400164 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  400164:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400166:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40016a:	4b18      	ldr	r3, [pc, #96]	; (4001cc <board_init+0x68>)
  40016c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40016e:	2009      	movs	r0, #9
  400170:	4c17      	ldr	r4, [pc, #92]	; (4001d0 <board_init+0x6c>)
  400172:	47a0      	blx	r4
  400174:	200a      	movs	r0, #10
  400176:	47a0      	blx	r4
  400178:	200b      	movs	r0, #11
  40017a:	47a0      	blx	r4
  40017c:	200c      	movs	r0, #12
  40017e:	47a0      	blx	r4
  400180:	200d      	movs	r0, #13
  400182:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400184:	4b13      	ldr	r3, [pc, #76]	; (4001d4 <board_init+0x70>)
  400186:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40018a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40018c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400190:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400192:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400196:	2204      	movs	r2, #4
  400198:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40019a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40019e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4001a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4001a4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4001a6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4001a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4001ac:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4001ae:	f021 0104 	bic.w	r1, r1, #4
  4001b2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4001b4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4001b6:	f021 0104 	bic.w	r1, r1, #4
  4001ba:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4001bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4001c0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4001c4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4001c8:	bd10      	pop	{r4, pc}
  4001ca:	bf00      	nop
  4001cc:	400e1850 	.word	0x400e1850
  4001d0:	004001d9 	.word	0x004001d9
  4001d4:	400e1400 	.word	0x400e1400

004001d8 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4001d8:	282f      	cmp	r0, #47	; 0x2f
  4001da:	d81e      	bhi.n	40021a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4001dc:	281f      	cmp	r0, #31
  4001de:	d80c      	bhi.n	4001fa <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4001e0:	4b11      	ldr	r3, [pc, #68]	; (400228 <pmc_enable_periph_clk+0x50>)
  4001e2:	699a      	ldr	r2, [r3, #24]
  4001e4:	2301      	movs	r3, #1
  4001e6:	4083      	lsls	r3, r0
  4001e8:	4393      	bics	r3, r2
  4001ea:	d018      	beq.n	40021e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4001ec:	2301      	movs	r3, #1
  4001ee:	fa03 f000 	lsl.w	r0, r3, r0
  4001f2:	4b0d      	ldr	r3, [pc, #52]	; (400228 <pmc_enable_periph_clk+0x50>)
  4001f4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4001f6:	2000      	movs	r0, #0
  4001f8:	4770      	bx	lr
		ul_id -= 32;
  4001fa:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4001fc:	4b0a      	ldr	r3, [pc, #40]	; (400228 <pmc_enable_periph_clk+0x50>)
  4001fe:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400202:	2301      	movs	r3, #1
  400204:	4083      	lsls	r3, r0
  400206:	4393      	bics	r3, r2
  400208:	d00b      	beq.n	400222 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40020a:	2301      	movs	r3, #1
  40020c:	fa03 f000 	lsl.w	r0, r3, r0
  400210:	4b05      	ldr	r3, [pc, #20]	; (400228 <pmc_enable_periph_clk+0x50>)
  400212:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400216:	2000      	movs	r0, #0
  400218:	4770      	bx	lr
		return 1;
  40021a:	2001      	movs	r0, #1
  40021c:	4770      	bx	lr
	return 0;
  40021e:	2000      	movs	r0, #0
  400220:	4770      	bx	lr
  400222:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400224:	4770      	bx	lr
  400226:	bf00      	nop
  400228:	400e0400 	.word	0x400e0400

0040022c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40022c:	e7fe      	b.n	40022c <Dummy_Handler>
	...

00400230 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400230:	b500      	push	{lr}
  400232:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400234:	4b25      	ldr	r3, [pc, #148]	; (4002cc <Reset_Handler+0x9c>)
  400236:	4a26      	ldr	r2, [pc, #152]	; (4002d0 <Reset_Handler+0xa0>)
  400238:	429a      	cmp	r2, r3
  40023a:	d010      	beq.n	40025e <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  40023c:	4b25      	ldr	r3, [pc, #148]	; (4002d4 <Reset_Handler+0xa4>)
  40023e:	4a23      	ldr	r2, [pc, #140]	; (4002cc <Reset_Handler+0x9c>)
  400240:	429a      	cmp	r2, r3
  400242:	d20c      	bcs.n	40025e <Reset_Handler+0x2e>
  400244:	3b01      	subs	r3, #1
  400246:	1a9b      	subs	r3, r3, r2
  400248:	f023 0303 	bic.w	r3, r3, #3
  40024c:	3304      	adds	r3, #4
  40024e:	4413      	add	r3, r2
  400250:	491f      	ldr	r1, [pc, #124]	; (4002d0 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  400252:	f851 0b04 	ldr.w	r0, [r1], #4
  400256:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40025a:	429a      	cmp	r2, r3
  40025c:	d1f9      	bne.n	400252 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40025e:	4b1e      	ldr	r3, [pc, #120]	; (4002d8 <Reset_Handler+0xa8>)
  400260:	4a1e      	ldr	r2, [pc, #120]	; (4002dc <Reset_Handler+0xac>)
  400262:	429a      	cmp	r2, r3
  400264:	d20a      	bcs.n	40027c <Reset_Handler+0x4c>
  400266:	3b01      	subs	r3, #1
  400268:	1a9b      	subs	r3, r3, r2
  40026a:	f023 0303 	bic.w	r3, r3, #3
  40026e:	3304      	adds	r3, #4
  400270:	4413      	add	r3, r2
		*pDest++ = 0;
  400272:	2100      	movs	r1, #0
  400274:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400278:	4293      	cmp	r3, r2
  40027a:	d1fb      	bne.n	400274 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40027c:	4a18      	ldr	r2, [pc, #96]	; (4002e0 <Reset_Handler+0xb0>)
  40027e:	4b19      	ldr	r3, [pc, #100]	; (4002e4 <Reset_Handler+0xb4>)
  400280:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400284:	6093      	str	r3, [r2, #8]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400286:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40028a:	fab3 f383 	clz	r3, r3
  40028e:	095b      	lsrs	r3, r3, #5
  400290:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400292:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400294:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400298:	2200      	movs	r2, #0
  40029a:	4b13      	ldr	r3, [pc, #76]	; (4002e8 <Reset_Handler+0xb8>)
  40029c:	701a      	strb	r2, [r3, #0]
	return flags;
  40029e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4002a0:	4a12      	ldr	r2, [pc, #72]	; (4002ec <Reset_Handler+0xbc>)
  4002a2:	6813      	ldr	r3, [r2, #0]
  4002a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4002a8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4002aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ae:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4002b2:	b129      	cbz	r1, 4002c0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4002b4:	2201      	movs	r2, #1
  4002b6:	4b0c      	ldr	r3, [pc, #48]	; (4002e8 <Reset_Handler+0xb8>)
  4002b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4002ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4002be:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  4002c0:	4b0b      	ldr	r3, [pc, #44]	; (4002f0 <Reset_Handler+0xc0>)
  4002c2:	4798      	blx	r3

	/* Branch to main function */
	main();
  4002c4:	4b0b      	ldr	r3, [pc, #44]	; (4002f4 <Reset_Handler+0xc4>)
  4002c6:	4798      	blx	r3
  4002c8:	e7fe      	b.n	4002c8 <Reset_Handler+0x98>
  4002ca:	bf00      	nop
  4002cc:	20000000 	.word	0x20000000
  4002d0:	004004b8 	.word	0x004004b8
  4002d4:	20000434 	.word	0x20000434
  4002d8:	20000474 	.word	0x20000474
  4002dc:	20000434 	.word	0x20000434
  4002e0:	e000ed00 	.word	0xe000ed00
  4002e4:	00400000 	.word	0x00400000
  4002e8:	20000000 	.word	0x20000000
  4002ec:	e000ed88 	.word	0xe000ed88
  4002f0:	00400321 	.word	0x00400321
  4002f4:	004002f9 	.word	0x004002f9

004002f8 <main>:
 * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
 */
#include <asf.h>

int main (void)
{
  4002f8:	b508      	push	{r3, lr}
	board_init();
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <main+0x1c>)
  4002fc:	4798      	blx	r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4002fe:	4806      	ldr	r0, [pc, #24]	; (400318 <main+0x20>)
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400300:	4906      	ldr	r1, [pc, #24]	; (40031c <main+0x24>)
  400302:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400306:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
	/* Insert application code here, after the board has been initialized. */

	/* This skeleton code simply sets the LED to the state of the button. */
	while (1) {
		/* Is button pressed? */
		if (ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
  400308:	f013 0f04 	tst.w	r3, #4
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40030c:	bf0c      	ite	eq
  40030e:	634a      	streq	r2, [r1, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400310:	630a      	strne	r2, [r1, #48]	; 0x30
  400312:	e7f8      	b.n	400306 <main+0xe>
  400314:	00400165 	.word	0x00400165
  400318:	400e0e00 	.word	0x400e0e00
  40031c:	400e1400 	.word	0x400e1400

00400320 <__libc_init_array>:
  400320:	b570      	push	{r4, r5, r6, lr}
  400322:	4e0f      	ldr	r6, [pc, #60]	; (400360 <__libc_init_array+0x40>)
  400324:	4d0f      	ldr	r5, [pc, #60]	; (400364 <__libc_init_array+0x44>)
  400326:	1b76      	subs	r6, r6, r5
  400328:	10b6      	asrs	r6, r6, #2
  40032a:	bf18      	it	ne
  40032c:	2400      	movne	r4, #0
  40032e:	d005      	beq.n	40033c <__libc_init_array+0x1c>
  400330:	3401      	adds	r4, #1
  400332:	f855 3b04 	ldr.w	r3, [r5], #4
  400336:	4798      	blx	r3
  400338:	42a6      	cmp	r6, r4
  40033a:	d1f9      	bne.n	400330 <__libc_init_array+0x10>
  40033c:	4e0a      	ldr	r6, [pc, #40]	; (400368 <__libc_init_array+0x48>)
  40033e:	4d0b      	ldr	r5, [pc, #44]	; (40036c <__libc_init_array+0x4c>)
  400340:	1b76      	subs	r6, r6, r5
  400342:	f000 f8a7 	bl	400494 <_init>
  400346:	10b6      	asrs	r6, r6, #2
  400348:	bf18      	it	ne
  40034a:	2400      	movne	r4, #0
  40034c:	d006      	beq.n	40035c <__libc_init_array+0x3c>
  40034e:	3401      	adds	r4, #1
  400350:	f855 3b04 	ldr.w	r3, [r5], #4
  400354:	4798      	blx	r3
  400356:	42a6      	cmp	r6, r4
  400358:	d1f9      	bne.n	40034e <__libc_init_array+0x2e>
  40035a:	bd70      	pop	{r4, r5, r6, pc}
  40035c:	bd70      	pop	{r4, r5, r6, pc}
  40035e:	bf00      	nop
  400360:	004004a0 	.word	0x004004a0
  400364:	004004a0 	.word	0x004004a0
  400368:	004004a8 	.word	0x004004a8
  40036c:	004004a0 	.word	0x004004a0

00400370 <register_fini>:
  400370:	4b02      	ldr	r3, [pc, #8]	; (40037c <register_fini+0xc>)
  400372:	b113      	cbz	r3, 40037a <register_fini+0xa>
  400374:	4802      	ldr	r0, [pc, #8]	; (400380 <register_fini+0x10>)
  400376:	f000 b805 	b.w	400384 <atexit>
  40037a:	4770      	bx	lr
  40037c:	00000000 	.word	0x00000000
  400380:	00400391 	.word	0x00400391

00400384 <atexit>:
  400384:	2300      	movs	r3, #0
  400386:	4601      	mov	r1, r0
  400388:	461a      	mov	r2, r3
  40038a:	4618      	mov	r0, r3
  40038c:	f000 b81e 	b.w	4003cc <__register_exitproc>

00400390 <__libc_fini_array>:
  400390:	b538      	push	{r3, r4, r5, lr}
  400392:	4c0a      	ldr	r4, [pc, #40]	; (4003bc <__libc_fini_array+0x2c>)
  400394:	4d0a      	ldr	r5, [pc, #40]	; (4003c0 <__libc_fini_array+0x30>)
  400396:	1b64      	subs	r4, r4, r5
  400398:	10a4      	asrs	r4, r4, #2
  40039a:	d00a      	beq.n	4003b2 <__libc_fini_array+0x22>
  40039c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4003a0:	3b01      	subs	r3, #1
  4003a2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4003a6:	3c01      	subs	r4, #1
  4003a8:	f855 3904 	ldr.w	r3, [r5], #-4
  4003ac:	4798      	blx	r3
  4003ae:	2c00      	cmp	r4, #0
  4003b0:	d1f9      	bne.n	4003a6 <__libc_fini_array+0x16>
  4003b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4003b6:	f000 b877 	b.w	4004a8 <_fini>
  4003ba:	bf00      	nop
  4003bc:	004004b8 	.word	0x004004b8
  4003c0:	004004b4 	.word	0x004004b4

004003c4 <__retarget_lock_acquire_recursive>:
  4003c4:	4770      	bx	lr
  4003c6:	bf00      	nop

004003c8 <__retarget_lock_release_recursive>:
  4003c8:	4770      	bx	lr
  4003ca:	bf00      	nop

004003cc <__register_exitproc>:
  4003cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003d0:	4d2c      	ldr	r5, [pc, #176]	; (400484 <__register_exitproc+0xb8>)
  4003d2:	4606      	mov	r6, r0
  4003d4:	6828      	ldr	r0, [r5, #0]
  4003d6:	4698      	mov	r8, r3
  4003d8:	460f      	mov	r7, r1
  4003da:	4691      	mov	r9, r2
  4003dc:	f7ff fff2 	bl	4003c4 <__retarget_lock_acquire_recursive>
  4003e0:	4b29      	ldr	r3, [pc, #164]	; (400488 <__register_exitproc+0xbc>)
  4003e2:	681c      	ldr	r4, [r3, #0]
  4003e4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4003e8:	2b00      	cmp	r3, #0
  4003ea:	d03e      	beq.n	40046a <__register_exitproc+0x9e>
  4003ec:	685a      	ldr	r2, [r3, #4]
  4003ee:	2a1f      	cmp	r2, #31
  4003f0:	dc1c      	bgt.n	40042c <__register_exitproc+0x60>
  4003f2:	f102 0e01 	add.w	lr, r2, #1
  4003f6:	b176      	cbz	r6, 400416 <__register_exitproc+0x4a>
  4003f8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4003fc:	2401      	movs	r4, #1
  4003fe:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  400402:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  400406:	4094      	lsls	r4, r2
  400408:	4320      	orrs	r0, r4
  40040a:	2e02      	cmp	r6, #2
  40040c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400410:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  400414:	d023      	beq.n	40045e <__register_exitproc+0x92>
  400416:	3202      	adds	r2, #2
  400418:	f8c3 e004 	str.w	lr, [r3, #4]
  40041c:	6828      	ldr	r0, [r5, #0]
  40041e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  400422:	f7ff ffd1 	bl	4003c8 <__retarget_lock_release_recursive>
  400426:	2000      	movs	r0, #0
  400428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40042c:	4b17      	ldr	r3, [pc, #92]	; (40048c <__register_exitproc+0xc0>)
  40042e:	b30b      	cbz	r3, 400474 <__register_exitproc+0xa8>
  400430:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400434:	f3af 8000 	nop.w
  400438:	4603      	mov	r3, r0
  40043a:	b1d8      	cbz	r0, 400474 <__register_exitproc+0xa8>
  40043c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400440:	6002      	str	r2, [r0, #0]
  400442:	2100      	movs	r1, #0
  400444:	6041      	str	r1, [r0, #4]
  400446:	460a      	mov	r2, r1
  400448:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40044c:	f04f 0e01 	mov.w	lr, #1
  400450:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  400454:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400458:	2e00      	cmp	r6, #0
  40045a:	d0dc      	beq.n	400416 <__register_exitproc+0x4a>
  40045c:	e7cc      	b.n	4003f8 <__register_exitproc+0x2c>
  40045e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  400462:	430c      	orrs	r4, r1
  400464:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400468:	e7d5      	b.n	400416 <__register_exitproc+0x4a>
  40046a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40046e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  400472:	e7bb      	b.n	4003ec <__register_exitproc+0x20>
  400474:	6828      	ldr	r0, [r5, #0]
  400476:	f7ff ffa7 	bl	4003c8 <__retarget_lock_release_recursive>
  40047a:	f04f 30ff 	mov.w	r0, #4294967295
  40047e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400482:	bf00      	nop
  400484:	20000430 	.word	0x20000430
  400488:	00400490 	.word	0x00400490
  40048c:	00000000 	.word	0x00000000

00400490 <_global_impure_ptr>:
  400490:	20000008                                ... 

00400494 <_init>:
  400494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400496:	bf00      	nop
  400498:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40049a:	bc08      	pop	{r3}
  40049c:	469e      	mov	lr, r3
  40049e:	4770      	bx	lr

004004a0 <__init_array_start>:
  4004a0:	00400371 	.word	0x00400371

004004a4 <__frame_dummy_init_array_entry>:
  4004a4:	0040011d                                ..@.

004004a8 <_fini>:
  4004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4004aa:	bf00      	nop
  4004ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4004ae:	bc08      	pop	{r3}
  4004b0:	469e      	mov	lr, r3
  4004b2:	4770      	bx	lr

004004b4 <__fini_array_start>:
  4004b4:	004000f9 	.word	0x004000f9
