TimeQuest Timing Analyzer report for non_forwarding
Sat Dec 14 14:34:07 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Recovery: 'CLOCK_50'
 14. Slow Model Removal: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK_50'
 26. Fast Model Hold: 'CLOCK_50'
 27. Fast Model Recovery: 'CLOCK_50'
 28. Fast Model Removal: 'CLOCK_50'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; non_forwarding                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.34 MHz ; 62.34 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -15.041 ; -34419.247    ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.516 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -8.868 ; -270.777      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.956 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.423 ; -5333.276          ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.041 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 16.029     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -15.031 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 16.011     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.998 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 15.982     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.963 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 15.944     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -14.942 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 15.924     ;
; -13.864 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.925     ;
; -13.856 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.917     ;
; -13.793 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.834     ;
; -13.785 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.826     ;
; -13.784 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.845     ;
; -13.776 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.837     ;
; -13.673 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.714     ;
; -13.665 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.706     ;
; -13.534 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[1]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.575     ;
; -13.526 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[1]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.567     ;
; -13.518 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.559     ;
; -13.503 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.564     ;
; -13.478 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.526     ;
; -13.470 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.518     ;
; -13.461 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.522     ;
; -13.433 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[4]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.493     ;
; -13.432 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.480     ;
; -13.425 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[4]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.485     ;
; -13.424 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.472     ;
; -13.423 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.484     ;
; -13.400 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[2]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.460     ;
; -13.392 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[2]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.452     ;
; -13.390 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.431     ;
; -13.388 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[4]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.448     ;
; -13.381 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.442     ;
; -13.380 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[4]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.440     ;
; -13.377 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]                                                                                     ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.427     ;
; -13.369 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]                                                                                     ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.419     ;
; -13.363 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[0]                                                                                     ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.424     ;
; -13.355 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[0]                                                                                     ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.416     ;
; -13.312 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.353     ;
; -13.270 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.311     ;
; -13.238 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.286     ;
; -13.232 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[2]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.282     ;
; -13.224 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[2]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.274     ;
; -13.178 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 14.239     ;
; -13.173 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[1]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.214     ;
; -13.131 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[1]                                                                                            ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.172     ;
; -13.127 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[2]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.187     ;
; -13.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[2]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 14.179     ;
; -13.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[3]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.169     ;
; -13.117 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[1]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 14.165     ;
; -13.111 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[3]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 14.161     ;
; -13.108 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[3]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.149     ;
; -13.107 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 14.148     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[11]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[17]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[23]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[23]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]                                            ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[15]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.523 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[13]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[16]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[16]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[14]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[0]                                                     ; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[6]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[11]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[11]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[19]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.533 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[5]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.535 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[14]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[14]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.650 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[6] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.655 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[5] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.657 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[31]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[2] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[3] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[8]                                                              ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[25]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[25]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[1]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[24]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[24]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[6]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[4]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[30]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[20]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[20]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[18]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[24]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[24]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[17]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[29]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[29]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[19]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[19]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.674 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[20]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.681 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_funct3[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.684 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren                                                       ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.686 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[4]                                                    ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.688 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2]                                                    ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.954      ;
; 0.696 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[18]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[18]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.962      ;
; 0.714 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[25]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.984      ;
; 0.730 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[22]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.000      ;
; 0.763 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]                                            ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.029      ;
; 0.770 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.036      ;
; 0.771 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.771 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.795 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[17]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[17]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[1] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[19]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[19]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[21]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[21]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[19]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[18]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[18]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[16]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[16]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[15]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[14]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[14]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[26]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[26]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.829 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[28]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.830 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[14]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.125      ;
; 0.834 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[13]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[13]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[13]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[25]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[25]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[27]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[27]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[20]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[20]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[9]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[22]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[22]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[23]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.843 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[5]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.849 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[1]                                                     ; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.114      ;
; 0.849 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[7]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[21]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[21]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.852 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[2]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.118      ;
; 0.858 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[9]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.862 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[20]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.869 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[30]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.870 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[16]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[16]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.136      ;
; 0.872 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[23]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.876 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[12]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.142      ;
; 0.879 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[13]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[13]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.145      ;
; 0.927 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[21]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.933 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[2]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.228      ;
; 0.948 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[29]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.219      ;
; 0.966 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[0]                                                              ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.259      ;
; 0.968 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[31]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.234      ;
; 0.969 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[30]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.235      ;
; 0.976 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[15]                                                   ; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.243      ;
; 0.985 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[24]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[24]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 0.995 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.265      ;
; 1.007 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[3]                                                          ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[23]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.270      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.868 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 9.850      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.810 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 9.789      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.779 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 9.757      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.530 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 9.510      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.528 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 9.478      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.517 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 9.470      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
; -8.513 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 9.464      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 2.956 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 3.194      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.119 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 3.359      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.153 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.420      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.299 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.566      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.316 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.585      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.349 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.616      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.402 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.668      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.677      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.414 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.681      ;
; 3.421 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 3.658      ;
; 3.421 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 3.658      ;
; 3.437 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 3.681      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
; 3.462 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.731      ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.729  ; 4.729  ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 4.554  ; 4.554  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 13.620 ; 13.620 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.695  ; 0.695  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.778  ; 0.778  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.794  ; 0.794  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.495 ; -0.495 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.062  ; 0.062  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.100  ; 0.100  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.161  ; 0.161  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.611  ; 0.611  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.641  ; 0.641  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.661  ; 0.661  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.451  ; 0.451  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.233 ; -0.233 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.538  ; 0.538  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.178  ; 4.178  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.090  ; 4.090  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 4.076  ; 4.076  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 4.067  ; 4.067  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 13.620 ; 13.620 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.324 ; -4.324 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.499 ; -4.499 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -4.734 ; -4.734 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -4.739 ; -4.739 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -4.324 ; -4.324 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.725  ; 0.725  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.465 ; -0.465 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.548 ; -0.548 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.564 ; -0.564 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.725  ; 0.725  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.168  ; 0.168  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.130  ; 0.130  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.069  ; 0.069  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.381 ; -0.381 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.411 ; -0.411 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.431 ; -0.431 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.221 ; -0.221 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.463  ; 0.463  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.308 ; -0.308 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -3.948 ; -3.948 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -3.860 ; -3.860 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -3.846 ; -3.846 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -3.837 ; -3.837 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.853 ; -4.853 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 6.989 ; 6.989 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 7.035 ; 7.035 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 6.791 ; 6.791 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 9.819 ; 9.819 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 9.819 ; 9.819 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 9.222 ; 9.222 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.816 ; 8.816 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.615 ; 8.615 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.778 ; 8.778 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 7.807 ; 7.807 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 7.503 ; 7.503 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.056 ; 9.056 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.357 ; 8.357 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 9.056 ; 9.056 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 7.741 ; 7.741 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.194 ; 8.194 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 7.460 ; 7.460 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 7.523 ; 7.523 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 7.449 ; 7.449 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 7.730 ; 7.730 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 7.610 ; 7.610 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 7.730 ; 7.730 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 7.715 ; 7.715 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 7.671 ; 7.671 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 9.226 ; 9.226 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 7.409 ; 7.409 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 8.981 ; 8.981 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 9.226 ; 9.226 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 8.558 ; 8.558 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 9.213 ; 9.213 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 8.011 ; 8.011 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 8.554 ; 8.554 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 9.012 ; 9.012 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 8.114 ; 8.114 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 9.213 ; 9.213 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 8.635 ; 8.635 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 9.127 ; 9.127 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.735 ; 8.735 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.127 ; 9.127 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.881 ; 7.881 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 9.116 ; 9.116 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 8.923 ; 8.923 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 7.901 ; 7.901 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 7.690 ; 7.690 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 8.856 ; 8.856 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 8.136 ; 8.136 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.146 ; 8.146 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.149 ; 8.149 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.856 ; 8.856 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.165 ; 8.165 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.834 ; 8.834 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 7.948 ; 7.948 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.968 ; 7.968 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.568 ; 7.568 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.229 ; 8.229 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.212 ; 8.212 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.810 ; 7.810 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.754 ; 7.754 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.844 ; 7.844 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 8.726 ; 8.726 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 6.791 ; 6.791 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 6.989 ; 6.989 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 7.035 ; 7.035 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 6.791 ; 6.791 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 9.819 ; 9.819 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 9.222 ; 9.222 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.816 ; 8.816 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.615 ; 8.615 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 7.503 ; 7.503 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.778 ; 8.778 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 7.807 ; 7.807 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 7.503 ; 7.503 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.357 ; 8.357 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 9.056 ; 9.056 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 7.741 ; 7.741 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.194 ; 8.194 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 7.460 ; 7.460 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 7.523 ; 7.523 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 7.449 ; 7.449 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 7.610 ; 7.610 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 7.730 ; 7.730 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 7.715 ; 7.715 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 7.671 ; 7.671 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 7.409 ; 7.409 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 7.409 ; 7.409 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 8.981 ; 8.981 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 9.226 ; 9.226 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 8.558 ; 8.558 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 8.011 ; 8.011 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 8.011 ; 8.011 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 8.554 ; 8.554 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 9.012 ; 9.012 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 8.114 ; 8.114 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 9.213 ; 9.213 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 8.635 ; 8.635 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 7.690 ; 7.690 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.735 ; 8.735 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.127 ; 9.127 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.881 ; 7.881 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 9.116 ; 9.116 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 8.923 ; 8.923 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 7.901 ; 7.901 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 7.690 ; 7.690 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 8.136 ; 8.136 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.146 ; 8.146 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.149 ; 8.149 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.856 ; 8.856 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.165 ; 8.165 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.834 ; 8.834 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 7.948 ; 7.948 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.968 ; 7.968 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.568 ; 7.568 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.229 ; 8.229 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.212 ; 8.212 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.810 ; 7.810 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.754 ; 7.754 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.844 ; 7.844 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 8.726 ; 8.726 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.654 ; -13888.341    ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.237 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -4.128 ; -126.678      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.460 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.423 ; -5333.276          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.654 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 7.626      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.621 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 7.597      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.588 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a18~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 7.566      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.566 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 7.537      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -6.561 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 7.535      ;
; -5.331 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.366      ;
; -5.323 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.358      ;
; -5.319 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 6.373      ;
; -5.311 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 6.365      ;
; -5.276 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 6.330      ;
; -5.268 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                                                      ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 6.322      ;
; -5.267 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                                         ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.302      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
; -5.249 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.191      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]                                            ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[17]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[11]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[23]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[23]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[15]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[16]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[16]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[13]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[14]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[11]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[11]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[19]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[6]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[0]                                                     ; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[5]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[14]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[14]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.289 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[6] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[2] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[5] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[3] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.445      ;
; 0.305 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_funct3[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.457      ;
; 0.317 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[31]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.325 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[8]                                                              ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[25]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[25]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[4]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[1]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[24]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[24]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[20]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[20]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[25]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.481      ;
; 0.327 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[17]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[6]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[24]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[24]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[29]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[29]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[30]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[18]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[20]                                                             ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[19]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[19]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.338 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[22]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.492      ;
; 0.339 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[4]                                                    ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2]                                                    ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren                                                       ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.351 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[18]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[18]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.503      ;
; 0.355 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[17]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[17]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[19]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[19]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[21]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[21]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[18]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[18]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[26]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[26]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]                                            ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[16]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[16]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[15]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[14]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[14]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[1] ; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.369 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[25]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[25]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[27]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[27]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[20]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[20]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[13]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[13]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[22]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[22]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[23]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[28]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.387 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[30]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.390 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[19]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[14]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.570      ;
; 0.409 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[5]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[1]                                                     ; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[21]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[21]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[7]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[9]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[2]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[13]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[2]                                                        ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.592      ;
; 0.417 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[20]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[9]                                                         ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.570      ;
; 0.424 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[23]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.576      ;
; 0.425 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[16]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[16]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.577      ;
; 0.427 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[12]                                                        ; non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.428 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[13]                                                       ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[13]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.431 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29]                                           ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[29]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.586      ;
; 0.437 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[0]                                                              ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.612      ;
; 0.446 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[24]                                              ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[24]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.453 ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[5]                                               ; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.457 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[3]                                                          ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[23]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.607      ;
; 0.461 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[15]                                                   ; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.614      ;
; 0.461 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[31]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                             ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[30]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[21]                                                  ; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.615      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.102      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.090 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.060      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg0  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg1  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg2  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg3  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg4  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg5  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg6  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg7  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg8  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg9  ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.084 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20~porta_address_reg10 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.053      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -4.003 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.950      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.996 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.945      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.992 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.942      ;
; -3.965 ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22~porta_address_reg0  ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.908      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.460 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.589      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.497 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.651      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.539 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel          ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.669      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.566 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.720      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.576 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.731      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.581 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren    ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.735      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]      ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.589 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.743      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren     ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.764      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
; 1.645 ; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3] ; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay|Q[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.800      ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.713  ; 2.713  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.712  ; 2.712  ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 2.713  ; 2.713  ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 2.492  ; 2.492  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 6.432  ; 6.432  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.136  ; 0.136  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.132  ; 0.132  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.141  ; 0.141  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.539 ; -0.539 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.253 ; -0.253 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.211 ; -0.211 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.181 ; -0.181 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.066  ; 0.066  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.129  ; 0.129  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.116  ; 0.116  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.040 ; -0.040 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.376 ; -0.376 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.005  ; 0.005  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.234  ; 2.234  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.224  ; 2.224  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.229  ; 2.229  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 6.432  ; 6.432  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.372 ; -2.372 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.592 ; -2.592 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.593 ; -2.593 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.372 ; -2.372 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.659  ; 0.659  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.016 ; -0.016 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.021 ; -0.021 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.659  ; 0.659  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.373  ; 0.373  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.331  ; 0.331  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.301  ; 0.301  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.054  ; 0.054  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.009 ; -0.009 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.004  ; 0.004  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.160  ; 0.160  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.496  ; 0.496  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.115  ; 0.115  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.128 ; -2.128 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.114 ; -2.114 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.104 ; -2.104 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.109 ; -2.109 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.592 ; -2.592 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 3.944 ; 3.944 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 3.855 ; 3.855 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 5.369 ; 5.369 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 5.369 ; 5.369 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.897 ; 4.897 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.893 ; 4.893 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.673 ; 4.673 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.766 ; 4.766 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.712 ; 4.712 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.766 ; 4.766 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.970 ; 4.970 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.970 ; 4.970 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.329 ; 4.329 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.071 ; 4.071 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 4.133 ; 4.133 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 4.115 ; 4.115 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 4.109 ; 4.109 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 3.815 ; 3.815 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 5.081 ; 5.081 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 4.631 ; 4.631 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 4.965 ; 4.965 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 5.081 ; 5.081 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 4.648 ; 4.648 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 5.049 ; 5.049 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 4.882 ; 4.882 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 5.049 ; 5.049 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.918 ; 4.918 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.911 ; 4.911 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.678 ; 4.678 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 4.799 ; 4.799 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.522 ; 4.522 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.799 ; 4.799 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.529 ; 4.529 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.431 ; 4.431 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.542 ; 4.542 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.535 ; 4.535 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 4.785 ; 4.785 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 3.855 ; 3.855 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 3.944 ; 3.944 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 3.855 ; 3.855 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 5.369 ; 5.369 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.897 ; 4.897 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.893 ; 4.893 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.673 ; 4.673 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.712 ; 4.712 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.766 ; 4.766 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.071 ; 4.071 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.970 ; 4.970 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.329 ; 4.329 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.071 ; 4.071 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 4.133 ; 4.133 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 4.115 ; 4.115 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 4.109 ; 4.109 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 3.815 ; 3.815 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 4.631 ; 4.631 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 4.965 ; 4.965 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 5.081 ; 5.081 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 4.648 ; 4.648 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 4.882 ; 4.882 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 5.049 ; 5.049 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.918 ; 4.918 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.911 ; 4.911 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.678 ; 4.678 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.522 ; 4.522 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.799 ; 4.799 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.529 ; 4.529 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.431 ; 4.431 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.542 ; 4.542 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.535 ; 4.535 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 4.785 ; 4.785 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.041    ; 0.237 ; -8.868   ; 1.460   ; -1.423              ;
;  CLOCK_50        ; -15.041    ; 0.237 ; -8.868   ; 1.460   ; -1.423              ;
; Design-wide TNS  ; -34419.247 ; 0.0   ; -270.777 ; 0.0     ; -5333.276           ;
;  CLOCK_50        ; -34419.247 ; 0.000 ; -270.777 ; 0.000   ; -5333.276           ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.729  ; 4.729  ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 4.554  ; 4.554  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 13.620 ; 13.620 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.695  ; 0.695  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.778  ; 0.778  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.794  ; 0.794  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.495 ; -0.495 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.062  ; 0.062  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.100  ; 0.100  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.161  ; 0.161  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.611  ; 0.611  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.641  ; 0.641  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.661  ; 0.661  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.451  ; 0.451  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.233 ; -0.233 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.538  ; 0.538  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.178  ; 4.178  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.090  ; 4.090  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 4.076  ; 4.076  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 4.067  ; 4.067  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 13.620 ; 13.620 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.372 ; -2.372 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.592 ; -2.592 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.593 ; -2.593 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.372 ; -2.372 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.725  ; 0.725  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.016 ; -0.016 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.021 ; -0.021 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.725  ; 0.725  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.373  ; 0.373  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.331  ; 0.331  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.301  ; 0.301  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.054  ; 0.054  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.009 ; -0.009 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.004  ; 0.004  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.160  ; 0.160  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.496  ; 0.496  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.115  ; 0.115  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.128 ; -2.128 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.114 ; -2.114 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.104 ; -2.104 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.109 ; -2.109 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.592 ; -2.592 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 6.999 ; 6.999 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 6.989 ; 6.989 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 7.035 ; 7.035 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 6.791 ; 6.791 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 9.819 ; 9.819 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 9.819 ; 9.819 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 9.222 ; 9.222 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.816 ; 8.816 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.615 ; 8.615 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.778 ; 8.778 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 7.807 ; 7.807 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 7.503 ; 7.503 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.056 ; 9.056 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.357 ; 8.357 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 9.056 ; 9.056 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 7.741 ; 7.741 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.194 ; 8.194 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 7.460 ; 7.460 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 7.523 ; 7.523 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 7.316 ; 7.316 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 7.449 ; 7.449 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 7.730 ; 7.730 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 6.973 ; 6.973 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 7.610 ; 7.610 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 6.758 ; 6.758 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 7.730 ; 7.730 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 7.715 ; 7.715 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 7.671 ; 7.671 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 9.226 ; 9.226 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 7.409 ; 7.409 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 8.981 ; 8.981 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 9.226 ; 9.226 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 8.558 ; 8.558 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 9.213 ; 9.213 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 8.011 ; 8.011 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 8.554 ; 8.554 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 9.012 ; 9.012 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 8.114 ; 8.114 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 9.213 ; 9.213 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 8.635 ; 8.635 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 9.127 ; 9.127 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.735 ; 8.735 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.127 ; 9.127 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.881 ; 7.881 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 9.116 ; 9.116 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 8.923 ; 8.923 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 7.901 ; 7.901 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 7.690 ; 7.690 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 8.856 ; 8.856 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 8.136 ; 8.136 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.146 ; 8.146 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.149 ; 8.149 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.856 ; 8.856 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.165 ; 8.165 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.834 ; 8.834 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 7.948 ; 7.948 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.968 ; 7.968 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.568 ; 7.568 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.229 ; 8.229 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.212 ; 8.212 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.810 ; 7.810 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.754 ; 7.754 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.844 ; 7.844 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 8.726 ; 8.726 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 3.855 ; 3.855 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 3.944 ; 3.944 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 3.855 ; 3.855 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 5.369 ; 5.369 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.897 ; 4.897 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.893 ; 4.893 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.673 ; 4.673 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.712 ; 4.712 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.766 ; 4.766 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.071 ; 4.071 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.970 ; 4.970 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.329 ; 4.329 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.071 ; 4.071 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
; HEX4[*]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; CLOCK_50        ;
;  HEX4[0]  ; CLOCK_50   ; 4.133 ; 4.133 ; Rise       ; CLOCK_50        ;
;  HEX4[1]  ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  HEX4[2]  ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; CLOCK_50        ;
;  HEX4[3]  ; CLOCK_50   ; 4.115 ; 4.115 ; Rise       ; CLOCK_50        ;
;  HEX4[4]  ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  HEX4[5]  ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  HEX4[6]  ; CLOCK_50   ; 4.109 ; 4.109 ; Rise       ; CLOCK_50        ;
; HEX5[*]   ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  HEX5[0]  ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  HEX5[1]  ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  HEX5[2]  ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  HEX5[3]  ; CLOCK_50   ; 3.815 ; 3.815 ; Rise       ; CLOCK_50        ;
;  HEX5[4]  ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  HEX5[5]  ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  HEX5[6]  ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; HEX6[*]   ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; CLOCK_50        ;
;  HEX6[0]  ; CLOCK_50   ; 4.631 ; 4.631 ; Rise       ; CLOCK_50        ;
;  HEX6[1]  ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; CLOCK_50        ;
;  HEX6[2]  ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  HEX6[3]  ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; CLOCK_50        ;
;  HEX6[4]  ; CLOCK_50   ; 4.965 ; 4.965 ; Rise       ; CLOCK_50        ;
;  HEX6[5]  ; CLOCK_50   ; 5.081 ; 5.081 ; Rise       ; CLOCK_50        ;
;  HEX6[6]  ; CLOCK_50   ; 4.648 ; 4.648 ; Rise       ; CLOCK_50        ;
; HEX7[*]   ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50        ;
;  HEX7[0]  ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50        ;
;  HEX7[1]  ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50        ;
;  HEX7[2]  ; CLOCK_50   ; 4.882 ; 4.882 ; Rise       ; CLOCK_50        ;
;  HEX7[3]  ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  HEX7[4]  ; CLOCK_50   ; 5.049 ; 5.049 ; Rise       ; CLOCK_50        ;
;  HEX7[5]  ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; CLOCK_50        ;
;  HEX7[6]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.918 ; 4.918 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.911 ; 4.911 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.678 ; 4.678 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50        ;
; LEDR[*]   ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.522 ; 4.522 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.799 ; 4.799 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.529 ; 4.529 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.431 ; 4.431 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.542 ; 4.542 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.503 ; 4.503 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.535 ; 4.535 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
;  LEDR[16] ; CLOCK_50   ; 4.785 ; 4.785 ; Rise       ; CLOCK_50        ;
;  LEDR[17] ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 574093   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 574093   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16467    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16467    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 4852  ; 4852 ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 14 14:34:03 2024
Info: Command: quartus_sta non_forwarding -c non_forwarding
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'non_forwarding.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.041    -34419.247 CLOCK_50 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.516         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -8.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.868      -270.777 CLOCK_50 
Info (332146): Worst-case removal slack is 2.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.956         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -5333.276 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.654    -13888.341 CLOCK_50 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -4.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.128      -126.678 CLOCK_50 
Info (332146): Worst-case removal slack is 1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.460         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -5333.276 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4667 megabytes
    Info: Processing ended: Sat Dec 14 14:34:07 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


