<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › alchemy › common › power.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>power.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *	Au1xx0 Power Management routines.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2001, 2008 MontaVista Software Inc.</span>
<span class="cm"> * Author: MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Some of the routines are right out of init/main.c, whose</span>
<span class="cm"> *  copyrights apply here.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute	 it and/or modify it</span>
<span class="cm"> *  under  the terms of	 the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the	License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED	  ``AS	IS&#39;&#39; AND   ANY	EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,	  INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO	EVENT  SHALL   THE AUTHOR  BE	 LIABLE FOR ANY	  DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED	  TO, PROCUREMENT OF  SUBSTITUTE GOODS	OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,	OR PROFITS; OR	BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN	 CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/sysctl.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>

<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/mach-au1x00/au1000.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * We need to save/restore a bunch of core registers that are</span>
<span class="cm"> * either volatile or reset to some state across a processor sleep.</span>
<span class="cm"> * If reading a register doesn&#39;t provide a proper result for a</span>
<span class="cm"> * later restore, we have to provide a function for loading that</span>
<span class="cm"> * register and save a copy.</span>
<span class="cm"> *</span>
<span class="cm"> * We only have to save/restore registers that aren&#39;t otherwise</span>
<span class="cm"> * done as part of a driver pm_* function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sleep_sys_pinfunc</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">3</span><span class="p">];</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">save_core_regs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clocks and PLLs. */</span>
	<span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_FREQCTRL0</span><span class="p">);</span>
	<span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_FREQCTRL1</span><span class="p">);</span>
	<span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_CLKSRC</span><span class="p">);</span>
	<span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_CPUPLL</span><span class="p">);</span>
	<span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_AUXPLL</span><span class="p">);</span>

	<span class="cm">/* pin mux config */</span>
	<span class="n">sleep_sys_pinfunc</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">SYS_PINFUNC</span><span class="p">);</span>

	<span class="cm">/* Save the static memory controller configuration. */</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STCFG0</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STTIME0</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STADDR0</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STCFG1</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STTIME1</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STADDR1</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STCFG2</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STTIME2</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STADDR2</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STCFG3</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STTIME3</span><span class="p">);</span>
	<span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">MEM_STADDR3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">restore_core_regs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* restore clock configuration.  Writing CPUPLL last will</span>
<span class="cm">	 * stall a bit and stabilize other clocks (unless this is</span>
<span class="cm">	 * one of those Au1000 with a write-only PLL, where we dont</span>
<span class="cm">	 * have a valid value)</span>
<span class="cm">	 */</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">SYS_FREQCTRL0</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">SYS_FREQCTRL1</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">SYS_CLKSRC</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span> <span class="n">SYS_AUXPLL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">au1xxx_cpu_has_pll_wo</span><span class="p">())</span>
		<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_clocks</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">SYS_CPUPLL</span><span class="p">);</span>
	<span class="n">au_sync</span><span class="p">();</span>

	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_sys_pinfunc</span><span class="p">,</span> <span class="n">SYS_PINFUNC</span><span class="p">);</span>
	<span class="n">au_sync</span><span class="p">();</span>

	<span class="cm">/* Restore the static memory controller configuration. */</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">MEM_STCFG0</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">MEM_STTIME0</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">MEM_STADDR0</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">MEM_STCFG1</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">MEM_STTIME1</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">MEM_STADDR1</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">MEM_STCFG2</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">MEM_STTIME2</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">MEM_STADDR2</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">MEM_STCFG3</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">MEM_STTIME3</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">sleep_static_memctlr</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">MEM_STADDR3</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">au_sleep</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">save_core_regs</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="n">alchemy_sleep_au1000</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1200</span>:
		<span class="n">alchemy_sleep_au1550</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1300</span>:
		<span class="n">alchemy_sleep_au1300</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">restore_core_regs</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
