{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555499339370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555499339380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:38:59 2019 " "Processing started: Wed Apr 17 16:38:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555499339380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499339380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClktoSsgd -c ClktoSsgd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClktoSsgd -c ClktoSsgd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499339380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555499340230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555499340230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.v 1 1 " "Found 1 design units, including 1 entities, in source file task3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Task3 " "Found entity 1: Task3" {  } { { "Task3.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/Task3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.v 1 1 " "Found 1 design units, including 1 entities, in source file task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Task2 " "Found entity 1: Task2" {  } { { "Task2.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/Task2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.v 1 1 " "Found 1 design units, including 1 entities, in source file task1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Task1 " "Found entity 1: Task1" {  } { { "Task1.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/Task1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jktypeff.v 1 1 " "Found 1 design units, including 1 entities, in source file jktypeff.v" { { "Info" "ISGN_ENTITY_NAME" "1 JKTypeFF " "Found entity 1: JKTypeFF" {  } { { "JKTypeFF.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/JKTypeFF.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitmux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitMux " "Found entity 1: fourBitMux" {  } { { "fourBitMux.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/fourBitMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbinarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitbinarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitBinaryCounter " "Found entity 1: FourBitBinaryCounter" {  } { { "FourBitBinaryCounter.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/FourBitBinaryCounter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DtypeFF.v(32) " "Verilog HDL information at DtypeFF.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "DtypeFF.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/DtypeFF.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555499350350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtypeff.v 1 1 " "Found 1 design units, including 1 entities, in source file dtypeff.v" { { "Info" "ISGN_ENTITY_NAME" "1 DtypeFF " "Found entity 1: DtypeFF" {  } { { "DtypeFF.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/DtypeFF.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClockDivider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktossgd.v 1 1 " "Found 1 design units, including 1 entities, in source file clktossgd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClktoSsgd " "Found entity 1: ClktoSsgd" {  } { { "ClktoSsgd.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499350400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499350400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClktoSsgd " "Elaborating entity \"ClktoSsgd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555499350470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:a " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:a\"" {  } { { "ClktoSsgd.v" "a" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DtypeFF ClockDivider:a\|DtypeFF:a " "Elaborating entity \"DtypeFF\" for hierarchy \"ClockDivider:a\|DtypeFF:a\"" {  } { { "ClockDivider.v" "a" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClockDivider.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitMux ClockDivider:a\|fourBitMux:select " "Elaborating entity \"fourBitMux\" for hierarchy \"ClockDivider:a\|fourBitMux:select\"" {  } { { "ClockDivider.v" "select" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClockDivider.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitBinaryCounter FourBitBinaryCounter:b " "Elaborating entity \"FourBitBinaryCounter\" for hierarchy \"FourBitBinaryCounter:b\"" {  } { { "ClktoSsgd.v" "b" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKTypeFF FourBitBinaryCounter:b\|JKTypeFF:a " "Elaborating entity \"JKTypeFF\" for hierarchy \"FourBitBinaryCounter:b\|JKTypeFF:a\"" {  } { { "FourBitBinaryCounter.v" "a" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/FourBitBinaryCounter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Task3 Task3:c " "Elaborating entity \"Task3\" for hierarchy \"Task3:c\"" {  } { { "ClktoSsgd.v" "c" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Task1 Task3:c\|Task1:bintobcd " "Elaborating entity \"Task1\" for hierarchy \"Task3:c\|Task1:bintobcd\"" {  } { { "Task3.v" "bintobcd" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/Task3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Task2 Task3:c\|Task2:bcdtossgd0 " "Elaborating entity \"Task2\" for hierarchy \"Task3:c\|Task2:bcdtossgd0\"" {  } { { "Task3.v" "bcdtossgd0" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/Task3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499350690 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ClockDivider:a\|fourBitMux:select\|Mux0 " "Found clock multiplexer ClockDivider:a\|fourBitMux:select\|Mux0" {  } { { "fourBitMux.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/fourBitMux.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1555499350960 "|ClktoSsgd|ClockDivider:a|fourBitMux:select|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1555499350960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num\[8\] GND " "Pin \"num\[8\]\" is stuck at GND" {  } { { "ClktoSsgd.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555499351430 "|ClktoSsgd|num[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[9\] GND " "Pin \"num\[9\]\" is stuck at GND" {  } { { "ClktoSsgd.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555499351430 "|ClktoSsgd|num[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[13\] VCC " "Pin \"num\[13\]\" is stuck at VCC" {  } { { "ClktoSsgd.v" "" { Text "C:/Temp/QuartusProjects/207/ClktoSsgd/ClktoSsgd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555499351430 "|ClktoSsgd|num[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555499351430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555499351510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Temp/QuartusProjects/207/ClktoSsgd/output_files/ClktoSsgd.map.smsg " "Generated suppressed messages file C:/Temp/QuartusProjects/207/ClktoSsgd/output_files/ClktoSsgd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499351920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555499352050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499352050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555499352229 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555499352229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555499352229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555499352229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555499352289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:39:12 2019 " "Processing ended: Wed Apr 17 16:39:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555499352289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555499352289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555499352289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499352289 ""}
