//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_52
.address_size 64

	// .globl	_Z10reduce_subPiS_i

.visible .entry _Z10reduce_subPiS_i(
	.param .u64 _Z10reduce_subPiS_i_param_0,
	.param .u64 _Z10reduce_subPiS_i_param_1,
	.param .u32 _Z10reduce_subPiS_i_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z10reduce_subPiS_i_param_0];
	ld.param.u64 	%rd2, [_Z10reduce_subPiS_i_param_1];
	ld.param.u32 	%r2, [_Z10reduce_subPiS_i_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.u32 	%r6, [%rd7];
	ld.global.u32 	%r7, [%rd5];
	sub.s32 	%r8, %r7, %r6;
	st.global.u32 	[%rd5], %r8;

$L__BB0_2:
	ret;

}

