[
    {
        "line": 3,
        "fullcodeline": "struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);"
    },
    {
        "line": 8,
        "fullcodeline": "dma_free_coherent(trans->dev, sizeof(*trans_pcie->ctxt_info_gen3),"
    },
    {
        "line": 11,
        "fullcodeline": "trans_pcie->ctxt_info_dma_addr = 0;"
    },
    {
        "line": 12,
        "fullcodeline": "trans_pcie->ctxt_info_gen3 = NULL;"
    },
    {
        "line": 14,
        "fullcodeline": "iwl_pcie_ctxt_info_free_fw_img(trans);"
    },
    {
        "line": 16,
        "fullcodeline": "dma_free_coherent(trans->dev, sizeof(*trans_pcie->prph_scratch),"
    },
    {
        "line": 19,
        "fullcodeline": "trans_pcie->prph_scratch_dma_addr = 0;"
    },
    {
        "line": 20,
        "fullcodeline": "trans_pcie->prph_scratch = NULL;"
    },
    {
        "line": 22,
        "fullcodeline": "dma_free_coherent(trans->dev, sizeof(*trans_pcie->prph_info),"
    },
    {
        "line": 25,
        "fullcodeline": "trans_pcie->prph_info_dma_addr = 0;"
    },
    {
        "line": 26,
        "fullcodeline": "trans_pcie->prph_info = NULL;"
    },
    {
        "line": 5,
        "fullcodeline": "if (!trans_pcie->ctxt_info_gen3)"
    }
]