module PC_counter(PC_next,clk,rst,PC);
input rst;
input clk;
input [31:0]PC_next;
output reg [31:0]PC;

always@(posedge clk  or negedge rst)
begin
  if(rst ==1'b0)
  begin
  PC <=32'h00000000;
  end

  else
  begin
  PC <= PC_next;
  end
end
endmodule


