# To

Specifies the ending points for false path. A valid timing ending point is a clock, a primary output, an input port, or a data pin of a sequential cell.

**Parent topic:**[Set False Path Constraint Dialog Box](GUID-81C96AB7-B502-4EAD-9786-62B54144D9FD.md)

