isr.o: isr.c \
 /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/03_soc_maxpooling/build/software/include/generated/csr.h \
 /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/03_soc_maxpooling/build/software/include/generated/soc.h \
 /home/javier/litex/litex/litex/soc/software/include/base/stdint.h \
 /home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/system.h \
 /home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h \
 /home/javier/litex/litex/litex/soc/software/include/hw/common.h \
 /home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/irq.h \
 /home/javier/litex/litex/litex/soc/software/include/base/console.h \
 /home/javier/litex/litex/litex/soc/software/include/base/uart.h

/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/03_soc_maxpooling/build/software/include/generated/csr.h:

/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/03_soc_maxpooling/build/software/include/generated/soc.h:

/home/javier/litex/litex/litex/soc/software/include/base/stdint.h:

/home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/system.h:

/home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h:

/home/javier/litex/litex/litex/soc/software/include/hw/common.h:

/home/javier/litex/litex/litex/soc/cores/cpu/vexriscv/irq.h:

/home/javier/litex/litex/litex/soc/software/include/base/console.h:

/home/javier/litex/litex/litex/soc/software/include/base/uart.h:
