#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jun 14 15:10:40 2018
# Process ID: 5189
# Current directory: /home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB
# Command line: vivado -mode tcl -source .//src/tcl/run.tcl
# Log file: /home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/vivado.log
# Journal file: /home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/vivado.jou
#-----------------------------------------------------------
source .//src/tcl/run.tcl
# set curdir [ file dirname [ file normalize [ info script ] ] ]
# source $curdir/env.tcl
## global home_dir
## global fpga_dir
## global core_project_dir
## set home_dir $::env(HOMEDIR)
## set fpga_dir $home_dir/fpga
## set core_project_dir $fpga_dir/$::env(TOP)
## set core_project $::env(TOP)
## puts "home_dir: $home_dir"
home_dir: ./
## puts "fpga_dir: $fpga_dir"
fpga_dir: .//fpga
## puts "core_project_dir: $core_project_dir"
core_project_dir: .//fpga/mkbtb
# open_project $core_project_dir/$core_project.xpr
Scanning sources...
Finished scanning sources
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$home_dir/src/tcl/constraints.xdc"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# reset_run core_synth_1
# reset_run core_impl_1
# launch_run core_synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/verilog/BRAM2Load.v" into library work [/home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/verilog/BRAM2Load.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/verilog/mkbtb.v" into library work [/home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/verilog/mkbtb.v:1]
CRITICAL WARNING: [filemgmt 20-742] The top module "mkSoC" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Thu Jun 14 15:10:51 2018] Launched core_synth_1...
Run output will be captured here: /home/ram/Bluespec_BSV_Tutorial/Example_Programs/BTB/fpga/mkbtb/mkbtb.runs/core_synth_1/runme.log
# wait_on_run core_synth_1
[Thu Jun 14 15:10:51 2018] Waiting for core_synth_1 to finish...

*** Running vivado
    with args -log mkbtb.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mkbtb.tcl

