;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/21/2023 2:39:50 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x7FFC2001  	536969212
0x0004	0x09510000  	2385
0x0008	0x08F90000  	2297
0x000C	0x08F90000  	2297
0x0010	0x08F90000  	2297
0x0014	0x08F90000  	2297
0x0018	0x08F90000  	2297
0x001C	0x08F90000  	2297
0x0020	0x08F90000  	2297
0x0024	0x08F90000  	2297
0x0028	0x08F90000  	2297
0x002C	0x08F90000  	2297
0x0030	0x08F90000  	2297
0x0034	0x08F90000  	2297
0x0038	0x08F90000  	2297
0x003C	0x08F90000  	2297
0x0040	0x08F90000  	2297
0x0044	0x08F90000  	2297
0x0048	0x08F90000  	2297
0x004C	0x08F90000  	2297
0x0050	0x08F90000  	2297
0x0054	0x08F90000  	2297
0x0058	0x08F90000  	2297
0x005C	0x08F90000  	2297
0x0060	0x08F90000  	2297
0x0064	0x08F90000  	2297
0x0068	0x08F90000  	2297
0x006C	0x08F90000  	2297
0x0070	0x08F90000  	2297
0x0074	0x08F90000  	2297
0x0078	0x08F90000  	2297
0x007C	0x08F90000  	2297
0x0080	0x08F90000  	2297
0x0084	0x08F90000  	2297
0x0088	0x08F90000  	2297
0x008C	0x08F90000  	2297
0x0090	0x08F90000  	2297
0x0094	0x08F90000  	2297
0x0098	0x08F90000  	2297
0x009C	0x08F90000  	2297
0x00A0	0x08F90000  	2297
0x00A4	0x08F90000  	2297
0x00A8	0x08F90000  	2297
0x00AC	0x08F90000  	2297
0x00B0	0x08F90000  	2297
0x00B4	0x08F90000  	2297
0x00B8	0x08F90000  	2297
0x00BC	0x08F90000  	2297
0x00C0	0x08F90000  	2297
0x00C4	0x08F90000  	2297
0x00C8	0x08F90000  	2297
0x00CC	0x08F90000  	2297
0x00D0	0x08F90000  	2297
0x00D4	0x08F90000  	2297
0x00D8	0x08F90000  	2297
0x00DC	0x08F90000  	2297
0x00E0	0x08F90000  	2297
0x00E4	0x08F90000  	2297
0x00E8	0x08F90000  	2297
0x00EC	0x08F90000  	2297
0x00F0	0x08F90000  	2297
0x00F4	0x08F90000  	2297
0x00F8	0x08F90000  	2297
0x00FC	0x08F90000  	2297
0x0100	0x08F90000  	2297
0x0104	0x08F90000  	2297
0x0108	0x08F90000  	2297
0x010C	0x08F90000  	2297
0x0110	0x08F90000  	2297
0x0114	0x08F90000  	2297
0x0118	0x08F90000  	2297
0x011C	0x08F90000  	2297
0x0120	0x08F90000  	2297
0x0124	0x08F90000  	2297
0x0128	0x08F90000  	2297
0x012C	0x08F90000  	2297
0x0130	0x08F90000  	2297
0x0134	0x08F90000  	2297
0x0138	0x08F90000  	2297
0x013C	0x08F90000  	2297
0x0140	0x08F90000  	2297
0x0144	0x08F90000  	2297
0x0148	0x08F90000  	2297
0x014C	0x08F90000  	2297
0x0150	0x08F90000  	2297
0x0154	0x08F90000  	2297
0x0158	0x08F90000  	2297
0x015C	0x08F90000  	2297
0x0160	0x08F90000  	2297
0x0164	0x08F90000  	2297
0x0168	0x08F90000  	2297
0x016C	0x08F90000  	2297
0x0170	0x08F90000  	2297
0x0174	0x08F90000  	2297
0x0178	0x08F90000  	2297
0x017C	0x08F90000  	2297
0x0180	0x08F90000  	2297
0x0184	0x08F90000  	2297
0x0188	0x08F90000  	2297
0x018C	0x08F90000  	2297
0x0190	0x08F90000  	2297
; end of ____SysVT
_main:
;main.c, 3 :: 		void main() {
0x0950	0xB081    SUB	SP, SP, #4
0x0952	0xF000F84F  BL	2548
0x0956	0xF7FFFFD3  BL	2304
0x095A	0xF000F9FB  BL	3412
0x095E	0xF7FFFFE5  BL	2348
;main.c, 5 :: 		uint8 ret = E_OK;
;main.c, 7 :: 		uint8 flag = 0;
0x0962	0x2000    MOVS	R0, #0
0x0964	0xF88D0002  STRB	R0, [SP, #2]
;main.c, 9 :: 		led_1.port      = PORTB_INDEX;   // connect led to port B
0x0968	0x2101    MOVS	R1, #1
0x096A	0xF89D0001  LDRB	R0, [SP, #1]
0x096E	0xF3610002  BFI	R0, R1, #0, #3
0x0972	0xF88D0001  STRB	R0, [SP, #1]
;main.c, 10 :: 		led_1.pin       = PIN5;           //    connect led to pin 5
0x0976	0x2105    MOVS	R1, #5
0x0978	0xF89D0001  LDRB	R0, [SP, #1]
0x097C	0xF36100C5  BFI	R0, R1, #3, #3
0x0980	0xF88D0001  STRB	R0, [SP, #1]
;main.c, 11 :: 		led_1.direction = OUTPUT;
0x0984	0xF89D0001  LDRB	R0, [SP, #1]
0x0988	0xF36F1086  BFC	R0, #6, #1
0x098C	0xF88D0001  STRB	R0, [SP, #1]
;main.c, 12 :: 		led_1.logic     = LOW;
0x0990	0xF89D0001  LDRB	R0, [SP, #1]
0x0994	0xF36F10C7  BFC	R0, #7, #1
0x0998	0xF88D0001  STRB	R0, [SP, #1]
;main.c, 14 :: 		usart1_begin(9600); // Change baud rate as needed
0x099C	0xF2425080  MOVW	R0, #9600
0x09A0	0x2100    MOVS	R1, #0
0x09A2	0xF7FFFEF5  BL	_usart1_begin+0
;main.c, 18 :: 		ret = gpio_pin_intialize(&led_1);
0x09A6	0xF10D0001  ADD	R0, SP, #1
0x09AA	0xF7FFFD11  BL	_gpio_pin_intialize+0
;main.c, 19 :: 		while (1) {
L_main0:
;main.c, 22 :: 		data_received = read();
0x09AE	0xF7FFFBF7  BL	_read+0
0x09B2	0xF88D0000  STRB	R0, [SP, #0]
;main.c, 23 :: 		if ( (data_received == 'y') && (flag == 0) ) {
0x09B6	0x2879    CMP	R0, #121
0x09B8	0xD10A    BNE	L__main11
0x09BA	0xF89D0002  LDRB	R0, [SP, #2]
0x09BE	0xB938    CBNZ	R0, L__main10
L__main9:
;main.c, 25 :: 		ret = gpio_pin_write(&led_1, HIGH);
0x09C0	0xF10D0001  ADD	R0, SP, #1
0x09C4	0x2101    MOVS	R1, #1
0x09C6	0xF7FFFBFB  BL	_gpio_pin_write+0
;main.c, 26 :: 		flag = 1;
0x09CA	0x2001    MOVS	R0, #1
0x09CC	0xF88D0002  STRB	R0, [SP, #2]
;main.c, 23 :: 		if ( (data_received == 'y') && (flag == 0) ) {
L__main11:
L__main10:
;main.c, 28 :: 		if ( (data_received == 'n') && (flag == 1) ) {
0x09D0	0xF89D0000  LDRB	R0, [SP, #0]
0x09D4	0x286E    CMP	R0, #110
0x09D6	0xD10B    BNE	L__main13
0x09D8	0xF89D0002  LDRB	R0, [SP, #2]
0x09DC	0x2801    CMP	R0, #1
0x09DE	0xD107    BNE	L__main12
L__main8:
;main.c, 30 :: 		ret = gpio_pin_write(&led_1, LOW);
0x09E0	0xF10D0001  ADD	R0, SP, #1
0x09E4	0x2100    MOVS	R1, #0
0x09E6	0xF7FFFBEB  BL	_gpio_pin_write+0
;main.c, 31 :: 		flag = 0;
0x09EA	0x2000    MOVS	R0, #0
0x09EC	0xF88D0002  STRB	R0, [SP, #2]
;main.c, 28 :: 		if ( (data_received == 'n') && (flag == 1) ) {
L__main13:
L__main12:
;main.c, 33 :: 		}
0x09F0	0xE7DD    B	L_main0
;main.c, 45 :: 		}
L_end_main:
L__main_end_loop:
0x09F2	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x077C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x077E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0782	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x0786	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x078A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x078C	0xB001    ADD	SP, SP, #4
0x078E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0740	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0742	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x0746	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x074A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x074E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0750	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0754	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x0756	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0758	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x075A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x075E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0762	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0764	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0768	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x076A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x076C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0770	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x0774	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x0776	0xB001    ADD	SP, SP, #4
0x0778	0x4770    BX	LR
; end of ___FillZeros
_usart1_begin:
;Usart.c, 3 :: 		void usart1_begin(uint64_t baudRate)
; baudRate start address is: 0 (R0)
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;Usart.c, 9 :: 		RCC_AHB1ENRbits.GPIOAEN = 1;
0x0790	0x2301    MOVS	R3, #1
0x0792	0xB25B    SXTB	R3, R3
0x0794	0x4A4B    LDR	R2, [PC, #300]
0x0796	0x6013    STR	R3, [R2, #0]
;Usart.c, 10 :: 		RCC_APB2ENRbits.USART1EN = 1;
0x0798	0x4A4B    LDR	R2, [PC, #300]
0x079A	0x6013    STR	R3, [R2, #0]
;Usart.c, 13 :: 		GPIOA_MODERbits.MODER9 = 0x2;  // Alternate Fun mode for PA9
0x079C	0x2402    MOVS	R4, #2
0x079E	0x4B4B    LDR	R3, [PC, #300]
0x07A0	0x681A    LDR	R2, [R3, #0]
0x07A2	0xF3644293  BFI	R2, R4, #18, #2
0x07A6	0x601A    STR	R2, [R3, #0]
;Usart.c, 14 :: 		GPIOA_MODERbits.MODER10 = 0x2; // Alternate Fun mode for PA10
0x07A8	0x2402    MOVS	R4, #2
0x07AA	0x4B48    LDR	R3, [PC, #288]
0x07AC	0x681A    LDR	R2, [R3, #0]
0x07AE	0xF3645215  BFI	R2, R4, #20, #2
0x07B2	0x601A    STR	R2, [R3, #0]
;Usart.c, 15 :: 		GPIOA_AFRHbits.AFRH9 = 0x07;   // set PA9 to AF7
0x07B4	0x2407    MOVS	R4, #7
0x07B6	0x4B46    LDR	R3, [PC, #280]
0x07B8	0x781A    LDRB	R2, [R3, #0]
0x07BA	0xF3641207  BFI	R2, R4, #4, #4
0x07BE	0x701A    STRB	R2, [R3, #0]
;Usart.c, 16 :: 		GPIOA_AFRHbits.AFRH10 = 0x07;  // set PA9 to AF7
0x07C0	0x2407    MOVS	R4, #7
0x07C2	0x4B43    LDR	R3, [PC, #268]
0x07C4	0x881A    LDRH	R2, [R3, #0]
0x07C6	0xF364220B  BFI	R2, R4, #8, #4
0x07CA	0x801A    STRH	R2, [R3, #0]
;Usart.c, 19 :: 		USART1_CR1bits.UE = 0;     // Disable USART1
0x07CC	0x2300    MOVS	R3, #0
0x07CE	0xB25B    SXTB	R3, R3
0x07D0	0x4A40    LDR	R2, [PC, #256]
0x07D2	0x6013    STR	R3, [R2, #0]
;Usart.c, 25 :: 		if (baudRate == 1200)
0x07D4	0xF4906296  EORS	R2, R0, #1200
0x07D8	0xD101    BNE	L__usart1_begin40
0x07DA	0xF0910200  EORS	R2, R1, #0
L__usart1_begin40:
0x07DE	0xD104    BNE	L_usart1_begin0
; baudRate end address is: 0 (R0)
;Usart.c, 27 :: 		USART1_BRR = 13328;
0x07E0	0xF2434310  MOVW	R3, #13328
0x07E4	0x4A3C    LDR	R2, [PC, #240]
0x07E6	0x6013    STR	R3, [R2, #0]
;Usart.c, 28 :: 		}
0x07E8	0xE053    B	L_usart1_begin1
L_usart1_begin0:
;Usart.c, 29 :: 		else if (baudRate == 2400)
; baudRate start address is: 0 (R0)
0x07EA	0xF4906216  EORS	R2, R0, #2400
0x07EE	0xD101    BNE	L__usart1_begin41
0x07F0	0xF0910200  EORS	R2, R1, #0
L__usart1_begin41:
0x07F4	0xD104    BNE	L_usart1_begin2
; baudRate end address is: 0 (R0)
;Usart.c, 31 :: 		USART1_BRR = 6656;
0x07F6	0xF6412300  MOVW	R3, #6656
0x07FA	0x4A37    LDR	R2, [PC, #220]
0x07FC	0x6013    STR	R3, [R2, #0]
;Usart.c, 32 :: 		}
0x07FE	0xE048    B	L_usart1_begin3
L_usart1_begin2:
;Usart.c, 33 :: 		else if (baudRate == 9600)
; baudRate start address is: 0 (R0)
0x0800	0xF4905216  EORS	R2, R0, #9600
0x0804	0xD101    BNE	L__usart1_begin42
0x0806	0xF0910200  EORS	R2, R1, #0
L__usart1_begin42:
0x080A	0xD104    BNE	L_usart1_begin4
; baudRate end address is: 0 (R0)
;Usart.c, 35 :: 		USART1_BRR = 1664;
0x080C	0xF2406380  MOVW	R3, #1664
0x0810	0x4A31    LDR	R2, [PC, #196]
0x0812	0x6013    STR	R3, [R2, #0]
;Usart.c, 36 :: 		}
0x0814	0xE03D    B	L_usart1_begin5
L_usart1_begin4:
;Usart.c, 37 :: 		else if (baudRate == 19200)
; baudRate start address is: 0 (R0)
0x0816	0xF4904296  EORS	R2, R0, #19200
0x081A	0xD101    BNE	L__usart1_begin43
0x081C	0xF0910200  EORS	R2, R1, #0
L__usart1_begin43:
0x0820	0xD104    BNE	L_usart1_begin6
; baudRate end address is: 0 (R0)
;Usart.c, 39 :: 		USART1_BRR = 832;
0x0822	0xF2403340  MOVW	R3, #832
0x0826	0x4A2C    LDR	R2, [PC, #176]
0x0828	0x6013    STR	R3, [R2, #0]
;Usart.c, 40 :: 		}
0x082A	0xE032    B	L_usart1_begin7
L_usart1_begin6:
;Usart.c, 41 :: 		else if (baudRate == 38400)
; baudRate start address is: 0 (R0)
0x082C	0xF4904216  EORS	R2, R0, #38400
0x0830	0xD101    BNE	L__usart1_begin44
0x0832	0xF0910200  EORS	R2, R1, #0
L__usart1_begin44:
0x0836	0xD104    BNE	L_usart1_begin8
; baudRate end address is: 0 (R0)
;Usart.c, 43 :: 		USART1_BRR = 416;
0x0838	0xF24013A0  MOVW	R3, #416
0x083C	0x4A26    LDR	R2, [PC, #152]
0x083E	0x6013    STR	R3, [R2, #0]
;Usart.c, 44 :: 		}
0x0840	0xE027    B	L_usart1_begin9
L_usart1_begin8:
;Usart.c, 45 :: 		else if (baudRate == 57600)
; baudRate start address is: 0 (R0)
0x0842	0xF4904261  EORS	R2, R0, #57600
0x0846	0xD101    BNE	L__usart1_begin45
0x0848	0xF0910200  EORS	R2, R1, #0
L__usart1_begin45:
0x084C	0xD104    BNE	L_usart1_begin10
; baudRate end address is: 0 (R0)
;Usart.c, 47 :: 		USART1_BRR = 272;
0x084E	0xF2401310  MOVW	R3, #272
0x0852	0x4A21    LDR	R2, [PC, #132]
0x0854	0x6013    STR	R3, [R2, #0]
;Usart.c, 48 :: 		}
0x0856	0xE01C    B	L_usart1_begin11
L_usart1_begin10:
;Usart.c, 49 :: 		else if (baudRate == 115200)
; baudRate start address is: 0 (R0)
0x0858	0xF49032E1  EORS	R2, R0, #115200
0x085C	0xD101    BNE	L__usart1_begin46
0x085E	0xF0910200  EORS	R2, R1, #0
L__usart1_begin46:
0x0862	0xD103    BNE	L_usart1_begin12
; baudRate end address is: 0 (R0)
;Usart.c, 51 :: 		USART1_BRR = 128;
0x0864	0x2380    MOVS	R3, #128
0x0866	0x4A1C    LDR	R2, [PC, #112]
0x0868	0x6013    STR	R3, [R2, #0]
;Usart.c, 52 :: 		}
0x086A	0xE012    B	L_usart1_begin13
L_usart1_begin12:
;Usart.c, 53 :: 		else if (baudRate == 230400)
; baudRate start address is: 0 (R0)
0x086C	0xF4903261  EORS	R2, R0, #230400
0x0870	0xD101    BNE	L__usart1_begin47
0x0872	0xF0910200  EORS	R2, R1, #0
L__usart1_begin47:
0x0876	0xD103    BNE	L_usart1_begin14
; baudRate end address is: 0 (R0)
;Usart.c, 55 :: 		USART1_BRR = 64;
0x0878	0x2340    MOVS	R3, #64
0x087A	0x4A17    LDR	R2, [PC, #92]
0x087C	0x6013    STR	R3, [R2, #0]
;Usart.c, 56 :: 		}
0x087E	0xE008    B	L_usart1_begin15
L_usart1_begin14:
;Usart.c, 57 :: 		else if (baudRate == 460800)
; baudRate start address is: 0 (R0)
0x0880	0xF49022E1  EORS	R2, R0, #460800
0x0884	0xD101    BNE	L__usart1_begin48
0x0886	0xF0910200  EORS	R2, R1, #0
L__usart1_begin48:
0x088A	0xD102    BNE	L_usart1_begin16
; baudRate end address is: 0 (R0)
;Usart.c, 59 :: 		USART1_BRR = 32;
0x088C	0x2320    MOVS	R3, #32
0x088E	0x4A12    LDR	R2, [PC, #72]
0x0890	0x6013    STR	R3, [R2, #0]
;Usart.c, 60 :: 		}
L_usart1_begin16:
L_usart1_begin15:
L_usart1_begin13:
L_usart1_begin11:
L_usart1_begin9:
L_usart1_begin7:
L_usart1_begin5:
L_usart1_begin3:
L_usart1_begin1:
;Usart.c, 67 :: 		USART1_CR1bits.TE = 1; // Enable Tx
0x0892	0x2601    MOVS	R6, #1
0x0894	0xB276    SXTB	R6, R6
0x0896	0x4A11    LDR	R2, [PC, #68]
0x0898	0x6016    STR	R6, [R2, #0]
;Usart.c, 68 :: 		USART1_CR1bits.RE = 1; // Enable Rx
0x089A	0x4A11    LDR	R2, [PC, #68]
0x089C	0x6016    STR	R6, [R2, #0]
;Usart.c, 69 :: 		USART1_CR1bits.M = 0;  // Set data word length to 8 bits
0x089E	0x2500    MOVS	R5, #0
0x08A0	0xB26D    SXTB	R5, R5
0x08A2	0x4A10    LDR	R2, [PC, #64]
0x08A4	0x6015    STR	R5, [R2, #0]
;Usart.c, 70 :: 		USART1_CR1bits.PCE = 0; // Disable parity control
0x08A6	0x4A10    LDR	R2, [PC, #64]
0x08A8	0x6015    STR	R5, [R2, #0]
;Usart.c, 71 :: 		USART1_CR1bits.OVER8 = 0; // over Sampling by 16 times. it must be 0 because the USART1_BRR value is considered this bit
0x08AA	0x4A10    LDR	R2, [PC, #64]
0x08AC	0x6015    STR	R5, [R2, #0]
;Usart.c, 72 :: 		USART1_CR2bits.STOP = 0; // set 1 to stop bit.
0x08AE	0x2400    MOVS	R4, #0
0x08B0	0x4B0F    LDR	R3, [PC, #60]
0x08B2	0x881A    LDRH	R2, [R3, #0]
0x08B4	0xF364320D  BFI	R2, R4, #12, #2
0x08B8	0x801A    STRH	R2, [R3, #0]
;Usart.c, 73 :: 		USART1_CR3bits.HDSEL = 0; // Half duplex not selected which means full duplex enable
0x08BA	0x4A0E    LDR	R2, [PC, #56]
0x08BC	0x6015    STR	R5, [R2, #0]
;Usart.c, 74 :: 		USART1_CR1bits.UE = 1;  // Enable USART1
0x08BE	0x4A05    LDR	R2, [PC, #20]
0x08C0	0x6016    STR	R6, [R2, #0]
;Usart.c, 75 :: 		}
L_end_usart1_begin:
0x08C2	0x4770    BX	LR
0x08C4	0x06004247  	RCC_AHB1ENRbits+0
0x08C8	0x08904247  	RCC_APB2ENRbits+0
0x08CC	0x00004002  	GPIOA_MODERbits+0
0x08D0	0x00244002  	GPIOA_AFRHbits+0
0x08D4	0x01B44222  	USART1_CR1bits+0
0x08D8	0x10084001  	USART1_BRR+0
0x08DC	0x018C4222  	USART1_CR1bits+0
0x08E0	0x01884222  	USART1_CR1bits+0
0x08E4	0x01B04222  	USART1_CR1bits+0
0x08E8	0x01A84222  	USART1_CR1bits+0
0x08EC	0x01BC4222  	USART1_CR1bits+0
0x08F0	0x10104001  	USART1_CR2bits+0
0x08F4	0x028C4222  	USART1_CR3bits+0
; end of _usart1_begin
_gpio_pin_intialize:
;GPIO.c, 2 :: 		uint8 gpio_pin_intialize(pin_config_t *pin_config){
; pin_config start address is: 0 (R0)
; pin_config end address is: 0 (R0)
; pin_config start address is: 0 (R0)
;GPIO.c, 3 :: 		uint8 ret = E_OK;
; ret start address is: 16 (R4)
0x03D0	0x2401    MOVS	R4, #1
;GPIO.c, 4 :: 		uint8 pin_1 = (pin_config->pin)*2;
0x03D2	0x7802    LDRB	R2, [R0, #0]
0x03D4	0xF3C201C2  UBFX	R1, R2, #3, #3
0x03D8	0x0049    LSLS	R1, R1, #1
; pin_1 start address is: 20 (R5)
0x03DA	0xB2CD    UXTB	R5, R1
;GPIO.c, 5 :: 		uint8 pin_2 = ( (pin_config->pin) * 2 ) + 1;
0x03DC	0xF3C201C2  UBFX	R1, R2, #3, #3
0x03E0	0x0049    LSLS	R1, R1, #1
0x03E2	0xB209    SXTH	R1, R1
0x03E4	0x1C49    ADDS	R1, R1, #1
; pin_2 start address is: 24 (R6)
0x03E6	0xB2CE    UXTB	R6, R1
;GPIO.c, 6 :: 		if(NULL == pin_config){
0x03E8	0xB908    CBNZ	R0, L_gpio_pin_intialize0
; pin_config end address is: 0 (R0)
; ret end address is: 16 (R4)
; pin_1 end address is: 20 (R5)
; pin_2 end address is: 24 (R6)
;GPIO.c, 7 :: 		ret = E_NOT_OK;
; ret start address is: 0 (R0)
0x03EA	0x2000    MOVS	R0, #0
;GPIO.c, 8 :: 		}
; ret end address is: 0 (R0)
0x03EC	0xE1A5    B	L_gpio_pin_intialize1
L_gpio_pin_intialize0:
;GPIO.c, 10 :: 		RCC_AHB1ENR |= (1<<pin_config->port);
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; ret start address is: 16 (R4)
; pin_config start address is: 0 (R0)
0x03EE	0x7801    LDRB	R1, [R0, #0]
0x03F0	0xF3C10202  UBFX	R2, R1, #0, #3
0x03F4	0x2101    MOVS	R1, #1
0x03F6	0xB209    SXTH	R1, R1
0x03F8	0xFA01F202  LSL	R2, R1, R2
0x03FC	0xB212    SXTH	R2, R2
0x03FE	0x4998    LDR	R1, [PC, #608]
0x0400	0x6809    LDR	R1, [R1, #0]
0x0402	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0406	0x4996    LDR	R1, [PC, #600]
0x0408	0x600A    STR	R2, [R1, #0]
;GPIO.c, 11 :: 		switch(pin_config->port){
0x040A	0x4603    MOV	R3, R0
0x040C	0xE171    B	L_gpio_pin_intialize2
;GPIO.c, 12 :: 		case PORTA_INDEX:
L_gpio_pin_intialize4:
;GPIO.c, 13 :: 		if(pin_config->direction == OUTPUT){
0x040E	0x7802    LDRB	R2, [R0, #0]
0x0410	0xF3C21180  UBFX	R1, R2, #6, #1
0x0414	0xB9B9    CBNZ	R1, L_gpio_pin_intialize5
; pin_config end address is: 0 (R0)
;GPIO.c, 14 :: 		GPIOA_MODER |= (1<<pin_1);
0x0416	0x2101    MOVS	R1, #1
0x0418	0xB209    SXTH	R1, R1
0x041A	0xFA01F205  LSL	R2, R1, R5
0x041E	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x0420	0x4990    LDR	R1, [PC, #576]
0x0422	0x6809    LDR	R1, [R1, #0]
0x0424	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0428	0x498E    LDR	R1, [PC, #568]
0x042A	0x600A    STR	R2, [R1, #0]
;GPIO.c, 15 :: 		GPIOA_MODER &= ~(1<<pin_2);
0x042C	0x2101    MOVS	R1, #1
0x042E	0xB209    SXTH	R1, R1
0x0430	0x40B1    LSLS	R1, R6
0x0432	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x0434	0x43CA    MVN	R2, R1
0x0436	0xB212    SXTH	R2, R2
0x0438	0x498A    LDR	R1, [PC, #552]
0x043A	0x6809    LDR	R1, [R1, #0]
0x043C	0xEA010202  AND	R2, R1, R2, LSL #0
0x0440	0x4988    LDR	R1, [PC, #544]
0x0442	0x600A    STR	R2, [R1, #0]
;GPIO.c, 16 :: 		}
0x0444	0xE01C    B	L_gpio_pin_intialize6
L_gpio_pin_intialize5:
;GPIO.c, 17 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x0446	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x0448	0xF3C21180  UBFX	R1, R2, #6, #1
0x044C	0xB1C1    CBZ	R1, L_gpio_pin_intialize7
;GPIO.c, 18 :: 		GPIOA_MODER &= ~(1<<pin_1);
0x044E	0x2101    MOVS	R1, #1
0x0450	0xB209    SXTH	R1, R1
0x0452	0x40A9    LSLS	R1, R5
0x0454	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x0456	0x43CA    MVN	R2, R1
0x0458	0xB212    SXTH	R2, R2
0x045A	0x4982    LDR	R1, [PC, #520]
0x045C	0x6809    LDR	R1, [R1, #0]
0x045E	0xEA010202  AND	R2, R1, R2, LSL #0
0x0462	0x4980    LDR	R1, [PC, #512]
0x0464	0x600A    STR	R2, [R1, #0]
;GPIO.c, 19 :: 		GPIOA_MODER &= ~(1<<pin_2);
0x0466	0x2101    MOVS	R1, #1
0x0468	0xB209    SXTH	R1, R1
0x046A	0x40B1    LSLS	R1, R6
0x046C	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x046E	0x43CA    MVN	R2, R1
0x0470	0xB212    SXTH	R2, R2
0x0472	0x497C    LDR	R1, [PC, #496]
0x0474	0x6809    LDR	R1, [R1, #0]
0x0476	0xEA010202  AND	R2, R1, R2, LSL #0
0x047A	0x497A    LDR	R1, [PC, #488]
0x047C	0x600A    STR	R2, [R1, #0]
;GPIO.c, 20 :: 		}
0x047E	0xE7FF    B	L_gpio_pin_intialize8
L_gpio_pin_intialize7:
;GPIO.c, 21 :: 		else{/* Nothing */}
L_gpio_pin_intialize8:
L_gpio_pin_intialize6:
;GPIO.c, 22 :: 		break;
0x0480	0xB2E0    UXTB	R0, R4
0x0482	0xE15A    B	L_gpio_pin_intialize3
;GPIO.c, 23 :: 		case PORTB_INDEX:
L_gpio_pin_intialize9:
;GPIO.c, 24 :: 		if(pin_config->direction == OUTPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x0484	0x7802    LDRB	R2, [R0, #0]
0x0486	0xF3C21180  UBFX	R1, R2, #6, #1
0x048A	0xB9B9    CBNZ	R1, L_gpio_pin_intialize10
; pin_config end address is: 0 (R0)
;GPIO.c, 25 :: 		GPIOB_MODER |= (1<<pin_1);
0x048C	0x2101    MOVS	R1, #1
0x048E	0xB209    SXTH	R1, R1
0x0490	0xFA01F205  LSL	R2, R1, R5
0x0494	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x0496	0x4974    LDR	R1, [PC, #464]
0x0498	0x6809    LDR	R1, [R1, #0]
0x049A	0xEA410202  ORR	R2, R1, R2, LSL #0
0x049E	0x4972    LDR	R1, [PC, #456]
0x04A0	0x600A    STR	R2, [R1, #0]
;GPIO.c, 26 :: 		GPIOB_MODER &= ~(1<<pin_2);
0x04A2	0x2101    MOVS	R1, #1
0x04A4	0xB209    SXTH	R1, R1
0x04A6	0x40B1    LSLS	R1, R6
0x04A8	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x04AA	0x43CA    MVN	R2, R1
0x04AC	0xB212    SXTH	R2, R2
0x04AE	0x496E    LDR	R1, [PC, #440]
0x04B0	0x6809    LDR	R1, [R1, #0]
0x04B2	0xEA010202  AND	R2, R1, R2, LSL #0
0x04B6	0x496C    LDR	R1, [PC, #432]
0x04B8	0x600A    STR	R2, [R1, #0]
;GPIO.c, 27 :: 		}
0x04BA	0xE01C    B	L_gpio_pin_intialize11
L_gpio_pin_intialize10:
;GPIO.c, 28 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x04BC	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x04BE	0xF3C21180  UBFX	R1, R2, #6, #1
0x04C2	0xB1C1    CBZ	R1, L_gpio_pin_intialize12
;GPIO.c, 29 :: 		GPIOB_MODER &= ~(1<<pin_1);
0x04C4	0x2101    MOVS	R1, #1
0x04C6	0xB209    SXTH	R1, R1
0x04C8	0x40A9    LSLS	R1, R5
0x04CA	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x04CC	0x43CA    MVN	R2, R1
0x04CE	0xB212    SXTH	R2, R2
0x04D0	0x4965    LDR	R1, [PC, #404]
0x04D2	0x6809    LDR	R1, [R1, #0]
0x04D4	0xEA010202  AND	R2, R1, R2, LSL #0
0x04D8	0x4963    LDR	R1, [PC, #396]
0x04DA	0x600A    STR	R2, [R1, #0]
;GPIO.c, 30 :: 		GPIOB_MODER &= ~(1<<pin_2);
0x04DC	0x2101    MOVS	R1, #1
0x04DE	0xB209    SXTH	R1, R1
0x04E0	0x40B1    LSLS	R1, R6
0x04E2	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x04E4	0x43CA    MVN	R2, R1
0x04E6	0xB212    SXTH	R2, R2
0x04E8	0x495F    LDR	R1, [PC, #380]
0x04EA	0x6809    LDR	R1, [R1, #0]
0x04EC	0xEA010202  AND	R2, R1, R2, LSL #0
0x04F0	0x495D    LDR	R1, [PC, #372]
0x04F2	0x600A    STR	R2, [R1, #0]
;GPIO.c, 31 :: 		}
0x04F4	0xE7FF    B	L_gpio_pin_intialize13
L_gpio_pin_intialize12:
;GPIO.c, 32 :: 		else{/* Nothing */}
L_gpio_pin_intialize13:
L_gpio_pin_intialize11:
;GPIO.c, 33 :: 		break;
0x04F6	0xB2E0    UXTB	R0, R4
0x04F8	0xE11F    B	L_gpio_pin_intialize3
;GPIO.c, 34 :: 		case PORTC_INDEX:
L_gpio_pin_intialize14:
;GPIO.c, 35 :: 		if(pin_config->direction == OUTPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x04FA	0x7802    LDRB	R2, [R0, #0]
0x04FC	0xF3C21180  UBFX	R1, R2, #6, #1
0x0500	0xB9B9    CBNZ	R1, L_gpio_pin_intialize15
; pin_config end address is: 0 (R0)
;GPIO.c, 36 :: 		GPIOC_MODER |= (1<<pin_1);
0x0502	0x2101    MOVS	R1, #1
0x0504	0xB209    SXTH	R1, R1
0x0506	0xFA01F205  LSL	R2, R1, R5
0x050A	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x050C	0x4957    LDR	R1, [PC, #348]
0x050E	0x6809    LDR	R1, [R1, #0]
0x0510	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0514	0x4955    LDR	R1, [PC, #340]
0x0516	0x600A    STR	R2, [R1, #0]
;GPIO.c, 37 :: 		GPIOC_MODER &= ~(1<<pin_2);
0x0518	0x2101    MOVS	R1, #1
0x051A	0xB209    SXTH	R1, R1
0x051C	0x40B1    LSLS	R1, R6
0x051E	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x0520	0x43CA    MVN	R2, R1
0x0522	0xB212    SXTH	R2, R2
0x0524	0x4951    LDR	R1, [PC, #324]
0x0526	0x6809    LDR	R1, [R1, #0]
0x0528	0xEA010202  AND	R2, R1, R2, LSL #0
0x052C	0x494F    LDR	R1, [PC, #316]
0x052E	0x600A    STR	R2, [R1, #0]
;GPIO.c, 38 :: 		}
0x0530	0xE01C    B	L_gpio_pin_intialize16
L_gpio_pin_intialize15:
;GPIO.c, 39 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x0532	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x0534	0xF3C21180  UBFX	R1, R2, #6, #1
0x0538	0xB1C1    CBZ	R1, L_gpio_pin_intialize17
;GPIO.c, 40 :: 		GPIOC_MODER &= ~(1<<pin_1);
0x053A	0x2101    MOVS	R1, #1
0x053C	0xB209    SXTH	R1, R1
0x053E	0x40A9    LSLS	R1, R5
0x0540	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x0542	0x43CA    MVN	R2, R1
0x0544	0xB212    SXTH	R2, R2
0x0546	0x4949    LDR	R1, [PC, #292]
0x0548	0x6809    LDR	R1, [R1, #0]
0x054A	0xEA010202  AND	R2, R1, R2, LSL #0
0x054E	0x4947    LDR	R1, [PC, #284]
0x0550	0x600A    STR	R2, [R1, #0]
;GPIO.c, 41 :: 		GPIOC_MODER &= ~(1<<pin_2);
0x0552	0x2101    MOVS	R1, #1
0x0554	0xB209    SXTH	R1, R1
0x0556	0x40B1    LSLS	R1, R6
0x0558	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x055A	0x43CA    MVN	R2, R1
0x055C	0xB212    SXTH	R2, R2
0x055E	0x4943    LDR	R1, [PC, #268]
0x0560	0x6809    LDR	R1, [R1, #0]
0x0562	0xEA010202  AND	R2, R1, R2, LSL #0
0x0566	0x4941    LDR	R1, [PC, #260]
0x0568	0x600A    STR	R2, [R1, #0]
;GPIO.c, 42 :: 		}
0x056A	0xE7FF    B	L_gpio_pin_intialize18
L_gpio_pin_intialize17:
;GPIO.c, 43 :: 		else{/* Nothing */}
L_gpio_pin_intialize18:
L_gpio_pin_intialize16:
;GPIO.c, 44 :: 		break;
0x056C	0xB2E0    UXTB	R0, R4
0x056E	0xE0E4    B	L_gpio_pin_intialize3
;GPIO.c, 45 :: 		case PORTD_INDEX:
L_gpio_pin_intialize19:
;GPIO.c, 46 :: 		if(pin_config->direction == OUTPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x0570	0x7802    LDRB	R2, [R0, #0]
0x0572	0xF3C21180  UBFX	R1, R2, #6, #1
0x0576	0xB9B9    CBNZ	R1, L_gpio_pin_intialize20
; pin_config end address is: 0 (R0)
;GPIO.c, 47 :: 		GPIOD_MODER |= (1<<pin_1);
0x0578	0x2101    MOVS	R1, #1
0x057A	0xB209    SXTH	R1, R1
0x057C	0xFA01F205  LSL	R2, R1, R5
0x0580	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x0582	0x493B    LDR	R1, [PC, #236]
0x0584	0x6809    LDR	R1, [R1, #0]
0x0586	0xEA410202  ORR	R2, R1, R2, LSL #0
0x058A	0x4939    LDR	R1, [PC, #228]
0x058C	0x600A    STR	R2, [R1, #0]
;GPIO.c, 48 :: 		GPIOD_MODER &= ~(1<<pin_2);
0x058E	0x2101    MOVS	R1, #1
0x0590	0xB209    SXTH	R1, R1
0x0592	0x40B1    LSLS	R1, R6
0x0594	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x0596	0x43CA    MVN	R2, R1
0x0598	0xB212    SXTH	R2, R2
0x059A	0x4935    LDR	R1, [PC, #212]
0x059C	0x6809    LDR	R1, [R1, #0]
0x059E	0xEA010202  AND	R2, R1, R2, LSL #0
0x05A2	0x4933    LDR	R1, [PC, #204]
0x05A4	0x600A    STR	R2, [R1, #0]
;GPIO.c, 49 :: 		}
0x05A6	0xE01C    B	L_gpio_pin_intialize21
L_gpio_pin_intialize20:
;GPIO.c, 50 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x05A8	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x05AA	0xF3C21180  UBFX	R1, R2, #6, #1
0x05AE	0xB1C1    CBZ	R1, L_gpio_pin_intialize22
;GPIO.c, 51 :: 		GPIOD_MODER &= ~(1<<pin_1);
0x05B0	0x2101    MOVS	R1, #1
0x05B2	0xB209    SXTH	R1, R1
0x05B4	0x40A9    LSLS	R1, R5
0x05B6	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x05B8	0x43CA    MVN	R2, R1
0x05BA	0xB212    SXTH	R2, R2
0x05BC	0x492C    LDR	R1, [PC, #176]
0x05BE	0x6809    LDR	R1, [R1, #0]
0x05C0	0xEA010202  AND	R2, R1, R2, LSL #0
0x05C4	0x492A    LDR	R1, [PC, #168]
0x05C6	0x600A    STR	R2, [R1, #0]
;GPIO.c, 52 :: 		GPIOD_MODER &= ~(1<<pin_2);
0x05C8	0x2101    MOVS	R1, #1
0x05CA	0xB209    SXTH	R1, R1
0x05CC	0x40B1    LSLS	R1, R6
0x05CE	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x05D0	0x43CA    MVN	R2, R1
0x05D2	0xB212    SXTH	R2, R2
0x05D4	0x4926    LDR	R1, [PC, #152]
0x05D6	0x6809    LDR	R1, [R1, #0]
0x05D8	0xEA010202  AND	R2, R1, R2, LSL #0
0x05DC	0x4924    LDR	R1, [PC, #144]
0x05DE	0x600A    STR	R2, [R1, #0]
;GPIO.c, 53 :: 		}
0x05E0	0xE7FF    B	L_gpio_pin_intialize23
L_gpio_pin_intialize22:
;GPIO.c, 54 :: 		else{/* Nothing */}
L_gpio_pin_intialize23:
L_gpio_pin_intialize21:
;GPIO.c, 55 :: 		break;
0x05E2	0xB2E0    UXTB	R0, R4
0x05E4	0xE0A9    B	L_gpio_pin_intialize3
;GPIO.c, 56 :: 		case PORTE_INDEX:
L_gpio_pin_intialize24:
;GPIO.c, 57 :: 		if(pin_config->direction == OUTPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x05E6	0x7802    LDRB	R2, [R0, #0]
0x05E8	0xF3C21180  UBFX	R1, R2, #6, #1
0x05EC	0xB9B9    CBNZ	R1, L_gpio_pin_intialize25
; pin_config end address is: 0 (R0)
;GPIO.c, 58 :: 		GPIOE_MODER |= (1<<pin_1);
0x05EE	0x2101    MOVS	R1, #1
0x05F0	0xB209    SXTH	R1, R1
0x05F2	0xFA01F205  LSL	R2, R1, R5
0x05F6	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x05F8	0x491E    LDR	R1, [PC, #120]
0x05FA	0x6809    LDR	R1, [R1, #0]
0x05FC	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0600	0x491C    LDR	R1, [PC, #112]
0x0602	0x600A    STR	R2, [R1, #0]
;GPIO.c, 59 :: 		GPIOE_MODER &= ~(1<<pin_2);
0x0604	0x2101    MOVS	R1, #1
0x0606	0xB209    SXTH	R1, R1
0x0608	0x40B1    LSLS	R1, R6
0x060A	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x060C	0x43CA    MVN	R2, R1
0x060E	0xB212    SXTH	R2, R2
0x0610	0x4918    LDR	R1, [PC, #96]
0x0612	0x6809    LDR	R1, [R1, #0]
0x0614	0xEA010202  AND	R2, R1, R2, LSL #0
0x0618	0x4916    LDR	R1, [PC, #88]
0x061A	0x600A    STR	R2, [R1, #0]
;GPIO.c, 60 :: 		}
0x061C	0xE01C    B	L_gpio_pin_intialize26
L_gpio_pin_intialize25:
;GPIO.c, 61 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x061E	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x0620	0xF3C21180  UBFX	R1, R2, #6, #1
0x0624	0xB1C1    CBZ	R1, L_gpio_pin_intialize27
;GPIO.c, 62 :: 		GPIOE_MODER &= ~(1<<pin_1);
0x0626	0x2101    MOVS	R1, #1
0x0628	0xB209    SXTH	R1, R1
0x062A	0x40A9    LSLS	R1, R5
0x062C	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x062E	0x43CA    MVN	R2, R1
0x0630	0xB212    SXTH	R2, R2
0x0632	0x4910    LDR	R1, [PC, #64]
0x0634	0x6809    LDR	R1, [R1, #0]
0x0636	0xEA010202  AND	R2, R1, R2, LSL #0
0x063A	0x490E    LDR	R1, [PC, #56]
0x063C	0x600A    STR	R2, [R1, #0]
;GPIO.c, 63 :: 		GPIOE_MODER &= ~(1<<pin_2);
0x063E	0x2101    MOVS	R1, #1
0x0640	0xB209    SXTH	R1, R1
0x0642	0x40B1    LSLS	R1, R6
0x0644	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x0646	0x43CA    MVN	R2, R1
0x0648	0xB212    SXTH	R2, R2
0x064A	0x490A    LDR	R1, [PC, #40]
0x064C	0x6809    LDR	R1, [R1, #0]
0x064E	0xEA010202  AND	R2, R1, R2, LSL #0
0x0652	0x4908    LDR	R1, [PC, #32]
0x0654	0x600A    STR	R2, [R1, #0]
;GPIO.c, 64 :: 		}
0x0656	0xE7FF    B	L_gpio_pin_intialize28
L_gpio_pin_intialize27:
;GPIO.c, 65 :: 		else{/* Nothing */}
L_gpio_pin_intialize28:
L_gpio_pin_intialize26:
;GPIO.c, 66 :: 		break;
0x0658	0xB2E0    UXTB	R0, R4
0x065A	0xE06E    B	L_gpio_pin_intialize3
0x065C	0xF000B80C  B	#24
0x0660	0x38304002  	RCC_AHB1ENR+0
0x0664	0x00004002  	GPIOA_MODER+0
0x0668	0x04004002  	GPIOB_MODER+0
0x066C	0x08004002  	GPIOC_MODER+0
0x0670	0x0C004002  	GPIOD_MODER+0
0x0674	0x10004002  	GPIOE_MODER+0
;GPIO.c, 67 :: 		case PORTH_INDEX:
L_gpio_pin_intialize29:
;GPIO.c, 68 :: 		if(pin_config->direction == OUTPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x0678	0x7802    LDRB	R2, [R0, #0]
0x067A	0xF3C21180  UBFX	R1, R2, #6, #1
0x067E	0xB9B9    CBNZ	R1, L_gpio_pin_intialize30
; pin_config end address is: 0 (R0)
;GPIO.c, 69 :: 		GPIOH_MODER |= (1<<pin_1);
0x0680	0x2101    MOVS	R1, #1
0x0682	0xB209    SXTH	R1, R1
0x0684	0xFA01F205  LSL	R2, R1, R5
0x0688	0xB212    SXTH	R2, R2
; pin_1 end address is: 20 (R5)
0x068A	0x492C    LDR	R1, [PC, #176]
0x068C	0x6809    LDR	R1, [R1, #0]
0x068E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0692	0x492A    LDR	R1, [PC, #168]
0x0694	0x600A    STR	R2, [R1, #0]
;GPIO.c, 70 :: 		GPIOH_MODER &= ~(1<<pin_2);
0x0696	0x2101    MOVS	R1, #1
0x0698	0xB209    SXTH	R1, R1
0x069A	0x40B1    LSLS	R1, R6
0x069C	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x069E	0x43CA    MVN	R2, R1
0x06A0	0xB212    SXTH	R2, R2
0x06A2	0x4926    LDR	R1, [PC, #152]
0x06A4	0x6809    LDR	R1, [R1, #0]
0x06A6	0xEA010202  AND	R2, R1, R2, LSL #0
0x06AA	0x4924    LDR	R1, [PC, #144]
0x06AC	0x600A    STR	R2, [R1, #0]
;GPIO.c, 71 :: 		}
0x06AE	0xE01C    B	L_gpio_pin_intialize31
L_gpio_pin_intialize30:
;GPIO.c, 72 :: 		else if(pin_config->direction == INPUT){
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; pin_config start address is: 0 (R0)
0x06B0	0x7802    LDRB	R2, [R0, #0]
; pin_config end address is: 0 (R0)
0x06B2	0xF3C21180  UBFX	R1, R2, #6, #1
0x06B6	0xB1C1    CBZ	R1, L_gpio_pin_intialize32
;GPIO.c, 73 :: 		GPIOH_MODER &= ~(1<<pin_1);
0x06B8	0x2101    MOVS	R1, #1
0x06BA	0xB209    SXTH	R1, R1
0x06BC	0x40A9    LSLS	R1, R5
0x06BE	0xB209    SXTH	R1, R1
; pin_1 end address is: 20 (R5)
0x06C0	0x43CA    MVN	R2, R1
0x06C2	0xB212    SXTH	R2, R2
0x06C4	0x491D    LDR	R1, [PC, #116]
0x06C6	0x6809    LDR	R1, [R1, #0]
0x06C8	0xEA010202  AND	R2, R1, R2, LSL #0
0x06CC	0x491B    LDR	R1, [PC, #108]
0x06CE	0x600A    STR	R2, [R1, #0]
;GPIO.c, 74 :: 		GPIOH_MODER &= ~(1<<pin_2);
0x06D0	0x2101    MOVS	R1, #1
0x06D2	0xB209    SXTH	R1, R1
0x06D4	0x40B1    LSLS	R1, R6
0x06D6	0xB209    SXTH	R1, R1
; pin_2 end address is: 24 (R6)
0x06D8	0x43CA    MVN	R2, R1
0x06DA	0xB212    SXTH	R2, R2
0x06DC	0x4917    LDR	R1, [PC, #92]
0x06DE	0x6809    LDR	R1, [R1, #0]
0x06E0	0xEA010202  AND	R2, R1, R2, LSL #0
0x06E4	0x4915    LDR	R1, [PC, #84]
0x06E6	0x600A    STR	R2, [R1, #0]
;GPIO.c, 75 :: 		}
0x06E8	0xE7FF    B	L_gpio_pin_intialize33
L_gpio_pin_intialize32:
;GPIO.c, 76 :: 		else{/* Nothing */}
L_gpio_pin_intialize33:
L_gpio_pin_intialize31:
;GPIO.c, 77 :: 		break;
0x06EA	0xB2E0    UXTB	R0, R4
; ret end address is: 16 (R4)
0x06EC	0xE025    B	L_gpio_pin_intialize3
;GPIO.c, 78 :: 		default:
L_gpio_pin_intialize34:
;GPIO.c, 79 :: 		ret = E_NOT_OK;
; ret start address is: 0 (R0)
0x06EE	0x2000    MOVS	R0, #0
;GPIO.c, 80 :: 		break;
; ret end address is: 0 (R0)
0x06F0	0xE023    B	L_gpio_pin_intialize3
;GPIO.c, 81 :: 		}
L_gpio_pin_intialize2:
; pin_2 start address is: 24 (R6)
; pin_1 start address is: 20 (R5)
; ret start address is: 16 (R4)
; pin_config start address is: 0 (R0)
0x06F2	0x7819    LDRB	R1, [R3, #0]
0x06F4	0xF3C10102  UBFX	R1, R1, #0, #3
0x06F8	0x2900    CMP	R1, #0
0x06FA	0xF43FAE88  BEQ	L_gpio_pin_intialize4
0x06FE	0x7819    LDRB	R1, [R3, #0]
0x0700	0xF3C10102  UBFX	R1, R1, #0, #3
0x0704	0x2901    CMP	R1, #1
0x0706	0xF43FAEBD  BEQ	L_gpio_pin_intialize9
0x070A	0x7819    LDRB	R1, [R3, #0]
0x070C	0xF3C10102  UBFX	R1, R1, #0, #3
0x0710	0x2902    CMP	R1, #2
0x0712	0xF43FAEF2  BEQ	L_gpio_pin_intialize14
0x0716	0x7819    LDRB	R1, [R3, #0]
0x0718	0xF3C10102  UBFX	R1, R1, #0, #3
0x071C	0x2903    CMP	R1, #3
0x071E	0xF43FAF27  BEQ	L_gpio_pin_intialize19
0x0722	0x7819    LDRB	R1, [R3, #0]
0x0724	0xF3C10102  UBFX	R1, R1, #0, #3
0x0728	0x2904    CMP	R1, #4
0x072A	0xF43FAF5C  BEQ	L_gpio_pin_intialize24
0x072E	0x7819    LDRB	R1, [R3, #0]
0x0730	0xF3C10102  UBFX	R1, R1, #0, #3
0x0734	0x2905    CMP	R1, #5
0x0736	0xD09F    BEQ	L_gpio_pin_intialize29
; pin_config end address is: 0 (R0)
; ret end address is: 16 (R4)
; pin_1 end address is: 20 (R5)
; pin_2 end address is: 24 (R6)
0x0738	0xE7D9    B	L_gpio_pin_intialize34
L_gpio_pin_intialize3:
;GPIO.c, 82 :: 		}
; ret start address is: 0 (R0)
; ret end address is: 0 (R0)
L_gpio_pin_intialize1:
;GPIO.c, 83 :: 		return ret;
; ret start address is: 0 (R0)
; ret end address is: 0 (R0)
;GPIO.c, 84 :: 		}
L_end_gpio_pin_intialize:
0x073A	0x4770    BX	LR
0x073C	0x1C004002  	GPIOH_MODER+0
; end of _gpio_pin_intialize
_read:
;Usart.c, 98 :: 		uint8_t  read()
0x01A0	0xB081    SUB	SP, SP, #4
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
;Usart.c, 100 :: 		while (!available());  // if available() == 0 then there are data recived so i will wait in while loop until data recived so Now i can read  my data
L_read24:
0x01A6	0xF7FFFFF5  BL	_available+0
0x01AA	0xB900    CBNZ	R0, L_read25
0x01AC	0xE7FB    B	L_read24
L_read25:
;Usart.c, 101 :: 		return USART1_DR;       //  read the data  -- take the data from USART1_DR
0x01AE	0x4803    LDR	R0, [PC, #12]
0x01B0	0x6800    LDR	R0, [R0, #0]
;Usart.c, 102 :: 		}
L_end_read:
0x01B2	0xF8DDE000  LDR	LR, [SP, #0]
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
0x01BA	0xBF00    NOP
0x01BC	0x10044001  	USART1_DR+0
; end of _read
_available:
;Usart.c, 76 :: 		int available ()
;Usart.c, 78 :: 		return USART1_SRbits.RXNE;  // check there is data recived or not if  USART1_SRbits.RXNE = 1 then data is ready to read or write
0x0194	0x4801    LDR	R0, [PC, #4]
0x0196	0x6800    LDR	R0, [R0, #0]
;Usart.c, 80 :: 		}
L_end_available:
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0x00144222  	USART1_SRbits+0
; end of _available
_gpio_pin_write:
;GPIO.c, 86 :: 		uint8 gpio_pin_write(pin_config_t *pin_config, logic_t logic){
; logic start address is: 4 (R1)
; pin_config start address is: 0 (R0)
0x01C0	0xB2CB    UXTB	R3, R1
0x01C2	0x4601    MOV	R1, R0
; logic end address is: 4 (R1)
; pin_config end address is: 0 (R0)
; pin_config start address is: 4 (R1)
; logic start address is: 12 (R3)
;GPIO.c, 87 :: 		uint8 ret = E_OK;
; ret start address is: 0 (R0)
0x01C4	0x2001    MOVS	R0, #1
;GPIO.c, 88 :: 		if(NULL == pin_config){
0x01C6	0xB909    CBNZ	R1, L_gpio_pin_write35
; pin_config end address is: 4 (R1)
; logic end address is: 12 (R3)
;GPIO.c, 89 :: 		ret = E_NOT_OK;
0x01C8	0x2000    MOVS	R0, #0
;GPIO.c, 90 :: 		}
0x01CA	0xE0CF    B	L_gpio_pin_write36
L_gpio_pin_write35:
;GPIO.c, 92 :: 		switch(pin_config->port){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x01CC	0x460C    MOV	R4, R1
0x01CE	0xE0B0    B	L_gpio_pin_write37
;GPIO.c, 93 :: 		case PORTA_INDEX:
L_gpio_pin_write39:
;GPIO.c, 94 :: 		if(logic == HIGH){
0x01D0	0x2B01    CMP	R3, #1
0x01D2	0xD10E    BNE	L_gpio_pin_write40
; logic end address is: 12 (R3)
;GPIO.c, 95 :: 		GPIOA_ODR |= (1<<pin_config->pin);
0x01D4	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x01D6	0xF3C203C2  UBFX	R3, R2, #3, #3
0x01DA	0x2201    MOVS	R2, #1
0x01DC	0xB212    SXTH	R2, R2
0x01DE	0xFA02F303  LSL	R3, R2, R3
0x01E2	0xB21B    SXTH	R3, R3
0x01E4	0x4A62    LDR	R2, [PC, #392]
0x01E6	0x6812    LDR	R2, [R2, #0]
0x01E8	0xEA420303  ORR	R3, R2, R3, LSL #0
0x01EC	0x4A60    LDR	R2, [PC, #384]
0x01EE	0x6013    STR	R3, [R2, #0]
;GPIO.c, 96 :: 		}
0x01F0	0xE010    B	L_gpio_pin_write41
L_gpio_pin_write40:
;GPIO.c, 97 :: 		else if(logic == LOW){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x01F2	0xB97B    CBNZ	R3, L_gpio_pin_write42
; logic end address is: 12 (R3)
;GPIO.c, 98 :: 		GPIOA_ODR &= ~(1<<pin_config->pin);
0x01F4	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x01F6	0xF3C203C2  UBFX	R3, R2, #3, #3
0x01FA	0x2201    MOVS	R2, #1
0x01FC	0xB212    SXTH	R2, R2
0x01FE	0x409A    LSLS	R2, R3
0x0200	0xB212    SXTH	R2, R2
0x0202	0x43D3    MVN	R3, R2
0x0204	0xB21B    SXTH	R3, R3
0x0206	0x4A5A    LDR	R2, [PC, #360]
0x0208	0x6812    LDR	R2, [R2, #0]
0x020A	0xEA020303  AND	R3, R2, R3, LSL #0
0x020E	0x4A58    LDR	R2, [PC, #352]
0x0210	0x6013    STR	R3, [R2, #0]
;GPIO.c, 99 :: 		}
0x0212	0xE7FF    B	L_gpio_pin_write43
L_gpio_pin_write42:
;GPIO.c, 100 :: 		else{/* Nothing */}
L_gpio_pin_write43:
L_gpio_pin_write41:
;GPIO.c, 101 :: 		break;
0x0214	0xE0AA    B	L_gpio_pin_write38
;GPIO.c, 102 :: 		case PORTB_INDEX:
L_gpio_pin_write44:
;GPIO.c, 103 :: 		if(logic == HIGH){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x0216	0x2B01    CMP	R3, #1
0x0218	0xD10E    BNE	L_gpio_pin_write45
; logic end address is: 12 (R3)
;GPIO.c, 104 :: 		GPIOB_ODR |= (1<<pin_config->pin);
0x021A	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x021C	0xF3C203C2  UBFX	R3, R2, #3, #3
0x0220	0x2201    MOVS	R2, #1
0x0222	0xB212    SXTH	R2, R2
0x0224	0xFA02F303  LSL	R3, R2, R3
0x0228	0xB21B    SXTH	R3, R3
0x022A	0x4A52    LDR	R2, [PC, #328]
0x022C	0x6812    LDR	R2, [R2, #0]
0x022E	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0232	0x4A50    LDR	R2, [PC, #320]
0x0234	0x6013    STR	R3, [R2, #0]
;GPIO.c, 105 :: 		}
0x0236	0xE010    B	L_gpio_pin_write46
L_gpio_pin_write45:
;GPIO.c, 106 :: 		else if(logic == LOW){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x0238	0xB97B    CBNZ	R3, L_gpio_pin_write47
; logic end address is: 12 (R3)
;GPIO.c, 107 :: 		GPIOB_ODR &= ~(1<<pin_config->pin);
0x023A	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x023C	0xF3C203C2  UBFX	R3, R2, #3, #3
0x0240	0x2201    MOVS	R2, #1
0x0242	0xB212    SXTH	R2, R2
0x0244	0x409A    LSLS	R2, R3
0x0246	0xB212    SXTH	R2, R2
0x0248	0x43D3    MVN	R3, R2
0x024A	0xB21B    SXTH	R3, R3
0x024C	0x4A49    LDR	R2, [PC, #292]
0x024E	0x6812    LDR	R2, [R2, #0]
0x0250	0xEA020303  AND	R3, R2, R3, LSL #0
0x0254	0x4A47    LDR	R2, [PC, #284]
0x0256	0x6013    STR	R3, [R2, #0]
;GPIO.c, 108 :: 		}
0x0258	0xE7FF    B	L_gpio_pin_write48
L_gpio_pin_write47:
;GPIO.c, 109 :: 		else{/* Nothing */}
L_gpio_pin_write48:
L_gpio_pin_write46:
;GPIO.c, 110 :: 		break;
0x025A	0xE087    B	L_gpio_pin_write38
;GPIO.c, 111 :: 		case PORTC_INDEX:
L_gpio_pin_write49:
;GPIO.c, 112 :: 		if(logic == HIGH){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x025C	0x2B01    CMP	R3, #1
0x025E	0xD10E    BNE	L_gpio_pin_write50
; logic end address is: 12 (R3)
;GPIO.c, 113 :: 		GPIOC_ODR |= (1<<pin_config->pin);
0x0260	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x0262	0xF3C203C2  UBFX	R3, R2, #3, #3
0x0266	0x2201    MOVS	R2, #1
0x0268	0xB212    SXTH	R2, R2
0x026A	0xFA02F303  LSL	R3, R2, R3
0x026E	0xB21B    SXTH	R3, R3
0x0270	0x4A41    LDR	R2, [PC, #260]
0x0272	0x6812    LDR	R2, [R2, #0]
0x0274	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0278	0x4A3F    LDR	R2, [PC, #252]
0x027A	0x6013    STR	R3, [R2, #0]
;GPIO.c, 114 :: 		}
0x027C	0xE010    B	L_gpio_pin_write51
L_gpio_pin_write50:
;GPIO.c, 115 :: 		else if(logic == LOW){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x027E	0xB97B    CBNZ	R3, L_gpio_pin_write52
; logic end address is: 12 (R3)
;GPIO.c, 116 :: 		GPIOC_ODR &= ~(1<<pin_config->pin);
0x0280	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x0282	0xF3C203C2  UBFX	R3, R2, #3, #3
0x0286	0x2201    MOVS	R2, #1
0x0288	0xB212    SXTH	R2, R2
0x028A	0x409A    LSLS	R2, R3
0x028C	0xB212    SXTH	R2, R2
0x028E	0x43D3    MVN	R3, R2
0x0290	0xB21B    SXTH	R3, R3
0x0292	0x4A39    LDR	R2, [PC, #228]
0x0294	0x6812    LDR	R2, [R2, #0]
0x0296	0xEA020303  AND	R3, R2, R3, LSL #0
0x029A	0x4A37    LDR	R2, [PC, #220]
0x029C	0x6013    STR	R3, [R2, #0]
;GPIO.c, 117 :: 		}
0x029E	0xE7FF    B	L_gpio_pin_write53
L_gpio_pin_write52:
;GPIO.c, 118 :: 		else{/* Nothing */}
L_gpio_pin_write53:
L_gpio_pin_write51:
;GPIO.c, 119 :: 		break;
0x02A0	0xE064    B	L_gpio_pin_write38
;GPIO.c, 120 :: 		case PORTD_INDEX:
L_gpio_pin_write54:
;GPIO.c, 121 :: 		if(logic == HIGH){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x02A2	0x2B01    CMP	R3, #1
0x02A4	0xD10E    BNE	L_gpio_pin_write55
; logic end address is: 12 (R3)
;GPIO.c, 122 :: 		GPIOD_ODR |= (1<<pin_config->pin);
0x02A6	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x02A8	0xF3C203C2  UBFX	R3, R2, #3, #3
0x02AC	0x2201    MOVS	R2, #1
0x02AE	0xB212    SXTH	R2, R2
0x02B0	0xFA02F303  LSL	R3, R2, R3
0x02B4	0xB21B    SXTH	R3, R3
0x02B6	0x4A31    LDR	R2, [PC, #196]
0x02B8	0x6812    LDR	R2, [R2, #0]
0x02BA	0xEA420303  ORR	R3, R2, R3, LSL #0
0x02BE	0x4A2F    LDR	R2, [PC, #188]
0x02C0	0x6013    STR	R3, [R2, #0]
;GPIO.c, 123 :: 		}
0x02C2	0xE010    B	L_gpio_pin_write56
L_gpio_pin_write55:
;GPIO.c, 124 :: 		else if(logic == LOW){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x02C4	0xB97B    CBNZ	R3, L_gpio_pin_write57
; logic end address is: 12 (R3)
;GPIO.c, 125 :: 		GPIOD_ODR &= ~(1<<pin_config->pin);
0x02C6	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x02C8	0xF3C203C2  UBFX	R3, R2, #3, #3
0x02CC	0x2201    MOVS	R2, #1
0x02CE	0xB212    SXTH	R2, R2
0x02D0	0x409A    LSLS	R2, R3
0x02D2	0xB212    SXTH	R2, R2
0x02D4	0x43D3    MVN	R3, R2
0x02D6	0xB21B    SXTH	R3, R3
0x02D8	0x4A28    LDR	R2, [PC, #160]
0x02DA	0x6812    LDR	R2, [R2, #0]
0x02DC	0xEA020303  AND	R3, R2, R3, LSL #0
0x02E0	0x4A26    LDR	R2, [PC, #152]
0x02E2	0x6013    STR	R3, [R2, #0]
;GPIO.c, 126 :: 		}
0x02E4	0xE7FF    B	L_gpio_pin_write58
L_gpio_pin_write57:
;GPIO.c, 127 :: 		else{/* Nothing */}
L_gpio_pin_write58:
L_gpio_pin_write56:
;GPIO.c, 128 :: 		break;
0x02E6	0xE041    B	L_gpio_pin_write38
;GPIO.c, 129 :: 		case PORTE_INDEX:
L_gpio_pin_write59:
;GPIO.c, 130 :: 		if(logic == HIGH){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x02E8	0x2B01    CMP	R3, #1
0x02EA	0xD10E    BNE	L_gpio_pin_write60
; logic end address is: 12 (R3)
;GPIO.c, 131 :: 		GPIOE_ODR |= (1<<pin_config->pin);
0x02EC	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x02EE	0xF3C203C2  UBFX	R3, R2, #3, #3
0x02F2	0x2201    MOVS	R2, #1
0x02F4	0xB212    SXTH	R2, R2
0x02F6	0xFA02F303  LSL	R3, R2, R3
0x02FA	0xB21B    SXTH	R3, R3
0x02FC	0x4A20    LDR	R2, [PC, #128]
0x02FE	0x6812    LDR	R2, [R2, #0]
0x0300	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0304	0x4A1E    LDR	R2, [PC, #120]
0x0306	0x6013    STR	R3, [R2, #0]
;GPIO.c, 132 :: 		}
0x0308	0xE010    B	L_gpio_pin_write61
L_gpio_pin_write60:
;GPIO.c, 133 :: 		else if(logic == LOW){
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x030A	0xB97B    CBNZ	R3, L_gpio_pin_write62
; logic end address is: 12 (R3)
;GPIO.c, 134 :: 		GPIOE_ODR &= ~(1<<pin_config->pin);
0x030C	0x780A    LDRB	R2, [R1, #0]
; pin_config end address is: 4 (R1)
0x030E	0xF3C203C2  UBFX	R3, R2, #3, #3
0x0312	0x2201    MOVS	R2, #1
0x0314	0xB212    SXTH	R2, R2
0x0316	0x409A    LSLS	R2, R3
0x0318	0xB212    SXTH	R2, R2
0x031A	0x43D3    MVN	R3, R2
0x031C	0xB21B    SXTH	R3, R3
0x031E	0x4A18    LDR	R2, [PC, #96]
0x0320	0x6812    LDR	R2, [R2, #0]
0x0322	0xEA020303  AND	R3, R2, R3, LSL #0
0x0326	0x4A16    LDR	R2, [PC, #88]
0x0328	0x6013    STR	R3, [R2, #0]
;GPIO.c, 135 :: 		}
0x032A	0xE7FF    B	L_gpio_pin_write63
L_gpio_pin_write62:
;GPIO.c, 136 :: 		else{/* Nothing */}
L_gpio_pin_write63:
L_gpio_pin_write61:
;GPIO.c, 137 :: 		break;
; ret end address is: 0 (R0)
0x032C	0xE01E    B	L_gpio_pin_write38
;GPIO.c, 138 :: 		default:
L_gpio_pin_write64:
;GPIO.c, 139 :: 		ret = E_NOT_OK;
; ret start address is: 0 (R0)
0x032E	0x2000    MOVS	R0, #0
;GPIO.c, 140 :: 		break;
0x0330	0xE01C    B	L_gpio_pin_write38
;GPIO.c, 141 :: 		}
L_gpio_pin_write37:
; logic start address is: 12 (R3)
; pin_config start address is: 4 (R1)
0x0332	0x7822    LDRB	R2, [R4, #0]
0x0334	0xF3C20202  UBFX	R2, R2, #0, #3
0x0338	0x2A00    CMP	R2, #0
0x033A	0xF43FAF49  BEQ	L_gpio_pin_write39
0x033E	0x7822    LDRB	R2, [R4, #0]
0x0340	0xF3C20202  UBFX	R2, R2, #0, #3
0x0344	0x2A01    CMP	R2, #1
0x0346	0xF43FAF66  BEQ	L_gpio_pin_write44
0x034A	0x7822    LDRB	R2, [R4, #0]
0x034C	0xF3C20202  UBFX	R2, R2, #0, #3
0x0350	0x2A02    CMP	R2, #2
0x0352	0xF43FAF83  BEQ	L_gpio_pin_write49
0x0356	0x7822    LDRB	R2, [R4, #0]
0x0358	0xF3C20202  UBFX	R2, R2, #0, #3
0x035C	0x2A03    CMP	R2, #3
0x035E	0xD0A0    BEQ	L_gpio_pin_write54
0x0360	0x7822    LDRB	R2, [R4, #0]
0x0362	0xF3C20202  UBFX	R2, R2, #0, #3
0x0366	0x2A04    CMP	R2, #4
0x0368	0xD0BE    BEQ	L_gpio_pin_write59
; pin_config end address is: 4 (R1)
; logic end address is: 12 (R3)
; ret end address is: 0 (R0)
0x036A	0xE7E0    B	L_gpio_pin_write64
L_gpio_pin_write38:
;GPIO.c, 142 :: 		}
; ret start address is: 0 (R0)
; ret end address is: 0 (R0)
L_gpio_pin_write36:
;GPIO.c, 143 :: 		return ret;
; ret start address is: 0 (R0)
; ret end address is: 0 (R0)
;GPIO.c, 144 :: 		}
L_end_gpio_pin_write:
0x036C	0x4770    BX	LR
0x036E	0xBF00    NOP
0x0370	0x00144002  	GPIOA_ODR+0
0x0374	0x04144002  	GPIOB_ODR+0
0x0378	0x08144002  	GPIOC_ODR+0
0x037C	0x0C144002  	GPIOD_ODR+0
0x0380	0x10144002  	GPIOE_ODR+0
; end of _gpio_pin_write
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x09F4	0xB082    SUB	SP, SP, #8
0x09F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x09FA	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x09FC	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x09FE	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0A00	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A02	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x0A04	0x2803    CMP	R0, #3
0x0A06	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x0A0A	0x4893    LDR	R0, [PC, #588]
0x0A0C	0x4281    CMP	R1, R0
0x0A0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x0A10	0x4892    LDR	R0, [PC, #584]
0x0A12	0x6800    LDR	R0, [R0, #0]
0x0A14	0xF0400105  ORR	R1, R0, #5
0x0A18	0x4890    LDR	R0, [PC, #576]
0x0A1A	0x6001    STR	R1, [R0, #0]
0x0A1C	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A1E	0x4890    LDR	R0, [PC, #576]
0x0A20	0x4281    CMP	R1, R0
0x0A22	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x0A24	0x488D    LDR	R0, [PC, #564]
0x0A26	0x6800    LDR	R0, [R0, #0]
0x0A28	0xF0400104  ORR	R1, R0, #4
0x0A2C	0x488B    LDR	R0, [PC, #556]
0x0A2E	0x6001    STR	R1, [R0, #0]
0x0A30	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A32	0x488C    LDR	R0, [PC, #560]
0x0A34	0x4281    CMP	R1, R0
0x0A36	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0A38	0x4888    LDR	R0, [PC, #544]
0x0A3A	0x6800    LDR	R0, [R0, #0]
0x0A3C	0xF0400103  ORR	R1, R0, #3
0x0A40	0x4886    LDR	R0, [PC, #536]
0x0A42	0x6001    STR	R1, [R0, #0]
0x0A44	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A46	0xF64E2060  MOVW	R0, #60000
0x0A4A	0x4281    CMP	R1, R0
0x0A4C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x0A4E	0x4883    LDR	R0, [PC, #524]
0x0A50	0x6800    LDR	R0, [R0, #0]
0x0A52	0xF0400102  ORR	R1, R0, #2
0x0A56	0x4881    LDR	R0, [PC, #516]
0x0A58	0x6001    STR	R1, [R0, #0]
0x0A5A	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A5C	0xF2475030  MOVW	R0, #30000
0x0A60	0x4281    CMP	R1, R0
0x0A62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x0A64	0x487D    LDR	R0, [PC, #500]
0x0A66	0x6800    LDR	R0, [R0, #0]
0x0A68	0xF0400101  ORR	R1, R0, #1
0x0A6C	0x487B    LDR	R0, [PC, #492]
0x0A6E	0x6001    STR	R1, [R0, #0]
0x0A70	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x0A72	0x487A    LDR	R0, [PC, #488]
0x0A74	0x6801    LDR	R1, [R0, #0]
0x0A76	0xF06F0007  MVN	R0, #7
0x0A7A	0x4001    ANDS	R1, R0
0x0A7C	0x4877    LDR	R0, [PC, #476]
0x0A7E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x0A80	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0A82	0x2802    CMP	R0, #2
0x0A84	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x0A88	0x4877    LDR	R0, [PC, #476]
0x0A8A	0x4281    CMP	R1, R0
0x0A8C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x0A8E	0x4873    LDR	R0, [PC, #460]
0x0A90	0x6800    LDR	R0, [R0, #0]
0x0A92	0xF0400106  ORR	R1, R0, #6
0x0A96	0x4871    LDR	R0, [PC, #452]
0x0A98	0x6001    STR	R1, [R0, #0]
0x0A9A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A9C	0x4870    LDR	R0, [PC, #448]
0x0A9E	0x4281    CMP	R1, R0
0x0AA0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x0AA2	0x486E    LDR	R0, [PC, #440]
0x0AA4	0x6800    LDR	R0, [R0, #0]
0x0AA6	0xF0400105  ORR	R1, R0, #5
0x0AAA	0x486C    LDR	R0, [PC, #432]
0x0AAC	0x6001    STR	R1, [R0, #0]
0x0AAE	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AB0	0x486E    LDR	R0, [PC, #440]
0x0AB2	0x4281    CMP	R1, R0
0x0AB4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0AB6	0x4869    LDR	R0, [PC, #420]
0x0AB8	0x6800    LDR	R0, [R0, #0]
0x0ABA	0xF0400104  ORR	R1, R0, #4
0x0ABE	0x4867    LDR	R0, [PC, #412]
0x0AC0	0x6001    STR	R1, [R0, #0]
0x0AC2	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AC4	0x486A    LDR	R0, [PC, #424]
0x0AC6	0x4281    CMP	R1, R0
0x0AC8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x0ACA	0x4864    LDR	R0, [PC, #400]
0x0ACC	0x6800    LDR	R0, [R0, #0]
0x0ACE	0xF0400103  ORR	R1, R0, #3
0x0AD2	0x4862    LDR	R0, [PC, #392]
0x0AD4	0x6001    STR	R1, [R0, #0]
0x0AD6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AD8	0xF64B3080  MOVW	R0, #48000
0x0ADC	0x4281    CMP	R1, R0
0x0ADE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x0AE0	0x485E    LDR	R0, [PC, #376]
0x0AE2	0x6800    LDR	R0, [R0, #0]
0x0AE4	0xF0400102  ORR	R1, R0, #2
0x0AE8	0x485C    LDR	R0, [PC, #368]
0x0AEA	0x6001    STR	R1, [R0, #0]
0x0AEC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AEE	0xF64550C0  MOVW	R0, #24000
0x0AF2	0x4281    CMP	R1, R0
0x0AF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x0AF6	0x4859    LDR	R0, [PC, #356]
0x0AF8	0x6800    LDR	R0, [R0, #0]
0x0AFA	0xF0400101  ORR	R1, R0, #1
0x0AFE	0x4857    LDR	R0, [PC, #348]
0x0B00	0x6001    STR	R1, [R0, #0]
0x0B02	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x0B04	0x4855    LDR	R0, [PC, #340]
0x0B06	0x6801    LDR	R1, [R0, #0]
0x0B08	0xF06F0007  MVN	R0, #7
0x0B0C	0x4001    ANDS	R1, R0
0x0B0E	0x4853    LDR	R0, [PC, #332]
0x0B10	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x0B12	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0B14	0x2801    CMP	R0, #1
0x0B16	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x0B1A	0x4851    LDR	R0, [PC, #324]
0x0B1C	0x4281    CMP	R1, R0
0x0B1E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x0B20	0x484E    LDR	R0, [PC, #312]
0x0B22	0x6800    LDR	R0, [R0, #0]
0x0B24	0xF0400107  ORR	R1, R0, #7
0x0B28	0x484C    LDR	R0, [PC, #304]
0x0B2A	0x6001    STR	R1, [R0, #0]
0x0B2C	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B2E	0x4851    LDR	R0, [PC, #324]
0x0B30	0x4281    CMP	R1, R0
0x0B32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x0B34	0x4849    LDR	R0, [PC, #292]
0x0B36	0x6800    LDR	R0, [R0, #0]
0x0B38	0xF0400106  ORR	R1, R0, #6
0x0B3C	0x4847    LDR	R0, [PC, #284]
0x0B3E	0x6001    STR	R1, [R0, #0]
0x0B40	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B42	0x4848    LDR	R0, [PC, #288]
0x0B44	0x4281    CMP	R1, R0
0x0B46	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x0B48	0x4844    LDR	R0, [PC, #272]
0x0B4A	0x6800    LDR	R0, [R0, #0]
0x0B4C	0xF0400105  ORR	R1, R0, #5
0x0B50	0x4842    LDR	R0, [PC, #264]
0x0B52	0x6001    STR	R1, [R0, #0]
0x0B54	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B56	0x4846    LDR	R0, [PC, #280]
0x0B58	0x4281    CMP	R1, R0
0x0B5A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x0B5C	0x483F    LDR	R0, [PC, #252]
0x0B5E	0x6800    LDR	R0, [R0, #0]
0x0B60	0xF0400104  ORR	R1, R0, #4
0x0B64	0x483D    LDR	R0, [PC, #244]
0x0B66	0x6001    STR	R1, [R0, #0]
0x0B68	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B6A	0xF24D20F0  MOVW	R0, #54000
0x0B6E	0x4281    CMP	R1, R0
0x0B70	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x0B72	0x483A    LDR	R0, [PC, #232]
0x0B74	0x6800    LDR	R0, [R0, #0]
0x0B76	0xF0400103  ORR	R1, R0, #3
0x0B7A	0x4838    LDR	R0, [PC, #224]
0x0B7C	0x6001    STR	R1, [R0, #0]
0x0B7E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B80	0xF64840A0  MOVW	R0, #36000
0x0B84	0x4281    CMP	R1, R0
0x0B86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x0B88	0x4834    LDR	R0, [PC, #208]
0x0B8A	0x6800    LDR	R0, [R0, #0]
0x0B8C	0xF0400102  ORR	R1, R0, #2
0x0B90	0x4832    LDR	R0, [PC, #200]
0x0B92	0x6001    STR	R1, [R0, #0]
0x0B94	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B96	0xF2446050  MOVW	R0, #18000
0x0B9A	0x4281    CMP	R1, R0
0x0B9C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x0B9E	0x482F    LDR	R0, [PC, #188]
0x0BA0	0x6800    LDR	R0, [R0, #0]
0x0BA2	0xF0400101  ORR	R1, R0, #1
0x0BA6	0x482D    LDR	R0, [PC, #180]
0x0BA8	0x6001    STR	R1, [R0, #0]
0x0BAA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x0BAC	0x482B    LDR	R0, [PC, #172]
0x0BAE	0x6801    LDR	R1, [R0, #0]
0x0BB0	0xF06F0007  MVN	R0, #7
0x0BB4	0x4001    ANDS	R1, R0
0x0BB6	0x4829    LDR	R0, [PC, #164]
0x0BB8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x0BBA	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0BBC	0x2800    CMP	R0, #0
0x0BBE	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x0BC2	0x482D    LDR	R0, [PC, #180]
0x0BC4	0x4281    CMP	R1, R0
0x0BC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x0BC8	0x4824    LDR	R0, [PC, #144]
0x0BCA	0x6800    LDR	R0, [R0, #0]
0x0BCC	0xF0400107  ORR	R1, R0, #7
0x0BD0	0x4822    LDR	R0, [PC, #136]
0x0BD2	0x6001    STR	R1, [R0, #0]
0x0BD4	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BD6	0x4825    LDR	R0, [PC, #148]
0x0BD8	0x4281    CMP	R1, R0
0x0BDA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x0BDC	0x481F    LDR	R0, [PC, #124]
0x0BDE	0x6800    LDR	R0, [R0, #0]
0x0BE0	0xF0400106  ORR	R1, R0, #6
0x0BE4	0x481D    LDR	R0, [PC, #116]
0x0BE6	0x6001    STR	R1, [R0, #0]
0x0BE8	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BEA	0x4824    LDR	R0, [PC, #144]
0x0BEC	0x4281    CMP	R1, R0
0x0BEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x0BF0	0x481A    LDR	R0, [PC, #104]
0x0BF2	0x6800    LDR	R0, [R0, #0]
0x0BF4	0xF0400105  ORR	R1, R0, #5
0x0BF8	0x4818    LDR	R0, [PC, #96]
0x0BFA	0x6001    STR	R1, [R0, #0]
0x0BFC	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BFE	0xF5B14F7A  CMP	R1, #64000
0x0C02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x0C04	0x4815    LDR	R0, [PC, #84]
0x0C06	0x6800    LDR	R0, [R0, #0]
0x0C08	0xF0400104  ORR	R1, R0, #4
0x0C0C	0x4813    LDR	R0, [PC, #76]
0x0C0E	0x6001    STR	R1, [R0, #0]
0x0C10	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C12	0xF64B3080  MOVW	R0, #48000
0x0C16	0x4281    CMP	R1, R0
0x0C18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x0C1A	0x4810    LDR	R0, [PC, #64]
0x0C1C	0x6800    LDR	R0, [R0, #0]
0x0C1E	0xF0400103  ORR	R1, R0, #3
0x0C22	0x480E    LDR	R0, [PC, #56]
0x0C24	0x6001    STR	R1, [R0, #0]
0x0C26	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C28	0xF5B14FFA  CMP	R1, #32000
0x0C2C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x0C2E	0x480B    LDR	R0, [PC, #44]
0x0C30	0x6800    LDR	R0, [R0, #0]
0x0C32	0xF0400102  ORR	R1, R0, #2
0x0C36	0x4809    LDR	R0, [PC, #36]
0x0C38	0x6001    STR	R1, [R0, #0]
0x0C3A	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C3C	0xF5B15F7A  CMP	R1, #16000
0x0C40	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x0C42	0xE01D    B	#58
0x0C44	0x00810000  	#129
0x0C48	0x00100400  	#67108880
0x0C4C	0x00000000  	#0
0x0C50	0x00030000  	#3
0x0C54	0x1F400000  	#8000
0x0C58	0x49F00002  	#150000
0x0C5C	0x3C004002  	FLASH_ACR+0
0x0C60	0xD4C00001  	#120000
0x0C64	0x5F900001  	#90000
0x0C68	0x32800002  	#144000
0x0C6C	0x77000001  	#96000
0x0C70	0x19400001  	#72000
0x0C74	0xA5E00001  	#108000
0x0C78	0xB5800001  	#112000
0x0C7C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x0C80	0x482D    LDR	R0, [PC, #180]
0x0C82	0x6800    LDR	R0, [R0, #0]
0x0C84	0xF0400101  ORR	R1, R0, #1
0x0C88	0x482B    LDR	R0, [PC, #172]
0x0C8A	0x6001    STR	R1, [R0, #0]
0x0C8C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x0C8E	0x482A    LDR	R0, [PC, #168]
0x0C90	0x6801    LDR	R1, [R0, #0]
0x0C92	0xF06F0007  MVN	R0, #7
0x0C96	0x4001    ANDS	R1, R0
0x0C98	0x4827    LDR	R0, [PC, #156]
0x0C9A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x0C9C	0x2101    MOVS	R1, #1
0x0C9E	0xB249    SXTB	R1, R1
0x0CA0	0x4826    LDR	R0, [PC, #152]
0x0CA2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x0CA4	0x4826    LDR	R0, [PC, #152]
0x0CA6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x0CA8	0xF7FFFB6C  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x0CAC	0x4825    LDR	R0, [PC, #148]
0x0CAE	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x0CB0	0x4825    LDR	R0, [PC, #148]
0x0CB2	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x0CB4	0x4825    LDR	R0, [PC, #148]
0x0CB6	0xEA020100  AND	R1, R2, R0, LSL #0
0x0CBA	0x4825    LDR	R0, [PC, #148]
0x0CBC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x0CBE	0xF0020001  AND	R0, R2, #1
0x0CC2	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0CC4	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0CC6	0x4822    LDR	R0, [PC, #136]
0x0CC8	0x6800    LDR	R0, [R0, #0]
0x0CCA	0xF0000002  AND	R0, R0, #2
0x0CCE	0x2800    CMP	R0, #0
0x0CD0	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x0CD2	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0CD4	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x0CD6	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0CD8	0xF4023080  AND	R0, R2, #65536
0x0CDC	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0CDE	0x481C    LDR	R0, [PC, #112]
0x0CE0	0x6800    LDR	R0, [R0, #0]
0x0CE2	0xF4003000  AND	R0, R0, #131072
0x0CE6	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x0CE8	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x0CEA	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0CEC	0x460A    MOV	R2, R1
0x0CEE	0x9901    LDR	R1, [SP, #4]
0x0CF0	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x0CF2	0x9101    STR	R1, [SP, #4]
0x0CF4	0x4611    MOV	R1, R2
0x0CF6	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0CF8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0CFC	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x0CFE	0x4814    LDR	R0, [PC, #80]
0x0D00	0x6800    LDR	R0, [R0, #0]
0x0D02	0xF0407180  ORR	R1, R0, #16777216
0x0D06	0x4812    LDR	R0, [PC, #72]
0x0D08	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0D0A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x0D0C	0x4810    LDR	R0, [PC, #64]
0x0D0E	0x6800    LDR	R0, [R0, #0]
0x0D10	0xF0007000  AND	R0, R0, #33554432
0x0D14	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x0D16	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x0D18	0x460A    MOV	R2, R1
0x0D1A	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x0D1C	0x480A    LDR	R0, [PC, #40]
0x0D1E	0x6800    LDR	R0, [R0, #0]
0x0D20	0xF000010C  AND	R1, R0, #12
0x0D24	0x0090    LSLS	R0, R2, #2
0x0D26	0xF000000C  AND	R0, R0, #12
0x0D2A	0x4281    CMP	R1, R0
0x0D2C	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0D2E	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x0D30	0xF8DDE000  LDR	LR, [SP, #0]
0x0D34	0xB002    ADD	SP, SP, #8
0x0D36	0x4770    BX	LR
0x0D38	0x3C004002  	FLASH_ACR+0
0x0D3C	0x80204247  	FLASH_ACR+0
0x0D40	0x80244247  	FLASH_ACR+0
0x0D44	0x38044002  	RCC_PLLCFGR+0
0x0D48	0x38084002  	RCC_CFGR+0
0x0D4C	0xFFFF000F  	#1048575
0x0D50	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0384	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x0386	0x480D    LDR	R0, [PC, #52]
0x0388	0x6800    LDR	R0, [R0, #0]
0x038A	0xF0400101  ORR	R1, R0, #1
0x038E	0x480B    LDR	R0, [PC, #44]
0x0390	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x0392	0x2100    MOVS	R1, #0
0x0394	0x480A    LDR	R0, [PC, #40]
0x0396	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x0398	0x4808    LDR	R0, [PC, #32]
0x039A	0x6801    LDR	R1, [R0, #0]
0x039C	0x4809    LDR	R0, [PC, #36]
0x039E	0x4001    ANDS	R1, R0
0x03A0	0x4806    LDR	R0, [PC, #24]
0x03A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x03A4	0x4908    LDR	R1, [PC, #32]
0x03A6	0x4809    LDR	R0, [PC, #36]
0x03A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x03AA	0x4804    LDR	R0, [PC, #16]
0x03AC	0x6801    LDR	R1, [R0, #0]
0x03AE	0xF46F2080  MVN	R0, #262144
0x03B2	0x4001    ANDS	R1, R0
0x03B4	0x4801    LDR	R0, [PC, #4]
0x03B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x03B8	0xB001    ADD	SP, SP, #4
0x03BA	0x4770    BX	LR
0x03BC	0x38004002  	RCC_CR+0
0x03C0	0x38084002  	RCC_CFGR+0
0x03C4	0xFFFFFEF6  	#-17367041
0x03C8	0x30102400  	#603992080
0x03CC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x092C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x092E	0x4904    LDR	R1, [PC, #16]
0x0930	0x4804    LDR	R0, [PC, #16]
0x0932	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0934	0x4904    LDR	R1, [PC, #16]
0x0936	0x4805    LDR	R0, [PC, #20]
0x0938	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x093A	0xB001    ADD	SP, SP, #4
0x093C	0x4770    BX	LR
0x093E	0xBF00    NOP
0x0940	0x1F400000  	#8000
0x0944	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0948	0x00030000  	#3
0x094C	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x08F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x08FA	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x08FC	0xB001    ADD	SP, SP, #4
0x08FE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x0900	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x0902	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x0906	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x090A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x090C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x0910	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x0912	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x0914	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x0916	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x0918	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x091A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x091E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x0922	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x0926	0xB001    ADD	SP, SP, #4
0x0928	0x4770    BX	LR
; end of ___EnableFPU
0x0D54	0xB500    PUSH	(R14)
0x0D56	0xF8DFB010  LDR	R11, [PC, #16]
0x0D5A	0xF8DFA010  LDR	R10, [PC, #16]
0x0D5E	0xF7FFFCEF  BL	1856
0x0D62	0xBD00    POP	(R15)
0x0D64	0x4770    BX	LR
0x0D66	0xBF00    NOP
0x0D68	0x00002000  	#536870912
0x0D6C	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0194      [12]    _available
0x01A0      [32]    _read
0x01C0     [452]    _gpio_pin_write
0x0384      [76]    __Lib_System_4XX_SystemClockSetDefault
0x03D0     [880]    _gpio_pin_intialize
0x0740      [58]    ___FillZeros
0x077C      [20]    ___CC2DW
0x0790     [360]    _usart1_begin
0x08F8       [8]    ___GenExcept
0x0900      [42]    ___EnableFPU
0x092C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0950     [164]    _main
0x09F4     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
