#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 17 18:21:09 2020
# Process ID: 6720
# Current directory: D:/SABER_FPGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5372 D:\SABER_FPGA\project_1\project_1.xpr
# Log file: D:/SABER_FPGA/project_1/vivado.log
# Journal file: D:/SABER_FPGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SABER_FPGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018_installed/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/3755/hdl/axi_protocol_checker_v2_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/725c/hdl/axi_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_local_params.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_reg_params.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_reg_init.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_apis.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_unused_ports.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_axi_gp.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_axi_acp.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_zynq_ultra_ps_e_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ad7b/hdl/zynq_ultra_ps_e_vip_v1_0_2_axi_ace.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_AXI_Slave8Ports_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/6373/hdl/AXI_Slave8Ports_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_AXI_Slave8Ports_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/6373/hdl/AXI_Slave8Ports_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_AXI_Slave8Ports_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/6373/hdl/AXI_Slave8Ports_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_AXI_Slave8Ports_0_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/6373/hdl/AXI_Slave8Ports_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/67d8/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_ds_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_auto_pc_0' generated file not found 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1105.285 ; gain = 423.156
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_globals.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_buffer.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round.vhd D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak.vhd}
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v}
WARNING: [filemgmt 56-12] File 'D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v}
update_compile_order -fileset sources_1
update_module_reference Top_fpga_adder_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:user:AXI_Slave8Ports:1.0 - AXI_Slave8Ports_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:module_ref:fpga_adder:1.0 - fpga_adder_0
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Top> from BD file <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd>
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_fpga_adder_0_0 from fpga_adder_v1_0 1.0 to fpga_adder_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
upgrade_ip: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1105.285 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1105.285 ; gain = 0.000
create_bd_cell -type module -reference ComputeCoreWrapper ComputeCoreWrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Slave8Ports_0/control_low_word] [get_bd_pins ComputeCoreWrapper_0/control_low_word]
connect_bd_net [get_bd_pins AXI_Slave8Ports_0/control_high_word] [get_bd_pins ComputeCoreWrapper_0/control_high_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dina_ext_low_word] [get_bd_pins AXI_Slave8Ports_0/dina_ext_low_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dina_ext_high_word] [get_bd_pins AXI_Slave8Ports_0/dina_ext_high_word]
delete_bd_objs [get_bd_nets fpga_adder_0_dout_ext_low_word] [get_bd_nets fpga_adder_0_dout_ext_high_word] [get_bd_nets fpga_adder_0_status] [get_bd_cells fpga_adder_0]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dout_ext_low_word] [get_bd_pins AXI_Slave8Ports_0/dout_ext_low_word]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/dout_ext_high_word] [get_bd_pins AXI_Slave8Ports_0/dout_ext_high_word]
connect_bd_net [get_bd_pins ComputeCoreWrapper_0/status] [get_bd_pins AXI_Slave8Ports_0/status]
save_bd_design
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
reset_run synth_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/sim/Top.v
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/hdl/Top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0_ooc.xdc'
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Simulation' target for IP 'ps8_0_axi_periph/s00_couplers/auto_ds'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd
INFO: [Common 17-681] Processing pending cancel.
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/sim/Top.v
VHDL Output written to : D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/hdl/Top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_pc_0/Top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/hw_handoff/Top.hwh
Generated Block Design Tcl file D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/hw_handoff/Top_bd.tcl
Generated Hardware Definition File D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_zynq_ultra_ps_e_0_0, cache-ID = 9d3a47d648b3f326; cache size = 21.330 MB.
config_ip_cache: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1130.742 ; gain = 13.941
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_AXI_Slave8Ports_0_0, cache-ID = 1cf25e261c931b2c; cache size = 21.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_rst_ps8_0_99M_0, cache-ID = 43a8e3fef0670c0b; cache size = 21.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_auto_ds_0, cache-ID = f73a78366c52fb0e; cache size = 21.330 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_auto_pc_0, cache-ID = a717536ae0ecb7b0; cache size = 21.330 MB.
[Tue Mar 17 19:16:42 2020] Launched Top_ComputeCoreWrapper_0_0_synth_1, synth_1...
Run output will be captured here:
Top_ComputeCoreWrapper_0_0_synth_1: D:/SABER_FPGA/project_1/project_1.runs/Top_ComputeCoreWrapper_0_0_synth_1/runme.log
synth_1: D:/SABER_FPGA/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 17 19:16:42 2020] Launched impl_1...
Run output will be captured here: D:/SABER_FPGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 1134.410 ; gain = 29.125
file copy -force D:/SABER_FPGA/project_1/project_1.runs/impl_1/Top_wrapper.sysdef D:/SABER_FPGA/project_1/project_1.sdk/Top_wrapper.hdf

set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_kem_enc_new.v
update_compile_order -fileset sim_1
set_property top tb_kem_enc_new [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM64_1024'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1162.039 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kem_enc_new' in fileset 'sim_1'...
ipx::open_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.031 ; gain = 0.367
ipx::open_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.855 ; gain = 15.344
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_kem_enc_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_kem_enc_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kem_enc_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_kem_enc_new_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_globals.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keccak
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keccak_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keccak_round
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SABER_FPGA/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keccak_round_constants_gen
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_kem_enc_new_behav xil_defaultlib.tb_kem_enc_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port dout_ext on this module [D:/SABER_FPGA/Verilog_src/test_bench/tb_kem_enc_new.v:61]
ERROR: [VRFC 10-2063] Module <SHA_SHAKE_wrapper> not found while processing module instance <SH> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:66]
ERROR: [VRFC 10-2063] Module <VectorMul_wrapper> not found while processing module instance <VMUL0> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:153]
ERROR: [VRFC 10-2063] Module <Add_Round> not found while processing module instance <AddRound0> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:159]
ERROR: [VRFC 10-2063] Module <Add_m_pack> not found while processing module instance <AddPack0> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:163]
ERROR: [VRFC 10-2063] Module <BS2POLVECp> not found while processing module instance <BC2PVEC> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:167]
ERROR: [VRFC 10-2063] Module <unpack> not found while processing module instance <unpack0> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:171]
ERROR: [VRFC 10-2063] Module <copy_words> not found while processing module instance <copy> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:176]
ERROR: [VRFC 10-2063] Module <vector_sampler> not found while processing module instance <Sampler> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:182]
ERROR: [VRFC 10-2063] Module <BRAM64_1024> not found while processing module instance <BR> [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:186]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1183.973 ; gain = 19.996
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kem_enc_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_kem_enc_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_kem_enc_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kem_enc_new
"xvhdl --incr --relax -prj tb_kem_enc_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_kem_enc_new_behav xil_defaultlib.tb_kem_enc_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.tb_kem_enc_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kem_enc_new_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_kem_enc_new_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 18 14:41:08 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:48:21 . Memory (MB): peak = 1198.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '2901' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kem_enc_new_behav -key {Behavioral:sim_1:Functional:tb_kem_enc_new} -tclbatch {tb_kem_enc_new.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_kem_enc_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
i=   0 din=db0cb67a17a9aeeb

blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
i=   1 din=af199f96dfb6e521

blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
i=   2 din=a84c0b05a31f0773

blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
i=   3 din=e4e75a38fe9b7e90

blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
i=   4 din=83063bbf4ab6f1e9

blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
i=   5 din=ce24a7d346129d61

blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
i=   6 din=59d86277b5c4932c

blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
i=   7 din=aae8426989a2be47

blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
i=   8 din=a251bafff3b27b1e

blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
i=   9 din=c7a8c333917fd996

blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
i=  10 din=24b5e58de318fd4d

blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
i=  11 din=8405689185e8410e

blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
i=  12 din=5290d19cdf5cc624

blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
i=  13 din=851f72f75a8af802

blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
i=  14 din=7db927f9f2744106

blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
i=  15 din=1fa21f265fce8169

blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
i=  16 din=23b3793bbb74befa

blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
i=  17 din=81a6a605a72248a5

blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
i=  18 din=5c9f7af3d1eec257

blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
i=  19 din=35bac167a6d5a169

blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
i=  20 din=bb371fd2f16fbfd4

blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
i=  21 din=3a4beedd55930e09

blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
i=  22 din=a7b0a138e8cca887

blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
i=  23 din=08b2484b5147a7f6

blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
i=  24 din=dc32a1ccaf64d398

blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
i=  25 din=5d233c0712fb520f

blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
i=  26 din=1b0a1b34037b1f28

blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
i=  27 din=41d6d6dc64eea60b

blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
i=  28 din=6a2a881e47823d38

blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
i=  29 din=a5577542a88e9f95

blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
i=  30 din=d5d4f00565eef0a3

blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
i=  31 din=a9c2feb61f05992c

blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
i=  32 din=a9b826678361734e

blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
i=  33 din=58d0189da858f427

blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
i=  34 din=57e11928fbc29e9f

blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
i=  35 din=298c620bec72976f

blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
i=  36 din=ba6aa2ed35fc7de8

blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
i=  37 din=05ba6dcaa966d51d

blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
i=  38 din=5b220964cfcd9c51

blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
i=  39 din=2d0bca433f157618

blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
i=  40 din=9b443aa5a59796ef

blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
i=  41 din=4e053fbca7eae146

blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
i=  42 din=a06e088cb63aa85d

blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
i=  43 din=b4e96529328ca9c9

blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
i=  44 din=23c6831bc6526d46

blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
i=  45 din=c9b54ce18ba2ee45

blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
i=  46 din=7660eff71e47456f

blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
i=  47 din=9988a8a73fdfe3af

blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
i=  48 din=88dfbfdcbf322ec6

blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
i=  49 din=a2108c8013456497

blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
i=  50 din=e694eaf738fabf09

blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
i=  51 din=ffadb8c39b130fac

blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
i=  52 din=3dbe30567436afc4

blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
i=  53 din=fe9c977e773850a7

blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
i=  54 din=dc1c0e4719bdc4c0

blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
i=  55 din=70fb42b2dc86292f

blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
i=  56 din=b90d3b752e33567f

blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
i=  57 din=f1c2879708c1688e

blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
i=  58 din=89521c028e3fb3db

blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
i=  59 din=e64f2761650d44d6

blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
i=  60 din=3a39c9bf018614ff

blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
i=  61 din=74a2111adfa9501a

blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
i=  62 din=c2e91249f06b8047

blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
i=  63 din=43c98ebae7353c10

blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
i=  64 din=9a9fd7a0aedab432

blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
i=  65 din=46b15709457ead21

blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
i=  66 din=4f5ee67747a43b8d

blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
i=  67 din=3b0d90ce8010b434

blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
i=  68 din=4651a27169eb46cb

blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
i=  69 din=c8e1ac0c1da95bbd

blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
i=  70 din=49e6bcf110623b30

blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
i=  71 din=8ace6110ed92fdcc

blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
i=  72 din=e2dee5c889e68f46

blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
i=  73 din=b3c1881af75c2d8c

blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
i=  74 din=0d29979b038242fd

blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
i=  75 din=1ccee0025adc23e9

blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
i=  76 din=7a224b5054af6e6f

blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
i=  77 din=f59c794a193c1844

blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
i=  78 din=88bb526a7d01fb70

blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
i=  79 din=df17b3fdc062f8df

blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
i=  80 din=00999a574c3a5bdb

blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
i=  81 din=6a8a87cda0054723

blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
i=  82 din=8e15cb4b06e9f123

blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
i=  83 din=e93c5f7568e4d792

blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
i=  84 din=6be9930e24d92c6d

blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
i=  85 din=b74b6f234273c6ef

blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
i=  86 din=6d95f092a53554fe

blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
i=  87 din=63091cc289d970f2

blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
i=  88 din=ad42fbb2c95ac65e

blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.270 ; gain = 25.574
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kem_enc_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:48:59 . Memory (MB): peak = 1224.270 ; gain = 37.219
run 10us
i=  89 din=fbada8e389a4d6ab

blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
i=  90 din=ba727e965ec53bf1

blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
i=  91 din=5eadf50485cccda5

blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
i=  92 din=bc0c8f56ffcc80e1

blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
i=  93 din=45db90d2fe0233cf

blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
i=  94 din=ec41cf691281ad11

blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
i=  95 din=f154b1925b0eae9c

blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
i=  96 din=cf29f64d38d2d5c6

blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
i=  97 din=d32f7e54c0da00aa

blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
i=  98 din=33a0d5d7dae3fe7c

blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
i=  99 din=e04d53aecdcc37f6

blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
i= 100 din=17d6873d2a92e609

blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
i= 101 din=5ea55c8852466676

blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
i= 102 din=a966ecabbbab9ab3

blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
i= 103 din=c03d5f482d8271cd

blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
i= 104 din=26bf255968ddf6a0

blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
i= 105 din=7cc02cc25388e434

blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
i= 106 din=db073db95e3f1ab1

blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
i= 107 din=eae80134639784b9

blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
i= 108 din=03d8770c3fb00716

blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
i= 109 din=b2c01f22fd617eef

blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
i= 110 din=d6952fd92436853a

blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
i= 111 din=90ac47ecb2785e06

blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
i= 112 din=9ec9276bc0dcc123

blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
i= 113 din=914bf667feb54960

blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
i= 114 din=a9ad185c7641e730

blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
i= 115 din=745ceb4a6f29f7be

blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
i= 116 din=02d6bb2da94c195e

blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
i= 117 din=e6e8f10cc636f4f0

blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
i= 118 din=a0cb9fcd5ef9012d

blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
i= 119 din=397ebfc1b53c6f4f

blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
i= 120 din=5ebe66a7a7008807

blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
i= 121 din=83399ee2fcd34a24

blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
i= 122 din=7cf2abaac982fe9c

blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
i= 123 din=8f932d5653c62fcf

blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
i=   0 din=0b01ad4280719778

blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
i=   1 din=f0dedd135de98bc9

blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
i=   2 din=c7af6f4295ab3365

blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
i=   3 din=6245b7ad99cd7649

blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
blk_mem_gen_v8_4_1 collision detected at time: 4745000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 85, B read address: 85
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1225.191 ; gain = 0.000
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_kem_enc_new/uut/BR/wea}} {{/tb_kem_enc_new/uut/BR/addra}} {{/tb_kem_enc_new/uut/BR/dina}} {{/tb_kem_enc_new/uut/BR/addrb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
Block Memory Generator module tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
i=   0 din=db0cb67a17a9aeeb

blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
i=   1 din=af199f96dfb6e521

blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
i=   2 din=a84c0b05a31f0773

blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
i=   3 din=e4e75a38fe9b7e90

blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
i=   4 din=83063bbf4ab6f1e9

blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
i=   5 din=ce24a7d346129d61

blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
i=   6 din=59d86277b5c4932c

blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
i=   7 din=aae8426989a2be47

blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
i=   8 din=a251bafff3b27b1e

blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
i=   9 din=c7a8c333917fd996

blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
i=  10 din=24b5e58de318fd4d

blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
i=  11 din=8405689185e8410e

blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
i=  12 din=5290d19cdf5cc624

blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
i=  13 din=851f72f75a8af802

blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
i=  14 din=7db927f9f2744106

blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
i=  15 din=1fa21f265fce8169

blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
i=  16 din=23b3793bbb74befa

blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
i=  17 din=81a6a605a72248a5

blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
i=  18 din=5c9f7af3d1eec257

blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
i=  19 din=35bac167a6d5a169

blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
i=  20 din=bb371fd2f16fbfd4

blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
i=  21 din=3a4beedd55930e09

blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
i=  22 din=a7b0a138e8cca887

blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
i=  23 din=08b2484b5147a7f6

blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
i=  24 din=dc32a1ccaf64d398

blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
i=  25 din=5d233c0712fb520f

blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
i=  26 din=1b0a1b34037b1f28

blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
i=  27 din=41d6d6dc64eea60b

blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
i=  28 din=6a2a881e47823d38

blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
i=  29 din=a5577542a88e9f95

blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
i=  30 din=d5d4f00565eef0a3

blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
i=  31 din=a9c2feb61f05992c

blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
i=  32 din=a9b826678361734e

blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
i=  33 din=58d0189da858f427

blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
i=  34 din=57e11928fbc29e9f

blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
i=  35 din=298c620bec72976f

blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
i=  36 din=ba6aa2ed35fc7de8

blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
i=  37 din=05ba6dcaa966d51d

blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
i=  38 din=5b220964cfcd9c51

blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
i=  39 din=2d0bca433f157618

blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
i=  40 din=9b443aa5a59796ef

blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
i=  41 din=4e053fbca7eae146

blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
i=  42 din=a06e088cb63aa85d

blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
i=  43 din=b4e96529328ca9c9

blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
i=  44 din=23c6831bc6526d46

blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
i=  45 din=c9b54ce18ba2ee45

blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
i=  46 din=7660eff71e47456f

blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
i=  47 din=9988a8a73fdfe3af

blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
i=  48 din=88dfbfdcbf322ec6

blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
i=  49 din=a2108c8013456497

blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
i=  50 din=e694eaf738fabf09

blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
i=  51 din=ffadb8c39b130fac

blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
i=  52 din=3dbe30567436afc4

blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
i=  53 din=fe9c977e773850a7

blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
i=  54 din=dc1c0e4719bdc4c0

blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
i=  55 din=70fb42b2dc86292f

blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
i=  56 din=b90d3b752e33567f

blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
i=  57 din=f1c2879708c1688e

blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
i=  58 din=89521c028e3fb3db

blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
i=  59 din=e64f2761650d44d6

blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
i=  60 din=3a39c9bf018614ff

blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
i=  61 din=74a2111adfa9501a

blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
i=  62 din=c2e91249f06b8047

blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
i=  63 din=43c98ebae7353c10

blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
i=  64 din=9a9fd7a0aedab432

blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
i=  65 din=46b15709457ead21

blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
i=  66 din=4f5ee67747a43b8d

blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
i=  67 din=3b0d90ce8010b434

blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
i=  68 din=4651a27169eb46cb

blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
i=  69 din=c8e1ac0c1da95bbd

blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
i=  70 din=49e6bcf110623b30

blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
i=  71 din=8ace6110ed92fdcc

blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
i=  72 din=e2dee5c889e68f46

blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
i=  73 din=b3c1881af75c2d8c

blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
i=  74 din=0d29979b038242fd

blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
i=  75 din=1ccee0025adc23e9

blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
i=  76 din=7a224b5054af6e6f

blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
i=  77 din=f59c794a193c1844

blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
i=  78 din=88bb526a7d01fb70

blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
i=  79 din=df17b3fdc062f8df

blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
i=  80 din=00999a574c3a5bdb

blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
i=  81 din=6a8a87cda0054723

blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
i=  82 din=8e15cb4b06e9f123

blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
i=  83 din=e93c5f7568e4d792

blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
i=  84 din=6be9930e24d92c6d

blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
i=  85 din=b74b6f234273c6ef

blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
i=  86 din=6d95f092a53554fe

blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
i=  87 din=63091cc289d970f2

blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
i=  88 din=ad42fbb2c95ac65e

blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
i=  89 din=fbada8e389a4d6ab

blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
i=  90 din=ba727e965ec53bf1

blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
i=  91 din=5eadf50485cccda5

blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
i=  92 din=bc0c8f56ffcc80e1

blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
i=  93 din=45db90d2fe0233cf

blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
i=  94 din=ec41cf691281ad11

blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
i=  95 din=f154b1925b0eae9c

blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
i=  96 din=cf29f64d38d2d5c6

blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
i=  97 din=d32f7e54c0da00aa

blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
i=  98 din=33a0d5d7dae3fe7c

blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
i=  99 din=e04d53aecdcc37f6

blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
i= 100 din=17d6873d2a92e609

blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
i= 101 din=5ea55c8852466676

blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
i= 102 din=a966ecabbbab9ab3

blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
i= 103 din=c03d5f482d8271cd

blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
i= 104 din=26bf255968ddf6a0

blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
i= 105 din=7cc02cc25388e434

blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
i= 106 din=db073db95e3f1ab1

blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
i= 107 din=eae80134639784b9

blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
i= 108 din=03d8770c3fb00716

blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
i= 109 din=b2c01f22fd617eef

blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
i= 110 din=d6952fd92436853a

blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
i= 111 din=90ac47ecb2785e06

blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
i= 112 din=9ec9276bc0dcc123

blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
i= 113 din=914bf667feb54960

blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
i= 114 din=a9ad185c7641e730

blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
i= 115 din=745ceb4a6f29f7be

blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
i= 116 din=02d6bb2da94c195e

blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
i= 117 din=e6e8f10cc636f4f0

blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
i= 118 din=a0cb9fcd5ef9012d

blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
i= 119 din=397ebfc1b53c6f4f

blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
i= 120 din=5ebe66a7a7008807

blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
i= 121 din=83399ee2fcd34a24

blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
i= 122 din=7cf2abaac982fe9c

blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
i= 123 din=8f932d5653c62fcf

blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
i=   0 din=0b01ad4280719778

blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
i=   1 din=f0dedd135de98bc9

blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
i=   2 din=c7af6f4295ab3365

blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
i=   3 din=6245b7ad99cd7649

blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
blk_mem_gen_v8_4_1 collision detected at time: 4745000, Instance: tb_kem_enc_new.uut.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 85, B read address: 85
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.813 ; gain = 2.801
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v
update_compile_order -fileset sim_1
set_property top tb_compute_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
ERROR: [VRFC 10-91] INS is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:231]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:233]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:234]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:235]
ERROR: [VRFC 10-91] INS is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:240]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:241]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:242]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:243]
ERROR: [VRFC 10-91] INS is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:250]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:251]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:252]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:253]
ERROR: [VRFC 10-91] INS is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:258]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:259]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:260]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:261]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:268]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:269]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:270]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1253.406 ; gain = 13.922
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
ERROR: [VRFC 10-1412] syntax error near command_in64 [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:48]
ERROR: [VRFC 10-51] command_in64 is an unknown type [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:48]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:236]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:237]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:238]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:244]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:245]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:246]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:254]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:255]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:256]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:262]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:263]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:264]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:271]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:272]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:273]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:277]
ERROR: [VRFC 10-91] command_in64 is not declared [D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v:278]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.289 ; gain = 4.883
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_compute_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 18 17:13:25 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 1260.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '74' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1288.426 ; gain = 27.758
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:01:39 . Memory (MB): peak = 1288.426 ; gain = 30.137
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/tb_compute_wrapper/uut/CORE/BR/wea}} {{/tb_compute_wrapper/uut/CORE/BR/addra}} {{/tb_compute_wrapper/uut/CORE/BR/dina}} {{/tb_compute_wrapper/uut/CORE/BR/addrb}} {{/tb_compute_wrapper/uut/CORE/BR/doutb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/tb_compute_wrapper/uut/CORE/INS}} {{/tb_compute_wrapper/uut/CORE/OP1}} {{/tb_compute_wrapper/uut/CORE/OP2}} {{/tb_compute_wrapper/uut/CORE/OP3}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/tb_compute_wrapper/uut/CORE/mlen}} {{/tb_compute_wrapper/uut/CORE/olen}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/tb_compute_wrapper/uut/CORE/done_shake}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.215 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1321.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1321.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.746 ; gain = 92.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:01:39 . Memory (MB): peak = 1413.746 ; gain = 92.531
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.027 ; gain = 5.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1422.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1422.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '79' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1429.000 ; gain = 6.684
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:01:51 . Memory (MB): peak = 1429.000 ; gain = 7.801
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
current_wave_config {tb_compute_wrapper_behav.wcfg}
tb_compute_wrapper_behav.wcfg
add_wave {{/tb_compute_wrapper/uut/CORE/clear_sha}} {{/tb_compute_wrapper/uut/CORE/enable_sha}} 
current_wave_config {tb_compute_wrapper_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'tb_compute_wrapper_behav.wcfg*'.
tb_compute_wrapper_behav.wcfg
add_wave {{/tb_compute_wrapper/uut/CORE/rst_addpack}} {{/tb_compute_wrapper/uut/CORE/rst_addround}} {{/tb_compute_wrapper/uut/CORE/rst_bs2polvecp}} {{/tb_compute_wrapper/uut/CORE/rst_copy}} {{/tb_compute_wrapper/uut/CORE/rst_sampler}} {{/tb_compute_wrapper/uut/CORE/rst_unpack}} {{/tb_compute_wrapper/uut/CORE/rst_vmul}} {{/tb_compute_wrapper/uut/CORE/s}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
current_wave_config {tb_compute_wrapper_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'tb_compute_wrapper_behav.wcfg*'.
tb_compute_wrapper_behav.wcfg
add_wave {{/tb_compute_wrapper/dina_ext}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
save_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1474.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 1474.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '76' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1481.367 ; gain = 6.699
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1481.367 ; gain = 6.699
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
run 6us
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1481.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1482.574 ; gain = 1.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1482.574 ; gain = 1.207
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
WARNING: Simulation object /tb_compute_wrapper/clk was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/control_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/control_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dout_ext_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dout_ext_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/status was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/random_seed was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/pk was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/i was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/address_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/wea_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_in was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_we0 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_we1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_in64 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op3 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op2 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/INS was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/wea was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/addra was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/dina was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/addrb was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/doutb was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/INS was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP2 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP3 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/mlen was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/olen was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/done_shake was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/clear_sha was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/enable_sha was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_addpack was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_addround was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_bs2polvecp was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_copy was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_sampler was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_unpack was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_vmul was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext was not found in the design.
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
WARNING: Simulation object /tb_compute_wrapper/clk was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/control_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/control_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dout_ext_low_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dout_ext_high_word was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/status was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/random_seed was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/pk was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/i was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/address_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/wea_ext was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_in was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_we0 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_we1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/command_in64 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op3 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op2 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/op1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/INS was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/wea was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/addra was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/dina was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/addrb was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/BR/doutb was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/INS was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP1 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP2 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/OP3 was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/mlen was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/olen was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/done_shake was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/clear_sha was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/enable_sha was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_addpack was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_addround was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_bs2polvecp was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_copy was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_sampler was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_unpack was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/uut/CORE/rst_vmul was not found in the design.
WARNING: Simulation object /tb_compute_wrapper/dina_ext was not found in the design.
INFO: [Vivado 12-5457] ref source:D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci
generate_target Simulation [get_files D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_vlog.prj"
"xvhdl --incr --relax -prj tb_compute_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1482.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_behav xil_defaultlib.tb_compute_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1482.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper} -tclbatch {tb_compute_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.336 ; gain = 3.762
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1486.336 ; gain = 3.762
open_wave_config {D:/SABER_FPGA/project_1/tb_compute_wrapper_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
add_files -norecurse {D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v}
update_compile_order -fileset sources_1
set_property top ISA_control [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SABER_FPGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 19 18:31:42 2020] Launched synth_1...
Run output will be captured here: D:/SABER_FPGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.887 ; gain = 4.742
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SABER_FPGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 19 19:03:59 2020] Launched synth_1...
Run output will be captured here: D:/SABER_FPGA/project_1/project_1.runs/synth_1/runme.log
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SABER_FPGA/project_1/project_1.runs/Top_ComputeCoreWrapper_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.645 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.645 ; gain = 0.000
set_property top Top_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1521.059 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v
update_compile_order -fileset sim_1
set_property top tb_compute_wrapper_new [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top ISA_control [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v [current_fileset]
update_compile_order -fileset sources_1
set_property top Top_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top ISA_control [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SABER_FPGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 19 19:42:45 2020] Launched synth_1...
Run output will be captured here: D:/SABER_FPGA/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1538.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_compute_wrapper_new_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 19 19:44:57 2020...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1538.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '91' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1561.973 ; gain = 23.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:02:12 . Memory (MB): peak = 1561.973 ; gain = 31.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1561.973 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1561.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:23 . Memory (MB): peak = 1561.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '84' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.637 ; gain = 4.664
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:01:59 . Memory (MB): peak = 1566.637 ; gain = 4.664
current_wave_config {Untitled 9*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 9*'.
Untitled 9
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/done_ins_computation}} 
current_wave_config {Untitled 9*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 9*'.
Untitled 9
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/IR_address}} 
current_wave_config {Untitled 9*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 9*'.
Untitled 9
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/IR_data}} 
current_wave_config {Untitled 9*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 9*'.
Untitled 9
add_wave {{/tb_compute_wrapper_new/uut/ISA_CTRL/last_instruction}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/non_instruction}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/rst}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/start}} {{/tb_compute_wrapper_new/uut/ISA_CTRL/state}} 
current_wave_config {Untitled 9*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 9*'.
Untitled 9
add_wave {{/tb_compute_wrapper_new/uut/CORE/BR/addra}} {{/tb_compute_wrapper_new/uut/CORE/BR/addrb}} {{/tb_compute_wrapper_new/uut/CORE/BR/dina}} {{/tb_compute_wrapper_new/uut/CORE/BR/doutb}} {{/tb_compute_wrapper_new/uut/CORE/BR/wea}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
set_property xsim.view D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg [get_filesets sim_1]
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1579.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1579.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -view {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1584.098 ; gain = 4.766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:02:01 . Memory (MB): peak = 1584.098 ; gain = 4.766
run 6us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1584.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1584.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '85' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -view {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.746 ; gain = 0.000
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1586.746 ; gain = 2.648
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:02:01 . Memory (MB): peak = 1586.746 ; gain = 2.648
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.746 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:01:50 . Memory (MB): peak = 1586.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '110' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -view {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1590.422 ; gain = 3.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:02:26 . Memory (MB): peak = 1590.422 ; gain = 3.676
run 4us
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.422 ; gain = 0.000
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1590.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1590.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:20 . Memory (MB): peak = 1590.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '80' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -view {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1693.316 ; gain = 102.387
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1693.316 ; gain = 102.895
run 4us
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
current_wave_config {tb_compute_wrapper_new_behav.wcfg}
tb_compute_wrapper_new_behav.wcfg
add_wave {{/tb_compute_wrapper_new/uut/done_addpack}} {{/tb_compute_wrapper_new/uut/done_addround}} {{/tb_compute_wrapper_new/uut/done_all_computation}} {{/tb_compute_wrapper_new/uut/done_bs2polvecp}} {{/tb_compute_wrapper_new/uut/done_copy}} {{/tb_compute_wrapper_new/uut/done_ins_computation}} {{/tb_compute_wrapper_new/uut/done_sampler}} {{/tb_compute_wrapper_new/uut/done_shake}} {{/tb_compute_wrapper_new/uut/done_unpack}} {{/tb_compute_wrapper_new/uut/done_vmul}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4us
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
save_wave_config {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018_installed/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compute_wrapper_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip -prj tb_compute_wrapper_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/project_1/project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/Add_m_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_m_pack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/BS2POLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BS2POLVECp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore3
WARNING: [VRFC 10-756] identifier doutb is used before its declaration [D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCore3.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_SHAKE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/VectorMul_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorMul_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/buffer_muxer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_muxer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/copy_words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copy_words
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/parallel_Mults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_Mults1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/pol_mul256_parallel_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mul256_parallel_in2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/poly_load_control_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_load_control_BRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/polmul_Andrea/s_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_alu1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/Saber_blocks/vector_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compute_wrapper_new
"xvhdl --incr --relax -prj tb_compute_wrapper_new_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018_installed/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compute_wrapper_new_behav xil_defaultlib.tb_compute_wrapper_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling module xil_defaultlib.SHA_SHAKE_wrapper
Compiling module xil_defaultlib.VectorMul
Compiling module xil_defaultlib.poly_load_control_BRAM1
Compiling module xil_defaultlib.buffer_muxer1
Compiling module xil_defaultlib.small_alu1
Compiling module xil_defaultlib.parallel_Mults1
Compiling module xil_defaultlib.poly_mul256_parallel_in2
Compiling module xil_defaultlib.VectorMul_wrapper
Compiling module xil_defaultlib.Add_Round
Compiling module xil_defaultlib.Add_m_pack
Compiling module xil_defaultlib.BS2POLVECp
Compiling module xil_defaultlib.unpack
Compiling module xil_defaultlib.copy_words
Compiling module xil_defaultlib.vector_sampler
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.ComputeCore3
Compiling module xil_defaultlib.ins_ROM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_compute_wrapper_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_wrapper_new_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1704.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SABER_FPGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compute_wrapper_new_behav -key {Behavioral:sim_1:Functional:tb_compute_wrapper_new} -tclbatch {tb_compute_wrapper_new.tcl} -view {D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/SABER_FPGA/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg
source tb_compute_wrapper_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B read address: 27
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B read address: 28
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B read address: 29
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B read address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B read address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B read address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B read address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2e, B read address: 2e
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B read address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 30, B read address: 30
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B read address: 31
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B read address: 32
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B read address: 33
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B read address: 34
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 35, B read address: 35
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B read address: 36
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B read address: 37
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B read address: 38
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B read address: 39
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B read address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B read address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3c, B read address: 3c
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B read address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3e, B read address: 3e
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B read address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 40, B read address: 40
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 41, B read address: 41
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 42, B read address: 42
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 43, B read address: 43
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 44, B read address: 44
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 45, B read address: 45
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 46, B read address: 46
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 47, B read address: 47
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 48, B read address: 48
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 49, B read address: 49
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4a, B read address: 4a
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4b, B read address: 4b
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4c, B read address: 4c
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4d, B read address: 4d
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4e, B read address: 4e
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4f, B read address: 4f
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 50, B read address: 50
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 51, B read address: 51
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 52, B read address: 52
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 53, B read address: 53
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 54, B read address: 54
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 55, B read address: 55
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 56, B read address: 56
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 57, B read address: 57
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 58, B read address: 58
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1711.031 ; gain = 6.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compute_wrapper_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:01:35 . Memory (MB): peak = 1711.031 ; gain = 7.016
run 4us
blk_mem_gen_v8_4_1 collision detected at time: 1005000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 59, B read address: 59
blk_mem_gen_v8_4_1 collision detected at time: 1015000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5a, B read address: 5a
blk_mem_gen_v8_4_1 collision detected at time: 1025000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5b, B read address: 5b
blk_mem_gen_v8_4_1 collision detected at time: 1035000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5c, B read address: 5c
blk_mem_gen_v8_4_1 collision detected at time: 1045000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5d, B read address: 5d
blk_mem_gen_v8_4_1 collision detected at time: 1055000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5e, B read address: 5e
blk_mem_gen_v8_4_1 collision detected at time: 1065000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5f, B read address: 5f
blk_mem_gen_v8_4_1 collision detected at time: 1075000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 60, B read address: 60
blk_mem_gen_v8_4_1 collision detected at time: 1085000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 61, B read address: 61
blk_mem_gen_v8_4_1 collision detected at time: 1095000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 62, B read address: 62
blk_mem_gen_v8_4_1 collision detected at time: 1105000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 63, B read address: 63
blk_mem_gen_v8_4_1 collision detected at time: 1115000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 64, B read address: 64
blk_mem_gen_v8_4_1 collision detected at time: 1125000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 65, B read address: 65
blk_mem_gen_v8_4_1 collision detected at time: 1135000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 66, B read address: 66
blk_mem_gen_v8_4_1 collision detected at time: 1145000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 67, B read address: 67
blk_mem_gen_v8_4_1 collision detected at time: 1155000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 68, B read address: 68
blk_mem_gen_v8_4_1 collision detected at time: 1165000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 69, B read address: 69
blk_mem_gen_v8_4_1 collision detected at time: 1175000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6a, B read address: 6a
blk_mem_gen_v8_4_1 collision detected at time: 1185000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6b, B read address: 6b
blk_mem_gen_v8_4_1 collision detected at time: 1195000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6c, B read address: 6c
blk_mem_gen_v8_4_1 collision detected at time: 1205000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6d, B read address: 6d
blk_mem_gen_v8_4_1 collision detected at time: 1215000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6e, B read address: 6e
blk_mem_gen_v8_4_1 collision detected at time: 1225000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6f, B read address: 6f
blk_mem_gen_v8_4_1 collision detected at time: 1235000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 70, B read address: 70
blk_mem_gen_v8_4_1 collision detected at time: 1245000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 71, B read address: 71
blk_mem_gen_v8_4_1 collision detected at time: 1255000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 72, B read address: 72
blk_mem_gen_v8_4_1 collision detected at time: 1265000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 73, B read address: 73
blk_mem_gen_v8_4_1 collision detected at time: 1275000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 74, B read address: 74
blk_mem_gen_v8_4_1 collision detected at time: 1285000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 75, B read address: 75
blk_mem_gen_v8_4_1 collision detected at time: 1295000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 76, B read address: 76
blk_mem_gen_v8_4_1 collision detected at time: 1305000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 77, B read address: 77
blk_mem_gen_v8_4_1 collision detected at time: 1315000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 78, B read address: 78
blk_mem_gen_v8_4_1 collision detected at time: 1325000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 79, B read address: 79
blk_mem_gen_v8_4_1 collision detected at time: 1335000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7a, B read address: 7a
blk_mem_gen_v8_4_1 collision detected at time: 1345000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7b, B read address: 7b
blk_mem_gen_v8_4_1 collision detected at time: 1355000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7c, B read address: 7c
blk_mem_gen_v8_4_1 collision detected at time: 1365000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7d, B read address: 7d
blk_mem_gen_v8_4_1 collision detected at time: 1375000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7e, B read address: 7e
blk_mem_gen_v8_4_1 collision detected at time: 1385000, Instance: tb_compute_wrapper_new.uut.CORE.BR.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7f, B read address: 7f
update_module_reference Top_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA/ip_repo/AXIslave_1.0'.
Upgrading 'D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd'
INFO: [IP_Flow 19-1972] Upgraded Top_ComputeCoreWrapper_0_0 from ComputeCoreWrapper_v1_0 1.0 to ComputeCoreWrapper_v1_0 1.0
Wrote  : <D:/SABER_FPGA/project_1/project_1.srcs/sources_1/bd/Top/Top.bd> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.121 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.121 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 21:04:45 2020...
