#ifndef __VL53L0X_COMMONS_H
#define __VL53L0X_COMMONS_H
typedef enum
{
    VcselPeriodPreRange = 0,
    VcselPeriodFinalRange = 1,
} VL53L0X_VcselPeriodType_t;

typedef enum
{
    VL53L0X_SYSRANGE_START = 0x00,

    VL53L0X_SYSTEM_THRESH_HIGH = 0x0C,
    VL53L0X_SYSTEM_THRESH_LOW = 0x0E,

    VL53L0X_SYSTEM_SEQUENCE_CONFIG = 0x01,
    VL53L0X_SYSTEM_RANGE_CONFIG = 0x09,
    VL53L0X_SYSTEM_INTERMEASUREMENT_PERIOD = 0x04,

    VL53L0X_SYSTEM_INTERRUPT_CONFIG_GPIO = 0x0A,

    VL53L0X_GPIO_HV_MUX_ACTIVE_HIGH = 0x84,

    VL53L0X_SYSTEM_INTERRUPT_CLEAR = 0x0B,

    VL53L0X_RESULT_INTERRUPT_STATUS = 0x13,
    VL53L0X_RESULT_RANGE_STATUS = 0x14,

    VL53L0X_RESULT_CORE_AMBIENT_WINDOW_EVENTS_RTN = 0xBC,
    VL53L0X_RESULT_CORE_RANGING_TOTAL_EVENTS_RTN = 0xC0,
    VL53L0X_RESULT_CORE_AMBIENT_WINDOW_EVENTS_REF = 0xD0,
    VL53L0X_RESULT_CORE_RANGING_TOTAL_EVENTS_REF = 0xD4,
    VL53L0X_RESULT_PEAK_SIGNAL_RATE_REF = 0xB6,

    VL53L0X_ALGO_PART_TO_PART_RANGE_OFFSET_MM = 0x28,

    VL53L0X_I2C_SLAVE_DEVICE_ADDRESS = 0x8A,

    VL53L0X_MSRC_CONFIG_CONTROL = 0x60,

    VL53L0X_VL53L0X_PRE_RANGE_CONFIG_MIN_SNR = 0x27,
    VL53L0X_PRE_RANGE_CONFIG_VALID_PHASE_LOW = 0x56,
    VL53L0X_PRE_RANGE_CONFIG_VALID_PHASE_HIGH = 0x57,
    VL53L0X_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT = 0x64,

    VL53L0X_FINAL_RANGE_CONFIG_MIN_SNR = 0x67,
    VL53L0X_FINAL_RANGE_CONFIG_VALID_PHASE_LOW = 0x47,
    VL53L0X_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH = 0x48,
    VL53L0X_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT = 0x44,

    VL53L0X_PRE_RANGE_CONFIG_SIGMA_THRESH_HI = 0x61,
    VL53L0X_PRE_RANGE_CONFIG_SIGMA_THRESH_LO = 0x62,

    VL53L0X_PRE_RANGE_CONFIG_VCSEL_PERIOD = 0x50,
    VL53L0X_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI = 0x51,
    VL53L0X_PRE_RANGE_CONFIG_TIMEOUT_MACROP_LO = 0x52,

    VL53L0X_SYSTEM_HISTOGRAM_BIN = 0x81,
    VL53L0X_HISTOGRAM_CONFIG_INITIAL_PHASE_SELECT = 0x33,
    VL53L0X_HISTOGRAM_CONFIG_READOUT_CTRL = 0x55,

    VL53L0X_FINAL_RANGE_CONFIG_VCSEL_PERIOD = 0x70,
    VL53L0X_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI = 0x71,
    VL53L0X_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_LO = 0x72,
    VL53L0X_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS = 0x20,

    VL53L0X_MSRC_CONFIG_TIMEOUT_MACROP = 0x46,

    VL53L0X_SOFT_RESET_GO2_SOFT_RESET_N = 0xBF,
    VL53L0X_IDENTIFICATION_MODEL_ID = 0xC0,
    VL53L0X_IDENTIFICATION_REVISION_ID = 0xC2,

    VL53L0X_OSC_CALIBRATE_VAL = 0xF8,

    VL53L0X_GLOBAL_CONFIG_VCSEL_WIDTH = 0x32,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_0 = 0xB0,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_1 = 0xB1,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_2 = 0xB2,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_3 = 0xB3,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_4 = 0xB4,
    VL53L0X_GLOBAL_CONFIG_SPAD_ENABLES_REF_5 = 0xB5,

    VL53L0X_GLOBAL_CONFIG_REF_EN_START_SELECT = 0xB6,
    VL53L0X_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD = 0x4E,
    VL53L0X_DYNAMIC_SPAD_REF_EN_START_OFFSET = 0x4F,
    VL53L0X_POWER_MANAGEMENT_GO1_POWER_FORCE = 0x80,

    VL53L0X_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV = 0x89,

    VL53L0X_ALGO_PHASECAL_LIM = 0x30,
    VL53L0X_ALGO_PHASECAL_CONFIG_TIMEOUT = 0x30,

    VL53L0X_REG_MAX = 0XFF,

} VL53L0X_Register_t;

#endif /* __VL53L0X_COMMONS_H */