$date
   Fri Nov 14 14:38:38 2025
$end

$version
  2025.1.0
  $dumpfile ("sd_reader.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_sd_reader $end
$var reg 1 ! clk100MHz $end
$var reg 1 " reset_n $end
$var reg 1 # sd_miso $end
$var wire 1 $ sd_mosi $end
$var wire 1 % sd_sclk $end
$var wire 1 & sd_cs $end
$var wire 8 ' leds [7:0] $end
$var integer 32 ( i [31:0] $end
$var reg 8 ) fake_sd_response [7:0] $end
$scope module dut $end
$var wire 1 * clk100MHz $end
$var wire 1 + reset_n $end
$var wire 1 % sd_sclk $end
$var wire 1 $ sd_mosi $end
$var wire 1 , sd_miso $end
$var wire 1 & sd_cs $end
$var reg 8 - leds [7:0] $end
$var reg 8 . clk_divider [7:0] $end
$var wire 1 / spi_clk $end
$var wire 1 0 spi_start $end
$var wire 8 1 spi_tx_data [7:0] $end
$var wire 8 2 spi_rx_data [7:0] $end
$var wire 1 3 spi_busy $end
$var wire 1 4 spi_done $end
$var wire 8 5 sd_data_out [7:0] $end
$var wire 1 6 sd_data_valid $end
$var wire 1 7 sd_ready $end
$var wire 1 8 sd_error $end
$var wire 1 9 bram_we $end
$var wire 16 : bram_addr [15:0] $end
$var wire 8 ; bram_din [7:0] $end
$var wire 8 < bram_dout [7:0] $end
$var reg 16 = bram_addr_counter [15:0] $end
$var reg 1 > start_read $end
$var reg 32 ? sector_addr [31:0] $end
$var reg 3 @ main_state [2:0] $end
$scope module spi_inst $end
$var wire 1 / clk $end
$var wire 1 + reset_n $end
$var wire 1 0 start $end
$var wire 8 1 tx_data [7:0] $end
$var reg 8 A rx_data [7:0] $end
$var reg 1 B busy $end
$var reg 1 C done $end
$var reg 1 D spi_clk $end
$var reg 1 E spi_mosi $end
$var wire 1 , spi_miso $end
$var reg 1 F spi_cs_n $end
$var reg 8 G tx_shift [7:0] $end
$var reg 8 H rx_shift [7:0] $end
$var reg 4 I bit_count [3:0] $end
$var reg 3 J state [2:0] $end
$upscope $end
$scope module sd_ctl_inst $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 K start_read $end
$var wire 32 L sector_addr [31:0] $end
$var wire 8 2 spi_rx_data [7:0] $end
$var wire 1 3 spi_busy $end
$var wire 1 4 spi_done $end
$var reg 8 M data_out [7:0] $end
$var reg 1 N data_valid $end
$var reg 1 O ready $end
$var reg 1 P error $end
$var reg 1 Q spi_start $end
$var reg 8 R spi_tx_data [7:0] $end
$var reg 6 S state [5:0] $end
$var reg 32 T response_timeout [31:0] $end
$var reg 10 U data_counter [9:0] $end
$var reg 8 V retry_count [7:0] $end
$var reg 16 W bram_addr [15:0] $end
$upscope $end
$scope module bram_inst $end
$var wire 1 * clk $end
$var wire 1 6 we $end
$var wire 16 : addr [15:0] $end
$var wire 8 5 din [7:0] $end
$var reg 8 X dout [7:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
1#
0$
0%
1&
b0 '
b1000000000 (
b11111111 )
0*
0+
1,
b0 -
bx .
x/
00
b11111111 1
b0 2
03
04
b0 5
06
07
08
z9
b0 :
bz ;
bx <
b0 =
0>
b0 ?
b0 @
b0 A
0B
0C
0D
0E
1F
b0 G
b0 H
b0 I
b0 J
0K
b0 L
b0 M
0N
0O
0P
0Q
b11111111 R
b0 S
b0 T
b0 U
b0 V
b0 W
bx X
b10000000000000000 Y
$end

#5000
1!
1*
b0 <
b0 X

#10000
0!
0*

#15000
1!
1*

#20000
0!
0*

#25000
1!
1*

#30000
0!
0*

#35000
1!
1*

#40000
0!
0*

#45000
1!
1*

#50000
0!
0*

#55000
1!
1*

#60000
0!
0*

#65000
1!
1*

#70000
0!
0*

#75000
1!
1*

#80000
0!
0*

#85000
1!
1*

#90000
0!
0*

#95000
1!
1*

#100000
0!
1"
0*
1+

#105000
1!
b1 '
1*
b1 -
b1 @
b1 T

#110000
0!
0*

#115000
1!
1*
b10 T

#120000
0!
0*

#125000
1!
1*
b11 T

#130000
0!
0*

#135000
1!
1*
b100 T

#140000
0!
0*

#145000
1!
1*
b101 T

#150000
0!
0*

#155000
1!
1*
b110 T

#160000
0!
0*

#165000
1!
1*
b111 T

#170000
0!
0*

#175000
1!
1*
b1000 T

#180000
0!
0*

#185000
1!
1*
b1001 T

#190000
0!
0*

#195000
1!
1*
b1010 T

#200000
0!
0*

#205000
1!
1*
b1011 T

#210000
0!
0*

#215000
1!
1*
b1100 T

#220000
0!
0*

#225000
1!
1*
b1101 T

#230000
0!
0*

#235000
1!
1*
b1110 T

#240000
0!
0*

#245000
1!
1*
b1111 T

#250000
0!
0*

#255000
1!
1*
b10000 T

#260000
0!
0*

#265000
1!
1*
b10001 T

#270000
0!
0*

#275000
1!
1*
b10010 T

#280000
0!
0*

#285000
1!
1*
b10011 T

#290000
0!
0*

#295000
1!
1*
b10100 T

#300000
0!
0*

#305000
1!
1*
b10101 T

#310000
0!
0*

#315000
1!
1*
b10110 T

#320000
0!
0*

#325000
1!
1*
b10111 T

#330000
0!
0*

#335000
1!
1*
b11000 T

#340000
0!
0*

#345000
1!
1*
b11001 T

#350000
0!
0*

#355000
1!
1*
b11010 T

#360000
0!
0*

#365000
1!
1*
b11011 T

#370000
0!
0*

#375000
1!
1*
b11100 T

#380000
0!
0*

#385000
1!
1*
b11101 T

#390000
0!
0*

#395000
1!
1*
b11110 T

#400000
0!
0*

#405000
1!
1*
b11111 T

#410000
0!
0*

#415000
1!
1*
b100000 T

#420000
0!
0*

#425000
1!
1*
b100001 T

#430000
0!
0*

#435000
1!
1*
b100010 T

#440000
0!
0*

#445000
1!
1*
b100011 T

#450000
0!
0*

#455000
1!
1*
b100100 T

#460000
0!
0*

#465000
1!
1*
b100101 T

#470000
0!
0*

#475000
1!
1*
b100110 T

#480000
0!
0*

#485000
1!
1*
b100111 T

#490000
0!
0*

#495000
1!
1*
b101000 T

#500000
0!
0*

#505000
1!
1*
b101001 T

#510000
0!
0*

#515000
1!
1*
b101010 T

#520000
0!
0*

#525000
1!
1*
b101011 T

#530000
0!
0*

#535000
1!
1*
b101100 T

#540000
0!
0*

#545000
1!
1*
b101101 T

#550000
0!
0*

#555000
1!
1*
b101110 T

#560000
0!
0*

#565000
1!
1*
b101111 T

#570000
0!
0*

#575000
1!
1*
b110000 T

#580000
0!
0*

#585000
1!
1*
b110001 T

#590000
0!
0*

#595000
1!
1*
b110010 T

#600000
0!
0*

#605000
1!
1*
b110011 T

#610000
0!
0*

#615000
1!
1*
b110100 T

#620000
0!
0*

#625000
1!
1*
b110101 T

#630000
0!
0*

#635000
1!
1*
b110110 T

#640000
0!
0*

#645000
1!
1*
b110111 T

#650000
0!
0*

#655000
1!
1*
b111000 T

#660000
0!
0*

#665000
1!
1*
b111001 T

#670000
0!
0*

#675000
1!
1*
b111010 T

#680000
0!
0*

#685000
1!
1*
b111011 T

#690000
0!
0*

#695000
1!
1*
b111100 T

#700000
0!
0*

#705000
1!
1*
b111101 T

#710000
0!
0*

#715000
1!
1*
b111110 T

#720000
0!
0*

#725000
1!
1*
b111111 T

#730000
0!
0*

#735000
1!
1*
b1000000 T

#740000
0!
0*

#745000
1!
1*
b1000001 T

#750000
0!
0*

#755000
1!
1*
b1000010 T

#760000
0!
0*

#765000
1!
1*
b1000011 T

#770000
0!
0*

#775000
1!
1*
b1000100 T

#780000
0!
0*

#785000
1!
1*
b1000101 T

#790000
0!
0*

#795000
1!
1*
b1000110 T

#800000
0!
0*

#805000
1!
1*
b1000111 T

#810000
0!
0*

#815000
1!
1*
b1001000 T

#820000
0!
0*

#825000
1!
1*
b1001001 T

#830000
0!
0*

#835000
1!
1*
b1001010 T

#840000
0!
0*

#845000
1!
1*
b1001011 T

#850000
0!
0*

#855000
1!
1*
b1001100 T

#860000
0!
0*

#865000
1!
1*
b1001101 T

#870000
0!
0*

#875000
1!
1*
b1001110 T

#880000
0!
0*

#885000
1!
1*
b1001111 T

#890000
0!
0*

#895000
1!
1*
b1010000 T

#900000
0!
0*

#905000
1!
1*
b1010001 T

#910000
0!
0*

#915000
1!
1*
b1010010 T

#920000
0!
0*

#925000
1!
1*
b1010011 T

#930000
0!
0*

#935000
1!
1*
b1010100 T

#940000
0!
0*

#945000
1!
1*
b1010101 T

#950000
0!
0*

#955000
1!
1*
b1010110 T

#960000
0!
0*

#965000
1!
1*
b1010111 T

#970000
0!
0*

#975000
1!
1*
b1011000 T

#980000
0!
0*

#985000
1!
1*
b1011001 T

#990000
0!
0*

#995000
1!
1*
b1011010 T
