
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.hal.msr &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/classic.css" />
    
    <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    
    <link rel="shortcut icon" href="../../../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.msr</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.hal.msr</h1><div class="highlight"><pre>
<span></span><span class="c1"># CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1"># Copyright (c) 2010-2021, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1"># This program is free software; you can redistribute it and/or</span>
<span class="c1"># modify it under the terms of the GNU General Public License</span>
<span class="c1"># as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1"># This program is distributed in the hope that it will be useful,</span>
<span class="c1"># but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1"># MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1"># GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1"># You should have received a copy of the GNU General Public License</span>
<span class="c1"># along with this program; if not, write to the Free Software</span>
<span class="c1"># Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1"># Contact information:</span>
<span class="c1"># chipsec@intel.com</span>
<span class="c1">#</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Access to CPU resources (for each CPU thread): Model Specific Registers (MSR), IDT/GDT</span>

<span class="sd">usage:</span>
<span class="sd">    &gt;&gt;&gt; read_msr( 0x8B )</span>
<span class="sd">    &gt;&gt;&gt; write_msr( 0x79, 0x12345678 )</span>
<span class="sd">    &gt;&gt;&gt; get_IDTR( 0 )</span>
<span class="sd">    &gt;&gt;&gt; get_GDTR( 0 )</span>
<span class="sd">    &gt;&gt;&gt; dump_Descriptor_Table( 0, DESCRIPTOR_TABLE_CODE_IDTR )</span>
<span class="sd">    &gt;&gt;&gt; IDT( 0 )</span>
<span class="sd">    &gt;&gt;&gt; GDT( 0 )</span>
<span class="sd">    &gt;&gt;&gt; IDT_all()</span>
<span class="sd">    &gt;&gt;&gt; GDT_all()</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">Dict</span><span class="p">,</span> <span class="n">Tuple</span><span class="p">,</span> <span class="n">Optional</span>
<span class="kn">from</span> <span class="nn">chipsec.logger</span> <span class="kn">import</span> <span class="n">logger</span><span class="p">,</span> <span class="n">print_buffer_bytes</span>


<span class="n">DESCRIPTOR_TABLE_CODE_IDTR</span> <span class="o">=</span> <span class="mi">0</span>
<span class="n">DESCRIPTOR_TABLE_CODE_GDTR</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">DESCRIPTOR_TABLE_CODE_LDTR</span> <span class="o">=</span> <span class="mi">2</span>

<span class="n">MTRR_MEMTYPE_UC</span> <span class="o">=</span> <span class="mh">0x0</span>
<span class="n">MTRR_MEMTYPE_WC</span> <span class="o">=</span> <span class="mh">0x1</span>
<span class="n">MTRR_MEMTYPE_WT</span> <span class="o">=</span> <span class="mh">0x4</span>
<span class="n">MTRR_MEMTYPE_WP</span> <span class="o">=</span> <span class="mh">0x5</span>
<span class="n">MTRR_MEMTYPE_WB</span> <span class="o">=</span> <span class="mh">0x6</span>
<span class="n">MemType</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="n">MTRR_MEMTYPE_UC</span><span class="p">:</span> <span class="s1">&#39;Uncacheable (UC)&#39;</span><span class="p">,</span>
    <span class="n">MTRR_MEMTYPE_WC</span><span class="p">:</span> <span class="s1">&#39;Write Combining (WC)&#39;</span><span class="p">,</span>
    <span class="n">MTRR_MEMTYPE_WT</span><span class="p">:</span> <span class="s1">&#39;Write-through (WT)&#39;</span><span class="p">,</span>
    <span class="n">MTRR_MEMTYPE_WP</span><span class="p">:</span> <span class="s1">&#39;Write-protected (WP)&#39;</span><span class="p">,</span>
    <span class="n">MTRR_MEMTYPE_WB</span><span class="p">:</span> <span class="s1">&#39;Writeback (WB)&#39;</span>
<span class="p">}</span>


<div class="viewcode-block" id="Msr"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr">[docs]</a><span class="k">class</span> <span class="nc">Msr</span><span class="p">:</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cs</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">helper</span> <span class="o">=</span> <span class="n">cs</span><span class="o">.</span><span class="n">helper</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span> <span class="o">=</span> <span class="n">cs</span>

<div class="viewcode-block" id="Msr.get_cpu_thread_count"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_cpu_thread_count">[docs]</a>    <span class="k">def</span> <span class="nf">get_cpu_thread_count</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
        <span class="n">thread_count</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">get_threads_count</span><span class="p">()</span>
        <span class="k">if</span> <span class="n">thread_count</span> <span class="ow">is</span> <span class="kc">None</span> <span class="ow">or</span> <span class="n">thread_count</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="s2">&quot;helper.get_threads_count didn&#39;t return anything. Reading MSR 0x35 to find out number of logical CPUs (use CPUID Leaf B instead?)&quot;</span><span class="p">)</span>
            <span class="n">thread_count</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="s2">&quot;IA32_MSR_CORE_THREAD_COUNT&quot;</span><span class="p">,</span> <span class="s2">&quot;Thread_Count&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="mi">0</span> <span class="o">==</span> <span class="n">thread_count</span><span class="p">:</span>
            <span class="n">thread_count</span> <span class="o">=</span> <span class="mi">1</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu] # of logical CPUs: </span><span class="si">{</span><span class="n">thread_count</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">thread_count</span></div>

    <span class="c1"># @TODO: fix</span>
<div class="viewcode-block" id="Msr.get_cpu_core_count"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_cpu_core_count">[docs]</a>    <span class="k">def</span> <span class="nf">get_cpu_core_count</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
        <span class="n">core_count</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="s2">&quot;IA32_MSR_CORE_THREAD_COUNT&quot;</span><span class="p">,</span> <span class="s2">&quot;Core_Count&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">core_count</span></div>


<span class="c1">##########################################################################################################</span>
<span class="c1">#</span>
<span class="c1"># Read/Write CPU MSRs</span>
<span class="c1">#</span>
<span class="c1">##########################################################################################################</span>


<div class="viewcode-block" id="Msr.read_msr"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.read_msr">[docs]</a>    <span class="k">def</span> <span class="nf">read_msr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">read_msr</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] RDMSR( 0x</span><span class="si">{</span><span class="n">msr_addr</span><span class="si">:</span><span class="s1">x</span><span class="si">}</span><span class="s1"> ): EAX = 0x</span><span class="si">{</span><span class="n">eax</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">, EDX = 0x</span><span class="si">{</span><span class="n">edx</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.write_msr"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.write_msr">[docs]</a>    <span class="k">def</span> <span class="nf">write_msr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">eax</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">edx</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] WRMSR( 0x</span><span class="si">{</span><span class="n">msr_addr</span><span class="si">:</span><span class="s1">x</span><span class="si">}</span><span class="s1"> ): EAX = 0x</span><span class="si">{</span><span class="n">eax</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">, EDX = 0x</span><span class="si">{</span><span class="n">edx</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="kc">None</span></div>

<span class="c1">##########################################################################################################</span>
<span class="c1">#</span>
<span class="c1"># Get CPU Descriptor Table Registers (IDTR, GDTR, LDTR..)</span>
<span class="c1">#</span>
<span class="c1">##########################################################################################################</span>

<div class="viewcode-block" id="Msr.get_Desc_Table_Register"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_Desc_Table_Register">[docs]</a>    <span class="k">def</span> <span class="nf">get_Desc_Table_Register</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">code</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="n">desc_table</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">get_descriptor_table</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">code</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">desc_table</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[msr] Unable to locate CPU Descriptor Table: Descriptor table code = </span><span class="si">{</span><span class="n">code</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
            <span class="k">return</span> <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">desc_table</span></div>

<div class="viewcode-block" id="Msr.get_IDTR"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_IDTR">[docs]</a>    <span class="k">def</span> <span class="nf">get_IDTR</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_Desc_Table_Register</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">DESCRIPTOR_TABLE_CODE_IDTR</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] IDTR Limit = 0x</span><span class="si">{</span><span class="n">limit</span><span class="si">:</span><span class="s1">04X</span><span class="si">}</span><span class="s1">, Base = 0x</span><span class="si">{</span><span class="n">base</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, Physical Address = 0x</span><span class="si">{</span><span class="n">pa</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.get_GDTR"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_GDTR">[docs]</a>    <span class="k">def</span> <span class="nf">get_GDTR</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_Desc_Table_Register</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">DESCRIPTOR_TABLE_CODE_GDTR</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] GDTR Limit = 0x</span><span class="si">{</span><span class="n">limit</span><span class="si">:</span><span class="s1">04X</span><span class="si">}</span><span class="s1">, Base = 0x</span><span class="si">{</span><span class="n">base</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, Physical Address = 0x</span><span class="si">{</span><span class="n">pa</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.get_LDTR"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.get_LDTR">[docs]</a>    <span class="k">def</span> <span class="nf">get_LDTR</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_Desc_Table_Register</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">DESCRIPTOR_TABLE_CODE_LDTR</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] LDTR Limit = 0x</span><span class="si">{</span><span class="n">limit</span><span class="si">:</span><span class="s1">04X</span><span class="si">}</span><span class="s1">, Base = 0x</span><span class="si">{</span><span class="n">base</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, Physical Address = 0x</span><span class="si">{</span><span class="n">pa</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span></div>


<span class="c1">##########################################################################################################</span>
<span class="c1">#</span>
<span class="c1"># Dump CPU Descriptor Tables (IDT, GDT, LDT..)</span>
<span class="c1">#</span>
<span class="c1">##########################################################################################################</span>


<div class="viewcode-block" id="Msr.dump_Descriptor_Table"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.dump_Descriptor_Table">[docs]</a>    <span class="k">def</span> <span class="nf">dump_Descriptor_Table</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">code</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="p">(</span><span class="n">limit</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">pa</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">get_descriptor_table</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">code</span><span class="p">)</span>
        <span class="n">dt</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">read_phys_mem</span><span class="p">(</span><span class="n">pa</span><span class="p">,</span> <span class="n">limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>
        <span class="n">total_num</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">dt</span><span class="p">)</span> <span class="o">//</span> <span class="mi">16</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">num_entries</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">)</span> <span class="ow">or</span> <span class="p">(</span><span class="n">total_num</span> <span class="o">&lt;</span> <span class="n">num_entries</span><span class="p">):</span>
            <span class="n">num_entries</span> <span class="o">=</span> <span class="n">total_num</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] Physical Address: 0x</span><span class="si">{</span><span class="n">pa</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] # of entries    : </span><span class="si">{</span><span class="n">total_num</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] Contents (</span><span class="si">{</span><span class="n">num_entries</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1"> entries):&#39;</span><span class="p">)</span>
        <span class="n">print_buffer_bytes</span><span class="p">(</span><span class="n">dt</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;--------------------------------------&#39;</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;#    segment:offset         attributes&#39;</span><span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;--------------------------------------&#39;</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">):</span>
            <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">11</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">56</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">10</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">48</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">9</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">8</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">0</span><span class="p">]</span>
            <span class="n">segsel</span> <span class="o">=</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span>
            <span class="n">attr</span> <span class="o">=</span> <span class="p">(</span><span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">dt</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">4</span><span class="p">]</span>
            <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">i</span><span class="si">:</span><span class="s1">03d</span><span class="si">}</span><span class="s1">  </span><span class="si">{</span><span class="n">segsel</span><span class="si">:</span><span class="s1">04X</span><span class="si">}</span><span class="s1">:</span><span class="si">{</span><span class="n">offset</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">  0x</span><span class="si">{</span><span class="n">attr</span><span class="si">:</span><span class="s1">04X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

        <span class="k">return</span> <span class="p">(</span><span class="n">pa</span><span class="p">,</span> <span class="n">dt</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.IDT"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.IDT">[docs]</a>    <span class="k">def</span> <span class="nf">IDT</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] IDT:&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">dump_Descriptor_Table</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">DESCRIPTOR_TABLE_CODE_IDTR</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.GDT"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.GDT">[docs]</a>    <span class="k">def</span> <span class="nf">GDT</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Tuple</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log_hal</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[cpu</span><span class="si">{</span><span class="n">cpu_thread_id</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">] GDT:&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">dump_Descriptor_Table</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">DESCRIPTOR_TABLE_CODE_GDTR</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.IDT_all"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.IDT_all">[docs]</a>    <span class="k">def</span> <span class="nf">IDT_all</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">IDT</span><span class="p">(</span><span class="n">tid</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">)</span></div>

<div class="viewcode-block" id="Msr.GDT_all"><a class="viewcode-back" href="../../../modules/chipsec.hal.msr.html#chipsec.hal.msr.Msr.GDT_all">[docs]</a>    <span class="k">def</span> <span class="nf">GDT_all</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">GDT</span><span class="p">(</span><span class="n">tid</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">)</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../../../index.html">Table of Contents</a></h3>
<p class="caption" role="heading"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../start/Contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../start/Download.html">Download CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallLinux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallWinDAL.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallWindows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/USBwithUEFIShell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../usage/Interpreting-Results.html">Interpreting results</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../usage/Running-Chipsec.html">Running CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture and Modules</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Configuration-Files.html">Configuration Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Developing.html">Writing Your Own Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/OS-Helpers-and-Drivers.html">OS Helpers and Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Platform-Detection.html">Methods for Platform Detection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Sample-Module-Code.html">Sample module code template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contribution Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html">Python Version</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#python-coding-style-guide">Python Coding Style Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#f-strings">f-Strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#type-hints">Type Hints</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#underscores-in-numeric-literals">Underscores in Numeric Literals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#walrus-operator">Walrus Operator (:=)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#deprecate-distutils-module-support">Deprecate distutils module support</a></li>
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.msr</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Feb 29, 2024.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 4.4.0.
    </div>
  </body>
</html>