verilog work "ipcore_dir/clock_bit2x.v"
verilog work "../IP-cores/seq-multiplier/verilog/seqmultNM.v"
verilog work "../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/seqmultNM_sat.v"
verilog work "../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/dds.v"
verilog work "../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_48kHz.v"
verilog work "../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_192kHz.v"
verilog work "../IP-cores/Interpolator-4X/verilog/interpol4x.v"
verilog work "../src/verilog-rtl/uart.v"
verilog work "../src/verilog-rtl/LM4550_controler.v"
verilog work "../src/verilog-rtl/ioports16V2018.v"
verilog work "../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/main_block.v"
verilog work "../src/verilog-netlist/dds_carrier_synthesis.v"
verilog work "../src/verilog-netlist/ddsaudio_synthesis.v"
verilog work "../IP-cores/clk-enable-generator/verilog/clockenablegen.v"
verilog work "../src/verilog-rtl/s6base.v"
