# system info My_First_NIOS_II_Platform_Designer on 2024.10.17.15:25:55
system_info:
name,value
DEVICE,10CL025YU256I7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1729149923
#
#
# Files generated for My_First_NIOS_II_Platform_Designer on 2024.10.17.15:25:55
files:
filepath,kind,attributes,module,is_top
simulation/My_First_NIOS_II_Platform_Designer.v,VERILOG,,My_First_NIOS_II_Platform_Designer,true
simulation/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v,VERILOG,,My_First_NIOS_II_Platform_Designer_DEBUG,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v,VERILOG,,My_First_NIOS_II_Platform_Designer_GPIO,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v,VERILOG,,My_First_NIOS_II_Platform_Designer_SRAM,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v,VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc,SDC,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.vo,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_ram.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_ram.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_ram.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_ram.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_ram.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_ram.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_ram.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_ram.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_ram.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_waves.do,OTHER,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_default_contents.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_default_contents.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_default_contents.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_a.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_a.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_a.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_b.dat,DAT,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_b.hex,HEX,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_rf_ram_b.mif,MIF,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v,VERILOG,,My_First_NIOS_II_Platform_Designer_HelloNios_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
My_First_NIOS_II_Platform_Designer.DEBUG,My_First_NIOS_II_Platform_Designer_DEBUG
My_First_NIOS_II_Platform_Designer.GPIO,My_First_NIOS_II_Platform_Designer_GPIO
My_First_NIOS_II_Platform_Designer.HelloNios,My_First_NIOS_II_Platform_Designer_HelloNios
My_First_NIOS_II_Platform_Designer.HelloNios.cpu,My_First_NIOS_II_Platform_Designer_HelloNios_cpu
My_First_NIOS_II_Platform_Designer.SRAM,My_First_NIOS_II_Platform_Designer_SRAM
My_First_NIOS_II_Platform_Designer.mm_interconnect_0,My_First_NIOS_II_Platform_Designer_mm_interconnect_0
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_data_master_translator,altera_merlin_master_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_instruction_master_translator,altera_merlin_master_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.DEBUG_avalon_jtag_slave_translator,altera_merlin_slave_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_debug_mem_slave_translator,altera_merlin_slave_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.SRAM_s1_translator,altera_merlin_slave_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.GPIO_s1_translator,altera_merlin_slave_translator
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_data_master_agent,altera_merlin_master_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_instruction_master_agent,altera_merlin_master_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.DEBUG_avalon_jtag_slave_agent,altera_merlin_slave_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_debug_mem_slave_agent,altera_merlin_slave_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.SRAM_s1_agent,altera_merlin_slave_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.GPIO_s1_agent,altera_merlin_slave_agent
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.DEBUG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.GPIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router_002,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router_005,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router_003,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.router_004,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_data_master_limiter,altera_merlin_traffic_limiter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.HelloNios_instruction_master_limiter,altera_merlin_traffic_limiter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_demux,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_demux_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_mux,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_mux_003,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_mux_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.cmd_mux_002,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_demux,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_demux_003,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_demux_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_demux_002,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_mux,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.rsp_mux_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter.error_adapter_0,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_001,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_002,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_003,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter
My_First_NIOS_II_Platform_Designer.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_First_NIOS_II_Platform_Designer.irq_mapper,My_First_NIOS_II_Platform_Designer_irq_mapper
My_First_NIOS_II_Platform_Designer.rst_controller,altera_reset_controller
