m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vCarryincadder
Z0 !s110 1667648789
!i10b 1
!s100 eH81ZP6ZlcikZzb5?ceIH2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdU`;OTi6T656ggKbM<JjX0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder
Z4 w1667601634
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CaryyIncrementAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CaryyIncrementAdder.v
!i122 120
L0 10 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1667648789.000000
!s107 overflow.v|FullAdder.v|RCA16.v|halfAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CaryyIncrementAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CaryyIncrementAdder.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@carryincadder
vCIA_tb
R0
!i10b 1
!s100 lnfi6cW4YFJO]]6:C`zM;1
R1
Id9kSa:_Oo=>_0JQ>?QDcz1
R2
R3
Z9 w1667042736
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CIA_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CIA_TB.v
!i122 121
Z10 L0 2 75
R5
r1
!s85 0
31
R6
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CIA_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/CIA_TB.v|
!i113 1
R7
R8
n@c@i@a_tb
vCLA4
Z11 !s110 1667648790
!i10b 1
!s100 ASk7UzXgk^e8`IX4OH3^]3
R1
IdKVnTab9Hda?De1DcYz0d0
R2
R3
Z12 w1667079091
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/ClA4bit.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/ClA4bit.v
!i122 122
L0 3 24
R5
r1
!s85 0
31
Z13 !s108 1667648790.000000
!s107 halfAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/ClA4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/ClA4bit.v|
!i113 1
R7
R8
n@c@l@a4
vCLA4bit
!s110 1667004635
!i10b 1
!s100 0>1=1;OTGbSXo5<IRYe]R2
R1
ITc8;oz0>zg42bH7@6?`4_1
R2
Z14 dE:/CMP/5th Semester/VLSI/C2
w1667003438
8E:/CMP/5th Semester/VLSI/C2/ClA4bit.v
FE:/CMP/5th Semester/VLSI/C2/ClA4bit.v
!i122 13
L0 1 21
R5
r1
!s85 0
31
!s108 1667004635.000000
!s107 E:/CMP/5th Semester/VLSI/C2/ClA4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP/5th Semester/VLSI/C2/ClA4bit.v|
!i113 1
R7
R8
n@c@l@a4bit
vCSA_tb
!s110 1667008430
!i10b 1
!s100 FSb9PeZcBQ4h9kna<U1fX3
R1
IO;LI7i?zobcLC3_K_j=JC1
R2
R14
w1667008274
8E:/CMP/5th Semester/VLSI/C2/CIA_TB.v
FE:/CMP/5th Semester/VLSI/C2/CIA_TB.v
!i122 41
R10
R5
r1
!s85 0
31
!s108 1667008430.000000
!s107 E:/CMP/5th Semester/VLSI/C2/CIA_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP/5th Semester/VLSI/C2/CIA_TB.v|
!i113 1
R7
R8
n@c@s@a_tb
vFullAdder
Z15 !s110 1667648791
!i10b 1
!s100 9U;eH==gV`d9az?6=g@L>0
R1
IYa?F6f49B=>[?3`nCVHm43
R2
R3
w1667062711
8FullAdder.v
FFullAdder.v
!i122 127
L0 1 7
R5
r1
!s85 0
31
Z16 !s108 1667648791.000000
!s107 FullAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/RCA16.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/RCA16.v|
!i113 1
R7
R8
n@full@adder
vha
R11
!i10b 1
!s100 TT8@]WEfXlAmP@>[nNKa^1
R1
I?W7b7_H>gO>;MNKdWIfJb2
R2
R3
R9
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/halfAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/halfAdder.v
!i122 124
L0 2 4
R5
r1
!s85 0
31
R13
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/halfAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/halfAdder.v|
!i113 1
R7
R8
voverflow
R15
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R1
IZOil<AO3llm<faJ1Qm<W=2
R2
R3
R4
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow.v
!i122 125
L0 1 8
R5
r1
!s85 0
31
R13
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow.v|
!i113 1
R7
R8
voverflow_TB
R15
!i10b 1
!s100 JVI;VilhlOIdMk8`=64Ii2
R1
I?dMz60IhXEYbRgLO^[iX`0
R2
R3
R4
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow_TB.v
!i122 126
L0 1 61
R5
r1
!s85 0
31
R16
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/overflow_TB.v|
!i113 1
R7
R8
noverflow_@t@b
vRCA16
R15
!i10b 1
!s100 bB]]fjCBXT1NG1lh;0Zdb1
R1
IzYPVN26XmieE[KRa6d4@k2
R2
R3
R12
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/RCA16.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/RCA16.v
!i122 127
L0 2 19
R5
r1
!s85 0
31
R16
Z18 !s107 FullAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_increment_adder/RCA16.v|
R17
!i113 1
R7
R8
n@r@c@a16
