{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714593243226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:54:03 2024 " "Processing started: Wed May  1 14:54:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714593243227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714593243227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714593243227 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714593244020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714593244761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714593244761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714593244784 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714593244784 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714593247473 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714593248020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714593248050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714593258140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714593258140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.995 " "Worst-case setup slack is -24.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.995         -499101.237 iCLK  " "  -24.995         -499101.237 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593258144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.243 " "Worst-case hold slack is 1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 iCLK  " "    1.243               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593258359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593258369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593258377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593258406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593258406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.995 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.995" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260209 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593260209 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -24.995 (VIOLATED) " "Path #1: Setup slack is -24.995 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      3.088  R        clock network delay " "     3.088      3.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.232     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "     3.320      0.232     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q " "     3.320      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.371 FF    IC  s_IMemAddr\[6\]~5\|datad " "     3.691      0.371 FF    IC  s_IMemAddr\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      0.125 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.816      0.125 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.057      2.241 FF    IC  IMem\|ram~44119\|dataa " "     6.057      2.241 FF    IC  IMem\|ram~44119\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.481      0.424 FF  CELL  IMem\|ram~44119\|combout " "     6.481      0.424 FF  CELL  IMem\|ram~44119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.707      0.226 FF    IC  IMem\|ram~44120\|datad " "     6.707      0.226 FF    IC  IMem\|ram~44120\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.857      0.150 FR  CELL  IMem\|ram~44120\|combout " "     6.857      0.150 FR  CELL  IMem\|ram~44120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.689      1.832 RR    IC  IMem\|ram~44123\|datad " "     8.689      1.832 RR    IC  IMem\|ram~44123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.844      0.155 RR  CELL  IMem\|ram~44123\|combout " "     8.844      0.155 RR  CELL  IMem\|ram~44123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.047      0.203 RR    IC  IMem\|ram~44126\|datad " "     9.047      0.203 RR    IC  IMem\|ram~44126\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.202      0.155 RR  CELL  IMem\|ram~44126\|combout " "     9.202      0.155 RR  CELL  IMem\|ram~44126\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.405      0.203 RR    IC  IMem\|ram~44137\|datad " "     9.405      0.203 RR    IC  IMem\|ram~44137\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.560      0.155 RR  CELL  IMem\|ram~44137\|combout " "     9.560      0.155 RR  CELL  IMem\|ram~44137\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.763      0.203 RR    IC  IMem\|ram~44148\|datad " "     9.763      0.203 RR    IC  IMem\|ram~44148\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.902      0.139 RF  CELL  IMem\|ram~44148\|combout " "     9.902      0.139 RF  CELL  IMem\|ram~44148\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.528      3.626 FF    IC  IMem\|ram~44191\|datab " "    13.528      3.626 FF    IC  IMem\|ram~44191\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.884      0.356 FF  CELL  IMem\|ram~44191\|combout " "    13.884      0.356 FF  CELL  IMem\|ram~44191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.225 FF    IC  IMem\|ram~44235\|datad " "    14.109      0.225 FF    IC  IMem\|ram~44235\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.234      0.125 FF  CELL  IMem\|ram~44235\|combout " "    14.234      0.125 FF  CELL  IMem\|ram~44235\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.466      0.232 FF    IC  IMem\|ram~44236\|datac " "    14.466      0.232 FF    IC  IMem\|ram~44236\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.747      0.281 FF  CELL  IMem\|ram~44236\|combout " "    14.747      0.281 FF  CELL  IMem\|ram~44236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.975      0.228 FF    IC  IMem\|ram~44407\|datad " "    14.975      0.228 FF    IC  IMem\|ram~44407\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.125      0.150 FR  CELL  IMem\|ram~44407\|combout " "    15.125      0.150 FR  CELL  IMem\|ram~44407\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.136      1.011 RR    IC  RegisterFile\|RSMux\|Mux31~16\|datab " "    16.136      1.011 RR    IC  RegisterFile\|RSMux\|Mux31~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.538      0.402 RR  CELL  RegisterFile\|RSMux\|Mux31~16\|combout " "    16.538      0.402 RR  CELL  RegisterFile\|RSMux\|Mux31~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.741      0.203 RR    IC  RegisterFile\|RSMux\|Mux31~17\|datad " "    16.741      0.203 RR    IC  RegisterFile\|RSMux\|Mux31~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      0.155 RR  CELL  RegisterFile\|RSMux\|Mux31~17\|combout " "    16.896      0.155 RR  CELL  RegisterFile\|RSMux\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.968      4.072 RR    IC  RegisterFile\|RSMux\|Mux31~18\|datad " "    20.968      4.072 RR    IC  RegisterFile\|RSMux\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.123      0.155 RR  CELL  RegisterFile\|RSMux\|Mux31~18\|combout " "    21.123      0.155 RR  CELL  RegisterFile\|RSMux\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.325      0.202 RR    IC  RegisterFile\|RSMux\|Mux31~21\|datac " "    21.325      0.202 RR    IC  RegisterFile\|RSMux\|Mux31~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595      0.270 RF  CELL  RegisterFile\|RSMux\|Mux31~21\|combout " "    21.595      0.270 RF  CELL  RegisterFile\|RSMux\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.863      0.268 FF    IC  RegisterFile\|RSMux\|Mux31~32\|datab " "    21.863      0.268 FF    IC  RegisterFile\|RSMux\|Mux31~32\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.288      0.425 FF  CELL  RegisterFile\|RSMux\|Mux31~32\|combout " "    22.288      0.425 FF  CELL  RegisterFile\|RSMux\|Mux31~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.963      1.675 FF    IC  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~0\|datac " "    23.963      1.675 FF    IC  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.243      0.280 FF  CELL  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~0\|combout " "    24.243      0.280 FF  CELL  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.469      0.226 FF    IC  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~1\|datad " "    24.469      0.226 FF    IC  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.594      0.125 FF  CELL  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~1\|combout " "    24.594      0.125 FF  CELL  ALUnit\|SLLVOps\|\\shift22:29:bs5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.367      0.773 FF    IC  ALUnit\|SLLVOps\|\\shift42:17:bs9\|o_O~0\|datac " "    25.367      0.773 FF    IC  ALUnit\|SLLVOps\|\\shift42:17:bs9\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.648      0.281 FF  CELL  ALUnit\|SLLVOps\|\\shift42:17:bs9\|o_O~0\|combout " "    25.648      0.281 FF  CELL  ALUnit\|SLLVOps\|\\shift42:17:bs9\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.904      0.256 FF    IC  ALUnit\|SLLVOps\|\\shift51:25:bs10\|o_O~0\|datac " "    25.904      0.256 FF    IC  ALUnit\|SLLVOps\|\\shift51:25:bs10\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.184      0.280 FF  CELL  ALUnit\|SLLVOps\|\\shift51:25:bs10\|o_O~0\|combout " "    26.184      0.280 FF  CELL  ALUnit\|SLLVOps\|\\shift51:25:bs10\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.912      0.728 FF    IC  ALUnit\|Mux25~0\|datac " "    26.912      0.728 FF    IC  ALUnit\|Mux25~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.193      0.281 FF  CELL  ALUnit\|Mux25~0\|combout " "    27.193      0.281 FF  CELL  ALUnit\|Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.420      0.227 FF    IC  ALUnit\|Mux25~1\|datad " "    27.420      0.227 FF    IC  ALUnit\|Mux25~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.570      0.150 FR  CELL  ALUnit\|Mux25~1\|combout " "    27.570      0.150 FR  CELL  ALUnit\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.775      0.205 RR    IC  ALUnit\|Mux25~2\|datad " "    27.775      0.205 RR    IC  ALUnit\|Mux25~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.930      0.155 RR  CELL  ALUnit\|Mux25~2\|combout " "    27.930      0.155 RR  CELL  ALUnit\|Mux25~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.133      0.203 RR    IC  ALUnit\|Mux25~3\|datad " "    28.133      0.203 RR    IC  ALUnit\|Mux25~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.288      0.155 RR  CELL  ALUnit\|Mux25~3\|combout " "    28.288      0.155 RR  CELL  ALUnit\|Mux25~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.492      0.204 RR    IC  ALUnit\|Mux25~4\|datad " "    28.492      0.204 RR    IC  ALUnit\|Mux25~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.647      0.155 RR  CELL  ALUnit\|Mux25~4\|combout " "    28.647      0.155 RR  CELL  ALUnit\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.851      0.204 RR    IC  ALUnit\|Mux25~5\|datad " "    28.851      0.204 RR    IC  ALUnit\|Mux25~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.006      0.155 RR  CELL  ALUnit\|Mux25~5\|combout " "    29.006      0.155 RR  CELL  ALUnit\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.211      0.205 RR    IC  ALUnit\|Mux25~9\|datad " "    29.211      0.205 RR    IC  ALUnit\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.366      0.155 RR  CELL  ALUnit\|Mux25~9\|combout " "    29.366      0.155 RR  CELL  ALUnit\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.570      0.204 RR    IC  ALUnit\|Mux25~10\|datad " "    29.570      0.204 RR    IC  ALUnit\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.725      0.155 RR  CELL  ALUnit\|Mux25~10\|combout " "    29.725      0.155 RR  CELL  ALUnit\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.929      0.204 RR    IC  ALUnit\|Mux25~12\|datad " "    29.929      0.204 RR    IC  ALUnit\|Mux25~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.084      0.155 RR  CELL  ALUnit\|Mux25~12\|combout " "    30.084      0.155 RR  CELL  ALUnit\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.411      2.327 RR    IC  DMem\|ram~50225\|datab " "    32.411      2.327 RR    IC  DMem\|ram~50225\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.820      0.409 RF  CELL  DMem\|ram~50225\|combout " "    32.820      0.409 RF  CELL  DMem\|ram~50225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.049      0.229 FF    IC  DMem\|ram~50226\|datad " "    33.049      0.229 FF    IC  DMem\|ram~50226\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.199      0.150 FR  CELL  DMem\|ram~50226\|combout " "    33.199      0.150 FR  CELL  DMem\|ram~50226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.212      8.013 RR    IC  DMem\|ram~50227\|dataa " "    41.212      8.013 RR    IC  DMem\|ram~50227\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.570      0.358 RR  CELL  DMem\|ram~50227\|combout " "    41.570      0.358 RR  CELL  DMem\|ram~50227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.772      0.202 RR    IC  DMem\|ram~50228\|datac " "    41.772      0.202 RR    IC  DMem\|ram~50228\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.059      0.287 RR  CELL  DMem\|ram~50228\|combout " "    42.059      0.287 RR  CELL  DMem\|ram~50228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.294      0.235 RR    IC  DMem\|ram~50239\|datab " "    42.294      0.235 RR    IC  DMem\|ram~50239\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.672      0.378 RF  CELL  DMem\|ram~50239\|combout " "    42.672      0.378 RF  CELL  DMem\|ram~50239\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.188      1.516 FF    IC  DMem\|ram~50367\|dataa " "    44.188      1.516 FF    IC  DMem\|ram~50367\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.612      0.424 FF  CELL  DMem\|ram~50367\|combout " "    44.612      0.424 FF  CELL  DMem\|ram~50367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.840      0.228 FF    IC  s_RegWrData\[29\]~59\|datad " "    44.840      0.228 FF    IC  s_RegWrData\[29\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.965      0.125 FF  CELL  s_RegWrData\[29\]~59\|combout " "    44.965      0.125 FF  CELL  s_RegWrData\[29\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.190      0.225 FF    IC  s_RegWrData\[29\]~60\|datad " "    45.190      0.225 FF    IC  s_RegWrData\[29\]~60\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.315      0.125 FF  CELL  s_RegWrData\[29\]~60\|combout " "    45.315      0.125 FF  CELL  s_RegWrData\[29\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.540      0.225 FF    IC  s_RegWrData\[29\]~61\|datad " "    45.540      0.225 FF    IC  s_RegWrData\[29\]~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.665      0.125 FF  CELL  s_RegWrData\[29\]~61\|combout " "    45.665      0.125 FF  CELL  s_RegWrData\[29\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.907      0.242 FF    IC  s_RegWrData\[29\]~63\|datad " "    45.907      0.242 FF    IC  s_RegWrData\[29\]~63\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.032      0.125 FF  CELL  s_RegWrData\[29\]~63\|combout " "    46.032      0.125 FF  CELL  s_RegWrData\[29\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.259      0.227 FF    IC  s_RegWrData\[29\]~64\|datad " "    46.259      0.227 FF    IC  s_RegWrData\[29\]~64\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.384      0.125 FF  CELL  s_RegWrData\[29\]~64\|combout " "    46.384      0.125 FF  CELL  s_RegWrData\[29\]~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.033      1.649 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac " "    48.033      1.649 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.314      0.281 FF  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout " "    48.314      0.281 FF  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.314      0.000 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d " "    48.314      0.000 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.418      0.104 FF  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    48.418      0.104 FF  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.417      3.417  R        clock network delay " "    23.417      3.417  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.425      0.008           clock pessimism removed " "    23.425      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405     -0.020           clock uncertainty " "    23.405     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.423      0.018     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    23.423      0.018     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.418 " "Data Arrival Time  :    48.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.423 " "Data Required Time :    23.423" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -24.995 (VIOLATED) " "Slack              :   -24.995 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260210 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593260210 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.243 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.243" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593260407 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.243  " "Path #1: Hold slack is 1.243 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.428      3.428  R        clock network delay " "     3.428      3.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.232     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.660      0.232     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q " "     3.660      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.305 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab " "     3.965      0.305 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.293      0.328 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout " "     4.293      0.328 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.519      0.226 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa " "     4.519      0.226 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      0.368 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     4.887      0.368 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "     4.887      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      0.069 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     4.956      0.069 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.559      3.559  R        clock network delay " "     3.559      3.559  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527     -0.032           clock pessimism removed " "     3.527     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.000           clock uncertainty " "     3.527      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.186      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.713      0.186      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.956 " "Data Arrival Time  :     4.956" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.713 " "Data Required Time :     3.713" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.243  " "Slack              :     1.243 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593260407 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593260407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714593260408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714593260489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714593263973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714593266391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714593266391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.425 " "Worst-case setup slack is -21.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.425         -406770.389 iCLK  " "  -21.425         -406770.389 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593266396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.137 " "Worst-case hold slack is 1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 iCLK  " "    1.137               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593266601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593266605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593266609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593266639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593266639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.425 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.425" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593268431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -21.425 (VIOLATED) " "Path #1: Setup slack is -21.425 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      2.798  R        clock network delay " "     2.798      2.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.213     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "     3.011      0.213     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q " "     3.011      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.347      0.336 FF    IC  s_IMemAddr\[6\]~5\|datad " "     3.347      0.336 FF    IC  s_IMemAddr\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.110 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.457      0.110 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.461      2.004 FF    IC  IMem\|ram~44119\|dataa " "     5.461      2.004 FF    IC  IMem\|ram~44119\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.838      0.377 FF  CELL  IMem\|ram~44119\|combout " "     5.838      0.377 FF  CELL  IMem\|ram~44119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.044      0.206 FF    IC  IMem\|ram~44120\|datad " "     6.044      0.206 FF    IC  IMem\|ram~44120\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.178      0.134 FR  CELL  IMem\|ram~44120\|combout " "     6.178      0.134 FR  CELL  IMem\|ram~44120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.913      1.735 RR    IC  IMem\|ram~44123\|datad " "     7.913      1.735 RR    IC  IMem\|ram~44123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.057      0.144 RR  CELL  IMem\|ram~44123\|combout " "     8.057      0.144 RR  CELL  IMem\|ram~44123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.244      0.187 RR    IC  IMem\|ram~44126\|datad " "     8.244      0.187 RR    IC  IMem\|ram~44126\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.388      0.144 RR  CELL  IMem\|ram~44126\|combout " "     8.388      0.144 RR  CELL  IMem\|ram~44126\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575      0.187 RR    IC  IMem\|ram~44137\|datad " "     8.575      0.187 RR    IC  IMem\|ram~44137\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.719      0.144 RR  CELL  IMem\|ram~44137\|combout " "     8.719      0.144 RR  CELL  IMem\|ram~44137\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.906      0.187 RR    IC  IMem\|ram~44148\|datad " "     8.906      0.187 RR    IC  IMem\|ram~44148\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.050      0.144 RR  CELL  IMem\|ram~44148\|combout " "     9.050      0.144 RR  CELL  IMem\|ram~44148\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.341      3.291 RR    IC  IMem\|ram~44191\|datab " "    12.341      3.291 RR    IC  IMem\|ram~44191\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.669      0.328 RR  CELL  IMem\|ram~44191\|combout " "    12.669      0.328 RR  CELL  IMem\|ram~44191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.855      0.186 RR    IC  IMem\|ram~44235\|datad " "    12.855      0.186 RR    IC  IMem\|ram~44235\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.980      0.125 RF  CELL  IMem\|ram~44235\|combout " "    12.980      0.125 RF  CELL  IMem\|ram~44235\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.192      0.212 FF    IC  IMem\|ram~44236\|datac " "    13.192      0.212 FF    IC  IMem\|ram~44236\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.444      0.252 FF  CELL  IMem\|ram~44236\|combout " "    13.444      0.252 FF  CELL  IMem\|ram~44236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.651      0.207 FF    IC  IMem\|ram~44407\|datad " "    13.651      0.207 FF    IC  IMem\|ram~44407\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.785      0.134 FR  CELL  IMem\|ram~44407\|combout " "    13.785      0.134 FR  CELL  IMem\|ram~44407\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.743      0.958 RR    IC  RegisterFile\|RSMux\|Mux31~16\|datab " "    14.743      0.958 RR    IC  RegisterFile\|RSMux\|Mux31~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.112      0.369 RR  CELL  RegisterFile\|RSMux\|Mux31~16\|combout " "    15.112      0.369 RR  CELL  RegisterFile\|RSMux\|Mux31~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.299      0.187 RR    IC  RegisterFile\|RSMux\|Mux31~17\|datad " "    15.299      0.187 RR    IC  RegisterFile\|RSMux\|Mux31~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.443      0.144 RR  CELL  RegisterFile\|RSMux\|Mux31~17\|combout " "    15.443      0.144 RR  CELL  RegisterFile\|RSMux\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.253      3.810 RR    IC  RegisterFile\|RSMux\|Mux31~18\|datad " "    19.253      3.810 RR    IC  RegisterFile\|RSMux\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.397      0.144 RR  CELL  RegisterFile\|RSMux\|Mux31~18\|combout " "    19.397      0.144 RR  CELL  RegisterFile\|RSMux\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.583      0.186 RR    IC  RegisterFile\|RSMux\|Mux31~21\|datac " "    19.583      0.186 RR    IC  RegisterFile\|RSMux\|Mux31~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.848      0.265 RR  CELL  RegisterFile\|RSMux\|Mux31~21\|combout " "    19.848      0.265 RR  CELL  RegisterFile\|RSMux\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.065      0.217 RR    IC  RegisterFile\|RSMux\|Mux31~32\|datab " "    20.065      0.217 RR    IC  RegisterFile\|RSMux\|Mux31~32\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.429      0.364 RR  CELL  RegisterFile\|RSMux\|Mux31~32\|combout " "    20.429      0.364 RR  CELL  RegisterFile\|RSMux\|Mux31~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.367      1.938 RR    IC  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|datad " "    22.367      1.938 RR    IC  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.511      0.144 RR  CELL  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|combout " "    22.511      0.144 RR  CELL  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.559      1.048 RR    IC  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|datab " "    23.559      1.048 RR    IC  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.923      0.364 RR  CELL  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|combout " "    23.923      0.364 RR  CELL  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.647      0.724 RR    IC  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|datad " "    24.647      0.724 RR    IC  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.791      0.144 RR  CELL  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|combout " "    24.791      0.144 RR  CELL  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.999      0.208 RR    IC  ALUnit\|Mux25~1\|datac " "    24.999      0.208 RR    IC  ALUnit\|Mux25~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.264      0.265 RR  CELL  ALUnit\|Mux25~1\|combout " "    25.264      0.265 RR  CELL  ALUnit\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.453      0.189 RR    IC  ALUnit\|Mux25~2\|datad " "    25.453      0.189 RR    IC  ALUnit\|Mux25~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.597      0.144 RR  CELL  ALUnit\|Mux25~2\|combout " "    25.597      0.144 RR  CELL  ALUnit\|Mux25~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.784      0.187 RR    IC  ALUnit\|Mux25~3\|datad " "    25.784      0.187 RR    IC  ALUnit\|Mux25~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.928      0.144 RR  CELL  ALUnit\|Mux25~3\|combout " "    25.928      0.144 RR  CELL  ALUnit\|Mux25~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.116      0.188 RR    IC  ALUnit\|Mux25~4\|datad " "    26.116      0.188 RR    IC  ALUnit\|Mux25~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.260      0.144 RR  CELL  ALUnit\|Mux25~4\|combout " "    26.260      0.144 RR  CELL  ALUnit\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.448      0.188 RR    IC  ALUnit\|Mux25~5\|datad " "    26.448      0.188 RR    IC  ALUnit\|Mux25~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.592      0.144 RR  CELL  ALUnit\|Mux25~5\|combout " "    26.592      0.144 RR  CELL  ALUnit\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.781      0.189 RR    IC  ALUnit\|Mux25~9\|datad " "    26.781      0.189 RR    IC  ALUnit\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.925      0.144 RR  CELL  ALUnit\|Mux25~9\|combout " "    26.925      0.144 RR  CELL  ALUnit\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.113      0.188 RR    IC  ALUnit\|Mux25~10\|datad " "    27.113      0.188 RR    IC  ALUnit\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.257      0.144 RR  CELL  ALUnit\|Mux25~10\|combout " "    27.257      0.144 RR  CELL  ALUnit\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.445      0.188 RR    IC  ALUnit\|Mux25~12\|datad " "    27.445      0.188 RR    IC  ALUnit\|Mux25~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.589      0.144 RR  CELL  ALUnit\|Mux25~12\|combout " "    27.589      0.144 RR  CELL  ALUnit\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.745      2.156 RR    IC  DMem\|ram~50225\|datab " "    29.745      2.156 RR    IC  DMem\|ram~50225\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.120      0.375 RF  CELL  DMem\|ram~50225\|combout " "    30.120      0.375 RF  CELL  DMem\|ram~50225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.328      0.208 FF    IC  DMem\|ram~50226\|datad " "    30.328      0.208 FF    IC  DMem\|ram~50226\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.462      0.134 FR  CELL  DMem\|ram~50226\|combout " "    30.462      0.134 FR  CELL  DMem\|ram~50226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.932      7.470 RR    IC  DMem\|ram~50227\|dataa " "    37.932      7.470 RR    IC  DMem\|ram~50227\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.260      0.328 RR  CELL  DMem\|ram~50227\|combout " "    38.260      0.328 RR  CELL  DMem\|ram~50227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.446      0.186 RR    IC  DMem\|ram~50228\|datac " "    38.446      0.186 RR    IC  DMem\|ram~50228\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.711      0.265 RR  CELL  DMem\|ram~50228\|combout " "    38.711      0.265 RR  CELL  DMem\|ram~50228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.929      0.218 RR    IC  DMem\|ram~50239\|datab " "    38.929      0.218 RR    IC  DMem\|ram~50239\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.310      0.381 RR  CELL  DMem\|ram~50239\|combout " "    39.310      0.381 RR  CELL  DMem\|ram~50239\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.685      1.375 RR    IC  DMem\|ram~50367\|dataa " "    40.685      1.375 RR    IC  DMem\|ram~50367\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.043      0.358 RR  CELL  DMem\|ram~50367\|combout " "    41.043      0.358 RR  CELL  DMem\|ram~50367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.232      0.189 RR    IC  s_RegWrData\[29\]~59\|datad " "    41.232      0.189 RR    IC  s_RegWrData\[29\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.376      0.144 RR  CELL  s_RegWrData\[29\]~59\|combout " "    41.376      0.144 RR  CELL  s_RegWrData\[29\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.562      0.186 RR    IC  s_RegWrData\[29\]~60\|datad " "    41.562      0.186 RR    IC  s_RegWrData\[29\]~60\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.706      0.144 RR  CELL  s_RegWrData\[29\]~60\|combout " "    41.706      0.144 RR  CELL  s_RegWrData\[29\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.892      0.186 RR    IC  s_RegWrData\[29\]~61\|datad " "    41.892      0.186 RR    IC  s_RegWrData\[29\]~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.036      0.144 RR  CELL  s_RegWrData\[29\]~61\|combout " "    42.036      0.144 RR  CELL  s_RegWrData\[29\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.233      0.197 RR    IC  s_RegWrData\[29\]~63\|datad " "    42.233      0.197 RR    IC  s_RegWrData\[29\]~63\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.377      0.144 RR  CELL  s_RegWrData\[29\]~63\|combout " "    42.377      0.144 RR  CELL  s_RegWrData\[29\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.564      0.187 RR    IC  s_RegWrData\[29\]~64\|datad " "    42.564      0.187 RR    IC  s_RegWrData\[29\]~64\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.708      0.144 RR  CELL  s_RegWrData\[29\]~64\|combout " "    42.708      0.144 RR  CELL  s_RegWrData\[29\]~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.192      1.484 RR    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac " "    44.192      1.484 RR    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.457      0.265 RR  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout " "    44.457      0.265 RR  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.457      0.000 RR    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d " "    44.457      0.000 RR    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.537      0.080 RR  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    44.537      0.080 RR  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106      3.106  R        clock network delay " "    23.106      3.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.113      0.007           clock pessimism removed " "    23.113      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.093     -0.020           clock uncertainty " "    23.093     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.112      0.019     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    23.112      0.019     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.537 " "Data Arrival Time  :    44.537" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.112 " "Data Required Time :    23.112" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -21.425 (VIOLATED) " "Slack              :   -21.425 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593268432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.137 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593268624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.137  " "Path #1: Hold slack is 1.137 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.119      3.119  R        clock network delay " "     3.119      3.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.213     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.332      0.213     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q " "     3.332      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.281 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab " "     3.613      0.281 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.911      0.298 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout " "     3.911      0.298 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.210 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa " "     4.121      0.210 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.454      0.333 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     4.454      0.333 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.454      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "     4.454      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      0.062 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     4.516      0.062 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      3.236  R        clock network delay " "     3.236      3.236  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208     -0.028           clock pessimism removed " "     3.208     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      0.000           clock uncertainty " "     3.208      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.171      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.379      0.171      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.516 " "Data Arrival Time  :     4.516" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.379 " "Data Required Time :     3.379" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.137  " "Slack              :     1.137 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593268624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593268624 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714593268625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714593269881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714593269881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.716 " "Worst-case setup slack is -3.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593269884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593269884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.716            -832.402 iCLK  " "   -3.716            -832.402 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593269884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593269884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.570 " "Worst-case hold slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 iCLK  " "    0.570               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593270094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593270099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714593270104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714593270133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714593270133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.716 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.716" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593271923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.716 (VIOLATED) " "Path #1: Setup slack is -3.716 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "To Node      : mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      1.638  R        clock network delay " "     1.638      1.638  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.105     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q " "     1.743      0.105     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:6:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q " "     1.743      0.000 FF  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:6:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.921      0.178 FF    IC  s_IMemAddr\[6\]~5\|datad " "     1.921      0.178 FF    IC  s_IMemAddr\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.063 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     1.984      0.063 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      1.238 FF    IC  IMem\|ram~44119\|dataa " "     3.222      1.238 FF    IC  IMem\|ram~44119\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.426      0.204 FF  CELL  IMem\|ram~44119\|combout " "     3.426      0.204 FF  CELL  IMem\|ram~44119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533      0.107 FF    IC  IMem\|ram~44120\|datad " "     3.533      0.107 FF    IC  IMem\|ram~44120\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.063 FF  CELL  IMem\|ram~44120\|combout " "     3.596      0.063 FF  CELL  IMem\|ram~44120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.991 FF    IC  IMem\|ram~44123\|datad " "     4.587      0.991 FF    IC  IMem\|ram~44123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.650      0.063 FF  CELL  IMem\|ram~44123\|combout " "     4.650      0.063 FF  CELL  IMem\|ram~44123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.758      0.108 FF    IC  IMem\|ram~44126\|datad " "     4.758      0.108 FF    IC  IMem\|ram~44126\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.821      0.063 FF  CELL  IMem\|ram~44126\|combout " "     4.821      0.063 FF  CELL  IMem\|ram~44126\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.927      0.106 FF    IC  IMem\|ram~44137\|datad " "     4.927      0.106 FF    IC  IMem\|ram~44137\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.990      0.063 FF  CELL  IMem\|ram~44137\|combout " "     4.990      0.063 FF  CELL  IMem\|ram~44137\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.096      0.106 FF    IC  IMem\|ram~44148\|datad " "     5.096      0.106 FF    IC  IMem\|ram~44148\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.063 FF  CELL  IMem\|ram~44148\|combout " "     5.159      0.063 FF  CELL  IMem\|ram~44148\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.175      2.016 FF    IC  IMem\|ram~44191\|datab " "     7.175      2.016 FF    IC  IMem\|ram~44191\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.351      0.176 FF  CELL  IMem\|ram~44191\|combout " "     7.351      0.176 FF  CELL  IMem\|ram~44191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.457      0.106 FF    IC  IMem\|ram~44235\|datad " "     7.457      0.106 FF    IC  IMem\|ram~44235\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.520      0.063 FF  CELL  IMem\|ram~44235\|combout " "     7.520      0.063 FF  CELL  IMem\|ram~44235\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.630      0.110 FF    IC  IMem\|ram~44236\|datac " "     7.630      0.110 FF    IC  IMem\|ram~44236\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.763      0.133 FF  CELL  IMem\|ram~44236\|combout " "     7.763      0.133 FF  CELL  IMem\|ram~44236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.871      0.108 FF    IC  IMem\|ram~44407\|datad " "     7.871      0.108 FF    IC  IMem\|ram~44407\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.934      0.063 FF  CELL  IMem\|ram~44407\|combout " "     7.934      0.063 FF  CELL  IMem\|ram~44407\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.485      0.551 FF    IC  RegisterFile\|RSMux\|Mux31~16\|datab " "     8.485      0.551 FF    IC  RegisterFile\|RSMux\|Mux31~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      0.193 FF  CELL  RegisterFile\|RSMux\|Mux31~16\|combout " "     8.678      0.193 FF  CELL  RegisterFile\|RSMux\|Mux31~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.786      0.108 FF    IC  RegisterFile\|RSMux\|Mux31~17\|datad " "     8.786      0.108 FF    IC  RegisterFile\|RSMux\|Mux31~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      0.063 FF  CELL  RegisterFile\|RSMux\|Mux31~17\|combout " "     8.849      0.063 FF  CELL  RegisterFile\|RSMux\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.114      2.265 FF    IC  RegisterFile\|RSMux\|Mux31~18\|datad " "    11.114      2.265 FF    IC  RegisterFile\|RSMux\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.177      0.063 FF  CELL  RegisterFile\|RSMux\|Mux31~18\|combout " "    11.177      0.063 FF  CELL  RegisterFile\|RSMux\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.288      0.111 FF    IC  RegisterFile\|RSMux\|Mux31~21\|datac " "    11.288      0.111 FF    IC  RegisterFile\|RSMux\|Mux31~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.421      0.133 FF  CELL  RegisterFile\|RSMux\|Mux31~21\|combout " "    11.421      0.133 FF  CELL  RegisterFile\|RSMux\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.552      0.131 FF    IC  RegisterFile\|RSMux\|Mux31~32\|datab " "    11.552      0.131 FF    IC  RegisterFile\|RSMux\|Mux31~32\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.759      0.207 FF  CELL  RegisterFile\|RSMux\|Mux31~32\|combout " "    11.759      0.207 FF  CELL  RegisterFile\|RSMux\|Mux31~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.933      1.174 FF    IC  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|datad " "    12.933      1.174 FF    IC  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.996      0.063 FF  CELL  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|combout " "    12.996      0.063 FF  CELL  ALUnit\|SRLVOps\|\\shift22:26:bs5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.587      0.591 FF    IC  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|datab " "    13.587      0.591 FF    IC  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.794      0.207 FF  CELL  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|combout " "    13.794      0.207 FF  CELL  ALUnit\|SRLVOps\|\\shift32:22:bs7\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.217      0.423 FF    IC  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|datad " "    14.217      0.423 FF    IC  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.280      0.063 FF  CELL  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|combout " "    14.280      0.063 FF  CELL  ALUnit\|SRLVOps\|\\shift42:22:bs9\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.405      0.125 FF    IC  ALUnit\|Mux25~1\|datac " "    14.405      0.125 FF    IC  ALUnit\|Mux25~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.538      0.133 FF  CELL  ALUnit\|Mux25~1\|combout " "    14.538      0.133 FF  CELL  ALUnit\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.647      0.109 FF    IC  ALUnit\|Mux25~2\|datad " "    14.647      0.109 FF    IC  ALUnit\|Mux25~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.710      0.063 FF  CELL  ALUnit\|Mux25~2\|combout " "    14.710      0.063 FF  CELL  ALUnit\|Mux25~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.816      0.106 FF    IC  ALUnit\|Mux25~3\|datad " "    14.816      0.106 FF    IC  ALUnit\|Mux25~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.063 FF  CELL  ALUnit\|Mux25~3\|combout " "    14.879      0.063 FF  CELL  ALUnit\|Mux25~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.986      0.107 FF    IC  ALUnit\|Mux25~4\|datad " "    14.986      0.107 FF    IC  ALUnit\|Mux25~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.049      0.063 FF  CELL  ALUnit\|Mux25~4\|combout " "    15.049      0.063 FF  CELL  ALUnit\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.157      0.108 FF    IC  ALUnit\|Mux25~5\|datad " "    15.157      0.108 FF    IC  ALUnit\|Mux25~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.220      0.063 FF  CELL  ALUnit\|Mux25~5\|combout " "    15.220      0.063 FF  CELL  ALUnit\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.329      0.109 FF    IC  ALUnit\|Mux25~9\|datad " "    15.329      0.109 FF    IC  ALUnit\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.392      0.063 FF  CELL  ALUnit\|Mux25~9\|combout " "    15.392      0.063 FF  CELL  ALUnit\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.501      0.109 FF    IC  ALUnit\|Mux25~10\|datad " "    15.501      0.109 FF    IC  ALUnit\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.564      0.063 FF  CELL  ALUnit\|Mux25~10\|combout " "    15.564      0.063 FF  CELL  ALUnit\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.672      0.108 FF    IC  ALUnit\|Mux25~12\|datad " "    15.672      0.108 FF    IC  ALUnit\|Mux25~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.063 FF  CELL  ALUnit\|Mux25~12\|combout " "    15.735      0.063 FF  CELL  ALUnit\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.013      1.278 FF    IC  DMem\|ram~50225\|datab " "    17.013      1.278 FF    IC  DMem\|ram~50225\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.220      0.207 FF  CELL  DMem\|ram~50225\|combout " "    17.220      0.207 FF  CELL  DMem\|ram~50225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.329      0.109 FF    IC  DMem\|ram~50226\|datad " "    17.329      0.109 FF    IC  DMem\|ram~50226\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.392      0.063 FF  CELL  DMem\|ram~50226\|combout " "    17.392      0.063 FF  CELL  DMem\|ram~50226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.731      4.339 FF    IC  DMem\|ram~50227\|dataa " "    21.731      4.339 FF    IC  DMem\|ram~50227\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.904      0.173 FF  CELL  DMem\|ram~50227\|combout " "    21.904      0.173 FF  CELL  DMem\|ram~50227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.015      0.111 FF    IC  DMem\|ram~50228\|datac " "    22.015      0.111 FF    IC  DMem\|ram~50228\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.148      0.133 FF  CELL  DMem\|ram~50228\|combout " "    22.148      0.133 FF  CELL  DMem\|ram~50228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.280      0.132 FF    IC  DMem\|ram~50239\|datab " "    22.280      0.132 FF    IC  DMem\|ram~50239\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.473      0.193 FF  CELL  DMem\|ram~50239\|combout " "    22.473      0.193 FF  CELL  DMem\|ram~50239\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.311      0.838 FF    IC  DMem\|ram~50367\|dataa " "    23.311      0.838 FF    IC  DMem\|ram~50367\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.515      0.204 FF  CELL  DMem\|ram~50367\|combout " "    23.515      0.204 FF  CELL  DMem\|ram~50367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.623      0.108 FF    IC  s_RegWrData\[29\]~59\|datad " "    23.623      0.108 FF    IC  s_RegWrData\[29\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.686      0.063 FF  CELL  s_RegWrData\[29\]~59\|combout " "    23.686      0.063 FF  CELL  s_RegWrData\[29\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      0.106 FF    IC  s_RegWrData\[29\]~60\|datad " "    23.792      0.106 FF    IC  s_RegWrData\[29\]~60\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.855      0.063 FF  CELL  s_RegWrData\[29\]~60\|combout " "    23.855      0.063 FF  CELL  s_RegWrData\[29\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.962      0.107 FF    IC  s_RegWrData\[29\]~61\|datad " "    23.962      0.107 FF    IC  s_RegWrData\[29\]~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.025      0.063 FF  CELL  s_RegWrData\[29\]~61\|combout " "    24.025      0.063 FF  CELL  s_RegWrData\[29\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.142      0.117 FF    IC  s_RegWrData\[29\]~63\|datad " "    24.142      0.117 FF    IC  s_RegWrData\[29\]~63\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.205      0.063 FF  CELL  s_RegWrData\[29\]~63\|combout " "    24.205      0.063 FF  CELL  s_RegWrData\[29\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.312      0.107 FF    IC  s_RegWrData\[29\]~64\|datad " "    24.312      0.107 FF    IC  s_RegWrData\[29\]~64\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.375      0.063 FF  CELL  s_RegWrData\[29\]~64\|combout " "    24.375      0.063 FF  CELL  s_RegWrData\[29\]~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.310      0.935 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac " "    25.310      0.935 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.443      0.133 FF  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout " "    25.443      0.133 FF  CELL  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.443      0.000 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d " "    25.443      0.000 FF    IC  RegisterFile\|\\G_NBit_regs:13:REGS\|\\G_NBit_DFFG:29:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.493      0.050 FF  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    25.493      0.050 FF  CELL  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.785      1.785  R        clock network delay " "    21.785      1.785  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.790      0.005           clock pessimism removed " "    21.790      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.770     -0.020           clock uncertainty " "    21.770     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.777      0.007     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q " "    21.777      0.007     uTsu  mips_reg_file:RegisterFile\|n_bit_reg:\\G_NBit_regs:13:REGS\|dffg:\\G_NBit_DFFG:29:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.493 " "Data Arrival Time  :    25.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.777 " "Data Required Time :    21.777" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.716 (VIOLATED) " "Slack              :    -3.716 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593271925 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593271925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.570 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593272116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.570  " "Path #1: Hold slack is 0.570 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "From Node    : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      1.801  R        clock network delay " "     1.801      1.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.105     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     1.906      0.105     uTco  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q " "     1.906      0.000 RR  CELL  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047      0.141 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab " "     2.047      0.141 RR    IC  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.201      0.154 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout " "     2.201      0.154 RR  CELL  fetch\|BranchAddress\|adder\|\\G_NBit_fulladder:15:fulladderi\|x2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.099 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa " "     2.300      0.099 RR    IC  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.474      0.174 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     2.474      0.174 RR  CELL  fetch\|jumptojr\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.474      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "     2.474      0.000 RR    IC  fetch\|PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      0.031 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     2.505      0.031 RR  CELL  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      1.871  R        clock network delay " "     1.871      1.871  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851     -0.020           clock pessimism removed " "     1.851     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.000           clock uncertainty " "     1.851      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.084      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     1.935      0.084      uTh  FetchLogic:fetch\|PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.505 " "Data Arrival Time  :     2.505" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.935 " "Data Required Time :     1.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.570  " "Slack              :     0.570 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714593272116 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714593272116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714593296119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714593321549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2764 " "Peak virtual memory: 2764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714593323555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:55:23 2024 " "Processing ended: Wed May  1 14:55:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714593323555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714593323555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714593323555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714593323555 ""}
