

================================================================
== Vitis HLS Report for 'bgn_inference'
================================================================
* Date:           Sun Feb 15 20:09:01 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8371|     8371|  83.710 us|  83.710 us|  8372|  8372|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1  |     3237|     3237|  32.370 us|  32.370 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2  |     5130|     5130|  51.300 us|  51.300 us|  5124|  5124|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      104|    8|    3479|   3244|    -|
|Memory           |        -|    -|      32|     64|    -|
|Multiplexer      |        -|    -|       0|    151|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      104|    8|    3518|   3459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       37|    3|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                             |CTRL_s_axi                                     |        0|   0|   218|   187|    0|
    |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1  |       72|   3|  2382|  1843|    0|
    |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2  |       32|   3|   674|   823|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U26                       |fadd_32ns_32ns_32_5_full_dsp_1                 |        0|   2|   205|   391|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U27                          |fcmp_32ns_32ns_1_2_no_dsp_1                    |        0|   0|     0|     0|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                               |      104|   8|  3479|  3244|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |hidden_out_U  |hidden_out_RAM_1P_LUTRAM_1R1W  |        0|  32|  64|    0|   128|   32|     1|         4096|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                               |        0|  32|  64|    0|   128|   32|     1|         4096|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  25|          6|    1|          6|
    |grp_fu_113_ce        |  13|          3|    1|          3|
    |grp_fu_113_p0        |  13|          3|   32|         96|
    |grp_fu_113_p1        |  13|          3|   32|         96|
    |grp_fu_117_ce        |  13|          3|    1|          3|
    |grp_fu_117_opcode    |  13|          3|    5|         15|
    |grp_fu_117_p0        |  13|          3|   32|         96|
    |grp_fu_117_p1        |  13|          3|   32|         96|
    |hidden_out_address0  |  13|          3|    7|         21|
    |hidden_out_ce0       |  13|          3|    1|          3|
    |hidden_out_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 151|         35|  145|        437|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  5|   0|    5|          0|
    |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg  |  1|   0|    1|          0|
    |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  7|   0|    7|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|         array|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  bgn_inference|  return value|
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%class_idx_23_loc = alloca i64 1"   --->   Operation 6 'alloca' 'class_idx_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.75ns)   --->   "%hidden_out = alloca i64 1" [top.cpp:34]   --->   Operation 7 'alloca' 'hidden_out' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1, i32 %input_img, i32 %hidden_out, i32 %layer1_w, i32 %bn_mean, i32 %bn_var"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1, i32 %input_img, i32 %hidden_out, i32 %layer1_w, i32 %bn_mean, i32 %bn_var"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, i32 %hidden_out, i32 %class_idx_23_loc, i32 %layer2_w, i32 %layer2_b"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2, i32 %hidden_out, i32 %class_idx_23_loc, i32 %layer2_w, i32 %layer2_b"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [top.cpp:20]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prediction"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_6, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_w, i64 666, i64 33, i64 18446744073709551615" [top.cpp:28]   --->   Operation 21 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer2_w, i64 666, i64 33, i64 18446744073709551615" [top.cpp:29]   --->   Operation 22 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_mean, i64 666, i64 33, i64 18446744073709551615" [top.cpp:30]   --->   Operation 23 'specmemcore' 'specmemcore_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln31 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_var, i64 666, i64 33, i64 18446744073709551615" [top.cpp:31]   --->   Operation 24 'specmemcore' 'specmemcore_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i32 %hidden_out, i64 666, i64 19, i64 18446744073709551615" [top.cpp:35]   --->   Operation 25 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%class_idx_23_loc_load = load i32 %class_idx_23_loc"   --->   Operation 26 'load' 'class_idx_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (1.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %prediction, i32 %class_idx_23_loc_load" [top.cpp:75]   --->   Operation 27 'write' 'write_ln75' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [top.cpp:76]   --->   Operation 28 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bn_mean]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bn_var]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
class_idx_23_loc      (alloca       ) [ 001111]
hidden_out            (alloca       ) [ 001111]
call_ln0              (call         ) [ 000000]
call_ln0              (call         ) [ 000000]
spectopmodule_ln20    (spectopmodule) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specmemcore_ln0       (specmemcore  ) [ 000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specmemcore_ln28      (specmemcore  ) [ 000000]
specmemcore_ln29      (specmemcore  ) [ 000000]
specmemcore_ln30      (specmemcore  ) [ 000000]
specmemcore_ln31      (specmemcore  ) [ 000000]
specmemcore_ln35      (specmemcore  ) [ 000000]
class_idx_23_loc_load (load         ) [ 000000]
write_ln75            (write        ) [ 000000]
ret_ln76              (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bn_mean">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_mean"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bn_var">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_var"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="class_idx_23_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx_23_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="hidden_out_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_out/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln75_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="0" index="3" bw="32" slack="0"/>
<pin id="84" dir="0" index="4" bw="32" slack="0"/>
<pin id="85" dir="0" index="5" bw="32" slack="0"/>
<pin id="86" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="2"/>
<pin id="97" dir="0" index="3" bw="32" slack="0"/>
<pin id="98" dir="0" index="4" bw="32" slack="0"/>
<pin id="99" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="class_idx_23_loc_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="4"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_23_loc_load/5 "/>
</bind>
</comp>

<comp id="107" class="1005" name="class_idx_23_loc_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2"/>
<pin id="109" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="class_idx_23_loc "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/7 sum_2/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_31/36 tmp_3/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="62" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="68" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="79" pin=4"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="79" pin=5"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="93" pin=4"/></net>

<net id="106"><net_src comp="103" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="110"><net_src comp="64" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {5 }
 - Input state : 
	Port: bgn_inference : input_img | {1 2 }
	Port: bgn_inference : layer1_w | {1 2 }
	Port: bgn_inference : bn_mean | {1 2 }
	Port: bgn_inference : bn_var | {1 2 }
	Port: bgn_inference : layer2_w | {3 4 }
	Port: bgn_inference : layer2_b | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		write_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 |    5    | 7.81507 |   914   |   1373  |
|          | grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93 |    5    |  7.788  |   795   |   1036  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                        grp_fu_113                       |    2    |    0    |   205   |   391   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   write  |                  write_ln75_write_fu_72                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                        grp_fu_117                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    12   | 15.6031 |   1914  |   2800  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  bn_mean |    4   |    0   |    0   |
|  bn_var  |    4   |    0   |    0   |
|hidden_out|    -   |   32   |   64   |
| layer1_w |   64   |    0   |    0   |
| layer2_b |    0   |   32   |    5   |
| layer2_w |   32   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   104  |   64   |   69   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|class_idx_23_loc_reg_107|   32   |
+------------------------+--------+
|          Total         |   32   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   15   |  1914  |  2800  |
|   Memory  |   104  |    -   |    -   |   64   |   69   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   104  |   12   |   15   |  2010  |  2869  |
+-----------+--------+--------+--------+--------+--------+
