

================================================================
== Vitis HLS Report for 'MPSQ'
================================================================
* Date:           Sun Jul 28 18:54:10 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                        Loop Name                                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initGDarrayDecoded_perLayer                                                            |        ?|        ?|         ?|          -|          -|     5|        no|
        | + initGDarrayDecoded_perPoint                                                           |        ?|        ?|         4|          1|          1|     ?|       yes|
        |- shadowQuilt_loop                                                                       |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- finalSPOutputInit_perPatch_finalSPOutputInit_perSuperpoint_finalSPOutputInit_perPoint  |     2563|     2563|         5|          1|          1|  2560|       yes|
        +-----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 5 6 7 8 }
  Pipeline-1 : II = 1, D = 5, States = { 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 10 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 3 
10 --> 11 12 
11 --> 12 
12 --> 10 13 
13 --> 18 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 13 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%patches_superpoints_V = alloca i64 1" [patchMaker.cpp:592]   --->   Operation 19 'alloca' 'patches_superpoints_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%patches_parameters_V = alloca i64 1" [patchMaker.cpp:599]   --->   Operation 20 'alloca' 'patches_parameters_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V = alloca i64 1" [patchMaker.cpp:615]   --->   Operation 21 'alloca' 'GDarrayDecoded_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln608 = call void @initializeArrays, i64 %patches_superpoints_V, i32 %patches_parameters_V" [patchMaker.cpp:608]   --->   Operation 22 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stop"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stop, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leftRight"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leftRight, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_patches"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_patches, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %GDarray, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %GDarray"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpointsOUTPUT, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpointsOUTPUT"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 38 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln608 = call void @initializeArrays, i64 %patches_superpoints_V, i32 %patches_parameters_V" [patchMaker.cpp:608]   --->   Operation 39 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln623 = br void" [patchMaker.cpp:623]   --->   Operation 40 'br' 'br_ln623' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%a = phi i3 %add_ln623, void %._crit_edge.loopexit, i3 0, void" [patchMaker.cpp:623]   --->   Operation 41 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln623 = add i3 %a, i3 1" [patchMaker.cpp:623]   --->   Operation 42 'add' 'add_ln623' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.49ns)   --->   "%icmp_ln623 = icmp_eq  i3 %a, i3 5" [patchMaker.cpp:623]   --->   Operation 43 'icmp' 'icmp_ln623' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln623 = br i1 %icmp_ln623, void %.split8, void %.preheader.preheader" [patchMaker.cpp:623]   --->   Operation 45 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i3 %a" [patchMaker.cpp:623]   --->   Operation 46 'zext' 'zext_ln623' <Predicate = (!icmp_ln623)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln623" [patchMaker.cpp:623]   --->   Operation 47 'getelementptr' 'GDn_points_addr' <Predicate = (!icmp_ln623)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:623]   --->   Operation 48 'load' 'GDn_points_load' <Predicate = (!icmp_ln623)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln606 = br void %.preheader" [patchMaker.cpp:606]   --->   Operation 49 'br' 'br_ln606' <Predicate = (icmp_ln623)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %a, i8 0" [patchMaker.cpp:634]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln623_1 = zext i11 %tmp" [patchMaker.cpp:623]   --->   Operation 51 'zext' 'zext_ln623_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln623 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [patchMaker.cpp:623]   --->   Operation 52 'specloopname' 'specloopname_ln623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:623]   --->   Operation 53 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %a, i11 0" [patchMaker.cpp:634]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln629 = br void" [patchMaker.cpp:629]   --->   Operation 55 'br' 'br_ln629' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.85>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%b = phi i12 %add_ln629, void %.split6, i12 0, void %.split8" [patchMaker.cpp:629]   --->   Operation 56 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln629 = add i12 %b, i12 1" [patchMaker.cpp:629]   --->   Operation 57 'add' 'add_ln629' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%b_cast = zext i12 %b" [patchMaker.cpp:629]   --->   Operation 58 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln629 = icmp_eq  i32 %b_cast, i32 %GDn_points_load" [patchMaker.cpp:629]   --->   Operation 60 'icmp' 'icmp_ln629' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln629 = br i1 %icmp_ln629, void %.split6, void %._crit_edge.loopexit" [patchMaker.cpp:629]   --->   Operation 61 'br' 'br_ln629' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln634_1 = trunc i12 %b" [patchMaker.cpp:634]   --->   Operation 62 'trunc' 'trunc_ln634_1' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln634_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln634_1, i3 0" [patchMaker.cpp:634]   --->   Operation 63 'bitconcatenate' 'shl_ln634_1' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.76ns)   --->   "%add_ln634 = add i14 %shl_ln634_1, i14 %shl_ln" [patchMaker.cpp:634]   --->   Operation 64 'add' 'add_ln634' <Predicate = (!icmp_ln629)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i14.i32.i32, i14 %add_ln634, i32 11, i32 13" [patchMaker.cpp:634]   --->   Operation 65 'partselect' 'lshr_ln' <Predicate = (!icmp_ln629)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln634 = zext i12 %b" [patchMaker.cpp:634]   --->   Operation 66 'zext' 'zext_ln634' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.74ns)   --->   "%add_ln634_1 = add i13 %zext_ln623_1, i13 %zext_ln634" [patchMaker.cpp:634]   --->   Operation 67 'add' 'add_ln634_1' <Predicate = (!icmp_ln629)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln634 = trunc i13 %add_ln634_1" [patchMaker.cpp:634]   --->   Operation 68 'trunc' 'trunc_ln634' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln634_2 = trunc i12 %b" [patchMaker.cpp:634]   --->   Operation 69 'trunc' 'trunc_ln634_2' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %lshr_ln, i8 %trunc_ln634_2" [patchMaker.cpp:634]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln634_1 = zext i11 %tmp_s" [patchMaker.cpp:634]   --->   Operation 71 'zext' 'zext_ln634_1' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i64 %GDarray, i64 0, i64 %zext_ln634_1" [patchMaker.cpp:634]   --->   Operation 72 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:634]   --->   Operation 73 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln629)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 74 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:634]   --->   Operation 74 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln629)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %packedCoordinates_V, i32 32, i32 63"   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 76 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln629)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %add_ln634_1, i1 0" [patchMaker.cpp:634]   --->   Operation 77 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln634_2 = zext i14 %tmp_43" [patchMaker.cpp:634]   --->   Operation 78 'zext' 'zext_ln634_2' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_114_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln634, i1 0" [patchMaker.cpp:634]   --->   Operation 79 'bitconcatenate' 'tmp_114_cast' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln634_2" [patchMaker.cpp:634]   --->   Operation 80 'getelementptr' 'GDarrayDecoded_V_addr' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln635 = or i12 %tmp_114_cast, i12 1" [patchMaker.cpp:635]   --->   Operation 81 'or' 'or_ln635' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i12 %or_ln635" [patchMaker.cpp:635]   --->   Operation 82 'zext' 'zext_ln635' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr_1 = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln635" [patchMaker.cpp:635]   --->   Operation 83 'getelementptr' 'GDarrayDecoded_V_addr_1' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln629 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:629]   --->   Operation 84 'specloopname' 'specloopname_ln629' <Predicate = (!icmp_ln629)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.64ns)   --->   "%store_ln634 = store i32 %trunc_ln, i12 %GDarrayDecoded_V_addr" [patchMaker.cpp:634]   --->   Operation 85 'store' 'store_ln634' <Predicate = (!icmp_ln629)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_8 : Operation 86 [1/1] (1.64ns)   --->   "%store_ln635 = store i32 %trunc_ln69, i12 %GDarrayDecoded_V_addr_1" [patchMaker.cpp:635]   --->   Operation 86 'store' 'store_ln635' <Predicate = (!icmp_ln629)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln629)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.88>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%apexZ0_V_2 = phi i32 %apexZ0_V, void, i32 22000100, void %.preheader.preheader"   --->   Operation 89 'phi' 'apexZ0_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%loopCounter = phi i32 %loopCounter_3, void, i32 0, void %.preheader.preheader"   --->   Operation 90 'phi' 'loopCounter' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %apexZ0_V_2, i32 4272967196"   --->   Operation 91 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.88ns)   --->   "%loopCounter_3 = add i32 %loopCounter, i32 1" [patchMaker.cpp:657]   --->   Operation 92 'add' 'loopCounter_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln646 = br i1 %icmp_ln886, void %.loopexit, void" [patchMaker.cpp:646]   --->   Operation 93 'br' 'br_ln646' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln652 = icmp_sgt  i32 %loopCounter, i32 25" [patchMaker.cpp:652]   --->   Operation 94 'icmp' 'icmp_ln652' <Predicate = (icmp_ln886)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.63>
ST_11 : Operation 95 [2/2] (1.63ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i64 %patches_superpoints_V, i32 %patches_parameters_V, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:648]   --->   Operation 95 'call' 'apexZ0_V' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 0.38>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln648 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [patchMaker.cpp:648]   --->   Operation 96 'specloopname' 'specloopname_ln648' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_12 : Operation 97 [1/2] (0.38ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i64 %patches_superpoints_V, i32 %patches_parameters_V, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:648]   --->   Operation 97 'call' 'apexZ0_V' <Predicate = (icmp_ln886)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln652 = br i1 %icmp_ln652, void, void %.loopexit" [patchMaker.cpp:652]   --->   Operation 98 'br' 'br_ln652' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln646 = br void %.preheader" [patchMaker.cpp:646]   --->   Operation 99 'br' 'br_ln646' <Predicate = (icmp_ln886 & !icmp_ln652)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln662 = br void" [patchMaker.cpp:662]   --->   Operation 100 'br' 'br_ln662' <Predicate = (icmp_ln652) | (!icmp_ln886)> <Delay = 0.38>

State 13 <SV = 6> <Delay = 1.74>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void %.loopexit, i12 %add_ln662_1, void %.split4" [patchMaker.cpp:662]   --->   Operation 101 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%a_6 = phi i6 0, void %.loopexit, i6 %select_ln662_1, void %.split4" [patchMaker.cpp:662]   --->   Operation 102 'phi' 'a_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.loopexit, i8 %select_ln665_2, void %.split4" [patchMaker.cpp:665]   --->   Operation 103 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%b_8 = phi i3 0, void %.loopexit, i3 %select_ln665_1, void %.split4" [patchMaker.cpp:665]   --->   Operation 104 'phi' 'b_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%c = phi i5 0, void %.loopexit, i5 %add_ln668, void %.split4" [patchMaker.cpp:668]   --->   Operation 105 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.74ns)   --->   "%add_ln662_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:662]   --->   Operation 106 'add' 'add_ln662_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.62ns)   --->   "%icmp_ln662 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:662]   --->   Operation 108 'icmp' 'icmp_ln662' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln662 = br i1 %icmp_ln662, void %.split4, void" [patchMaker.cpp:662]   --->   Operation 109 'br' 'br_ln662' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln662 = add i6 %a_6, i6 1" [patchMaker.cpp:662]   --->   Operation 110 'add' 'add_ln662' <Predicate = (!icmp_ln662)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.58ns)   --->   "%icmp_ln665 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:665]   --->   Operation 111 'icmp' 'icmp_ln665' <Predicate = (!icmp_ln662)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln662 = select i1 %icmp_ln665, i3 0, i3 %b_8" [patchMaker.cpp:662]   --->   Operation 112 'select' 'select_ln662' <Predicate = (!icmp_ln662)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.29ns)   --->   "%select_ln662_1 = select i1 %icmp_ln665, i6 %add_ln662, i6 %a_6" [patchMaker.cpp:662]   --->   Operation 113 'select' 'select_ln662_1' <Predicate = (!icmp_ln662)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln662)   --->   "%xor_ln662 = xor i1 %icmp_ln665, i1 1" [patchMaker.cpp:662]   --->   Operation 114 'xor' 'xor_ln662' <Predicate = (!icmp_ln662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.63ns)   --->   "%icmp_ln668 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:668]   --->   Operation 115 'icmp' 'icmp_ln668' <Predicate = (!icmp_ln662)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln662 = and i1 %icmp_ln668, i1 %xor_ln662" [patchMaker.cpp:662]   --->   Operation 116 'and' 'and_ln662' <Predicate = (!icmp_ln662)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.57ns)   --->   "%add_ln665 = add i3 %select_ln662, i3 1" [patchMaker.cpp:665]   --->   Operation 117 'add' 'add_ln665' <Predicate = (!icmp_ln662)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln665)   --->   "%or_ln665 = or i1 %and_ln662, i1 %icmp_ln665" [patchMaker.cpp:665]   --->   Operation 118 'or' 'or_ln665' <Predicate = (!icmp_ln662)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln665 = select i1 %or_ln665, i5 0, i5 %c" [patchMaker.cpp:665]   --->   Operation 119 'select' 'select_ln665' <Predicate = (!icmp_ln662)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.27ns)   --->   "%select_ln665_1 = select i1 %and_ln662, i3 %add_ln665, i3 %select_ln662" [patchMaker.cpp:665]   --->   Operation 120 'select' 'select_ln665_1' <Predicate = (!icmp_ln662)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln668 = add i5 %select_ln665, i5 1" [patchMaker.cpp:668]   --->   Operation 121 'add' 'add_ln668' <Predicate = (!icmp_ln662)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln665_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:665]   --->   Operation 122 'add' 'add_ln665_1' <Predicate = (!icmp_ln662)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln665_2 = select i1 %icmp_ln665, i8 1, i8 %add_ln665_1" [patchMaker.cpp:665]   --->   Operation 123 'select' 'select_ln665_2' <Predicate = (!icmp_ln662)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 7> <Delay = 1.58>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln670 = zext i6 %select_ln662_1" [patchMaker.cpp:670]   --->   Operation 124 'zext' 'zext_ln670' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln662_1, i2 0" [patchMaker.cpp:670]   --->   Operation 125 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln670 = add i8 %tmp_42, i8 %zext_ln670" [patchMaker.cpp:670]   --->   Operation 126 'add' 'add_ln670' <Predicate = (!icmp_ln662)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln670_1 = zext i3 %select_ln665_1" [patchMaker.cpp:670]   --->   Operation 127 'zext' 'zext_ln670_1' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln670_1 = add i8 %add_ln670, i8 %zext_ln670_1" [patchMaker.cpp:670]   --->   Operation 128 'add' 'add_ln670_1' <Predicate = (!icmp_ln662)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_119_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln670_1, i4 0" [patchMaker.cpp:670]   --->   Operation 129 'bitconcatenate' 'tmp_119_cast' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln670_2 = zext i5 %select_ln665" [patchMaker.cpp:670]   --->   Operation 130 'zext' 'zext_ln670_2' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.74ns)   --->   "%add_ln670_2 = add i12 %tmp_119_cast, i12 %zext_ln670_2" [patchMaker.cpp:670]   --->   Operation 131 'add' 'add_ln670_2' <Predicate = (!icmp_ln662)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 1.64>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln670_3 = zext i12 %add_ln670_2" [patchMaker.cpp:670]   --->   Operation 132 'zext' 'zext_ln670_3' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%patches_superpoints_V_addr = getelementptr i64 %patches_superpoints_V, i64 0, i64 %zext_ln670_3" [patchMaker.cpp:670]   --->   Operation 133 'getelementptr' 'patches_superpoints_V_addr' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_15 : Operation 134 [2/2] (1.64ns)   --->   "%patches_superpoints_V_load = load i12 %patches_superpoints_V_addr" [patchMaker.cpp:670]   --->   Operation 134 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln662)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 16 <SV = 9> <Delay = 1.64>
ST_16 : Operation 135 [1/2] (1.64ns)   --->   "%patches_superpoints_V_load = load i12 %patches_superpoints_V_addr" [patchMaker.cpp:670]   --->   Operation 135 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln662)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 17 <SV = 10> <Delay = 1.64>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @finalSPOutputInit_perPatch_finalSPOutputInit_perSuperpoint_finalSPOutputInit_perPoint_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%empty_234 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 137 'speclooptripcount' 'empty_234' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @finalSPOutputInit_perSuperpoint_finalSPOutputInit_perPoint_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%patches_superpointsOUTPUT_addr = getelementptr i64 %patches_superpointsOUTPUT, i64 0, i64 %zext_ln670_3" [patchMaker.cpp:670]   --->   Operation 141 'getelementptr' 'patches_superpointsOUTPUT_addr' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:668]   --->   Operation 142 'specloopname' 'specloopname_ln668' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (1.64ns)   --->   "%store_ln670 = store i64 %patches_superpoints_V_load, i12 %patches_superpointsOUTPUT_addr" [patchMaker.cpp:670]   --->   Operation 143 'store' 'store_ln670' <Predicate = (!icmp_ln662)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln662)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln675 = ret" [patchMaker.cpp:675]   --->   Operation 145 'ret' 'ret_ln675' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a', patchMaker.cpp:623) with incoming values : ('add_ln623', patchMaker.cpp:623) [34]  (0.387 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'phi' operation ('a', patchMaker.cpp:623) with incoming values : ('add_ln623', patchMaker.cpp:623) [34]  (0 ns)
	'getelementptr' operation ('GDn_points_addr', patchMaker.cpp:623) [44]  (0 ns)
	'load' operation ('GDn_points_load', patchMaker.cpp:623) on array 'GDn_points' [45]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:623) on array 'GDn_points' [45]  (0.699 ns)

 <State 5>: 0.859ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:629) with incoming values : ('add_ln629', patchMaker.cpp:629) [49]  (0 ns)
	'icmp' operation ('icmp_ln629', patchMaker.cpp:629) [53]  (0.859 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:634) [74]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:634) on array 'GDarray' [75]  (1.65 ns)

 <State 7>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:634) on array 'GDarray' [75]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('GDarrayDecoded_V_addr', patchMaker.cpp:634) [62]  (0 ns)
	'store' operation ('store_ln634', patchMaker.cpp:634) of variable 'trunc_ln' on array 'GDarrayDecoded.V', patchMaker.cpp:615 [77]  (1.65 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.88ns
The critical path consists of the following:
	'phi' operation ('loopCounter') with incoming values : ('loopCounter', patchMaker.cpp:657) [87]  (0 ns)
	'add' operation ('loopCounter', patchMaker.cpp:657) [89]  (0.88 ns)

 <State 11>: 1.63ns
The critical path consists of the following:
	'call' operation ('apexZ0.V', patchMaker.cpp:648) to 'solveNextColumn' [93]  (1.63 ns)

 <State 12>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:662) with incoming values : ('add_ln662_1', patchMaker.cpp:662) [101]  (0.387 ns)

 <State 13>: 1.74ns
The critical path consists of the following:
	'phi' operation ('c', patchMaker.cpp:668) with incoming values : ('add_ln668', patchMaker.cpp:668) [105]  (0 ns)
	'icmp' operation ('icmp_ln668', patchMaker.cpp:668) [122]  (0.637 ns)
	'and' operation ('and_ln662', patchMaker.cpp:662) [123]  (0.122 ns)
	'or' operation ('or_ln665', patchMaker.cpp:665) [126]  (0 ns)
	'select' operation ('select_ln665', patchMaker.cpp:665) [127]  (0.278 ns)
	'add' operation ('add_ln668', patchMaker.cpp:668) [141]  (0.707 ns)

 <State 14>: 1.58ns
The critical path consists of the following:
	'add' operation ('add_ln670', patchMaker.cpp:670) [119]  (0 ns)
	'add' operation ('add_ln670_1', patchMaker.cpp:670) [130]  (0.838 ns)
	'add' operation ('add_ln670_2', patchMaker.cpp:670) [134]  (0.745 ns)

 <State 15>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_V_addr', patchMaker.cpp:670) [137]  (0 ns)
	'load' operation ('patches_superpoints_V_load', patchMaker.cpp:670) on array 'patches_superpoints.V', patchMaker.cpp:592 [139]  (1.65 ns)

 <State 16>: 1.65ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_V_load', patchMaker.cpp:670) on array 'patches_superpoints.V', patchMaker.cpp:592 [139]  (1.65 ns)

 <State 17>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpointsOUTPUT_addr', patchMaker.cpp:670) [136]  (0 ns)
	'store' operation ('store_ln670', patchMaker.cpp:670) of variable 'patches_superpoints_V_load', patchMaker.cpp:670 on array 'patches_superpointsOUTPUT' [140]  (1.65 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
