{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563007830567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563007830575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 16:50:30 2019 " "Processing started: Sat Jul 13 16:50:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563007830575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563007830575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR_remote_controller -c IR_remote_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR_remote_controller -c IR_remote_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563007830575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563007830923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563007830923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/ir_remote_controller/rtl/ir_remote_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/ir_remote_controller/rtl/ir_remote_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_remote_controller " "Found entity 1: IR_remote_controller" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563007839124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563007839124 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "irData packed IR_remote_controller.v(48) " "Verilog HDL Port Declaration warning at IR_remote_controller.v(48): port declaration for \"irData\" declares packed dimensions but the data type declaration does not" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 48 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1563007839124 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "irData IR_remote_controller.v(28) " "HDL info at IR_remote_controller.v(28): see declaration for object \"irData\"" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563007839124 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "irAddr packed IR_remote_controller.v(47) " "Verilog HDL Port Declaration warning at IR_remote_controller.v(47): port declaration for \"irAddr\" declares packed dimensions but the data type declaration does not" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 47 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1563007839124 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "irAddr IR_remote_controller.v(29) " "HDL info at IR_remote_controller.v(29): see declaration for object \"irAddr\"" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563007839124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR_remote_controller " "Elaborating entity \"IR_remote_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563007839149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 IR_remote_controller.v(50) " "Verilog HDL assignment warning at IR_remote_controller.v(50): truncated value with size 16 to match size of target (1)" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563007839150 "|IR_remote_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 IR_remote_controller.v(51) " "Verilog HDL assignment warning at IR_remote_controller.v(51): truncated value with size 16 to match size of target (1)" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563007839150 "|IR_remote_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "irData GND " "Pin \"irData\" is stuck at GND" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563007839573 "|IR_remote_controller|irData"} { "Warning" "WMLS_MLS_STUCK_PIN" "irAddr GND " "Pin \"irAddr\" is stuck at GND" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563007839573 "|IR_remote_controller|irAddr"} { "Warning" "WMLS_MLS_STUCK_PIN" "Get_Flag GND " "Pin \"Get_Flag\" is stuck at GND" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563007839573 "|IR_remote_controller|Get_Flag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563007839573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563007839594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563007839731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563007839731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563007839828 "|IR_remote_controller|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst_n " "No output dependent on input pin \"Rst_n\"" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563007839828 "|IR_remote_controller|Rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIR " "No output dependent on input pin \"iIR\"" {  } { { "../rtl/IR_remote_controller.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/IR_remote_controller/rtl/IR_remote_controller.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563007839828 "|IR_remote_controller|iIR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563007839828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563007839829 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563007839829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563007839829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563007839846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 16:50:39 2019 " "Processing ended: Sat Jul 13 16:50:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563007839846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563007839846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563007839846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563007839846 ""}
