Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 23 00:23:42 2020
| Host         : DESKTOP-OA4UJNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1848)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (3)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1848)
---------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: nolabel_line45/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.817        0.000                      0                  125        0.117        0.000                      0                  125        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.817        0.000                      0                  125        0.117        0.000                      0                  125        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.393ns (19.478%)  route 5.759ns (80.522%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.638     5.159    vga_sync_unit/CLK
    SLICE_X2Y46          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.478     5.637 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          1.221     6.858    vga_sync_unit/x[7]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.295     7.153 r  vga_sync_unit/vga_next[11]_i_159/O
                         net (fo=39, routed)          1.233     8.387    vga_sync_unit/vga_next[11]_i_159_n_1
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.511 r  vga_sync_unit/vga_next[11]_i_108/O
                         net (fo=2, routed)           1.011     9.522    vga_sync_unit/vga_next[11]_i_108_n_1
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.646 f  vga_sync_unit/vga_next[11]_i_49/O
                         net (fo=1, routed)           0.680    10.326    vga_sync_unit/vga_next[11]_i_49_n_1
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.450 r  vga_sync_unit/vga_next[11]_i_11/O
                         net (fo=1, routed)           0.754    11.204    vga_sync_unit/vga_next[11]_i_11_n_1
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    11.328 f  vga_sync_unit/vga_next[11]_i_2/O
                         net (fo=2, routed)           0.859    12.187    vga_sync_unit/vga_next[11]_i_2_n_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.311 r  vga_sync_unit/vga_next[11]_i_1/O
                         net (fo=1, routed)           0.000    12.311    vga_sync_unit_n_2
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.029    15.128    vga_next_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 1.393ns (19.483%)  route 5.757ns (80.517%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.638     5.159    vga_sync_unit/CLK
    SLICE_X2Y46          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.478     5.637 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          1.221     6.858    vga_sync_unit/x[7]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.295     7.153 r  vga_sync_unit/vga_next[11]_i_159/O
                         net (fo=39, routed)          1.233     8.387    vga_sync_unit/vga_next[11]_i_159_n_1
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.511 r  vga_sync_unit/vga_next[11]_i_108/O
                         net (fo=2, routed)           1.011     9.522    vga_sync_unit/vga_next[11]_i_108_n_1
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.646 f  vga_sync_unit/vga_next[11]_i_49/O
                         net (fo=1, routed)           0.680    10.326    vga_sync_unit/vga_next[11]_i_49_n_1
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.124    10.450 r  vga_sync_unit/vga_next[11]_i_11/O
                         net (fo=1, routed)           0.754    11.204    vga_sync_unit/vga_next[11]_i_11_n_1
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    11.328 f  vga_sync_unit/vga_next[11]_i_2/O
                         net (fo=2, routed)           0.857    12.185    vga_sync_unit/vga_next[11]_i_2_n_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.309 r  vga_sync_unit/vga_next[5]_i_1/O
                         net (fo=1, routed)           0.000    12.309    vga_sync_unit_n_3
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.031    15.130    vga_next_reg[5]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.400ns (23.249%)  route 4.622ns (76.751%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.753    11.109    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line45/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 nolabel_line45/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.400ns (23.202%)  route 4.634ns (76.798%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line45/state_reg[20]/Q
                         net (fo=2, routed)           0.680     6.223    nolabel_line45/state_reg_n_1_[20]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  nolabel_line45/state[0]_i_8/O
                         net (fo=1, routed)           0.401     6.749    nolabel_line45/state[0]_i_8_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.873 f  nolabel_line45/state[0]_i_7/O
                         net (fo=1, routed)           0.619     7.491    nolabel_line45/state[0]_i_7_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  nolabel_line45/state[0]_i_3/O
                         net (fo=1, routed)           0.151     7.767    nolabel_line45/state[0]_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nolabel_line45/state[0]_i_2/O
                         net (fo=2, routed)           0.433     8.323    nolabel_line45/state[0]_i_2_n_1
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.473 r  nolabel_line45/n_0_471_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     9.058    n_0_471_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     9.356 r  n_0_471_BUFG_inst/O
                         net (fo=93, routed)          1.765    11.121    nolabel_line45/n_0_471_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line45/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line45/state_reg[10]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    nolabel_line45/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  nolabel_line45/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    nolabel_line45/data0[21]
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  nolabel_line45/state_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    nolabel_line45/data0[23]
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  nolabel_line45/state_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    nolabel_line45/data0[22]
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  nolabel_line45/state_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line45/data0[24]
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line45/state_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  nolabel_line45/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    nolabel_line45/state_reg[24]_i_1_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  nolabel_line45/state_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    nolabel_line45/data0[25]
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  nolabel_line45/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    nolabel_line45/state_reg[24]_i_1_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  nolabel_line45/state_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    nolabel_line45/data0[27]
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_next_reg[11]/Q
                         net (fo=6, routed)           0.130     1.749    vga_next[11]
    SLICE_X1Y43          FDRE                                         r  vga_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  vga_reg_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.070     1.564    vga_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.970%)  route 0.136ns (49.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_next_reg[11]/Q
                         net (fo=6, routed)           0.136     1.755    vga_next[11]
    SLICE_X0Y43          FDRE                                         r  vga_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  vga_reg_reg[11]_lopt_replica/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.070     1.564    vga_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line45/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line45/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line45/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line45/state_reg_n_1_[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line45/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line45/state_reg[20]_i_1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  nolabel_line45/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    nolabel_line45/state_reg[24]_i_1_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  nolabel_line45/state_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    nolabel_line45/data0[26]
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    nolabel_line45/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line45/state_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line45/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.243%)  route 0.134ns (48.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  vga_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_next_reg[11]/Q
                         net (fo=6, routed)           0.134     1.753    vga_next[11]
    SLICE_X0Y44          FDRE                                         r  vga_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  vga_reg_reg[11]_lopt_replica_2/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.070     1.561    vga_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   nolabel_line45/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   nolabel_line45/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   nolabel_line45/state_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   nolabel_line45/state_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   nolabel_line45/state_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   nolabel_line45/state_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   nolabel_line45/state_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   nolabel_line45/state_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   nolabel_line45/state_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   nolabel_line45/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line45/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line45/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line45/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line45/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line45/state_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line45/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line45/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line45/state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line45/state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   nolabel_line45/state_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   nolabel_line45/state_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   nolabel_line45/state_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   nolabel_line45/state_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   nolabel_line45/state_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   nolabel_line45/state_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   nolabel_line45/state_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    vga_next_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    vga_next_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    vga_reg_reg[11]/C



