Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 22 22:38:45 2025
| Host         : LAPTOP-4SO6AE3Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PLCPU_Top_timing_summary_routed.rpt -pb PLCPU_Top_timing_summary_routed.pb -rpx PLCPU_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : PLCPU_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3272)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3294)
---------------------------
 There are 1065 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1065 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1065 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/EX_MEM/out_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/MEM_WB/out_reg[102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/MEM_WB/out_reg[103]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3272)
---------------------------------------------------
 There are 3272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.396        0.000                      0                   80        0.090        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.396        0.000                      0                   80        0.090        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.096ns (30.825%)  route 2.460ns (69.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.443     7.136    U_7SEG/i_data_store[30]
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.260    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.017     8.493    U_7SEG/sel0[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I1_O)        0.299     8.792 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.792    U_7SEG/o_seg_r[0]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.029   105.188    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.416ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.096ns (30.969%)  route 2.443ns (69.031%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.443     7.136    U_7SEG/i_data_store[30]
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.260    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.000     8.477    U_7SEG/sel0[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.299     8.776 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.776    U_7SEG/o_seg_r[4]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.032   105.191    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 96.416    

Slack (MET) :             96.416ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.122ns (31.327%)  route 2.460ns (68.673%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.443     7.136    U_7SEG/i_data_store[30]
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.260    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.017     8.493    U_7SEG/sel0[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I1_O)        0.325     8.818 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.818    U_7SEG/o_seg_r[5]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.075   105.234    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 96.416    

Slack (MET) :             96.426ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.096ns (31.065%)  route 2.432ns (68.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.443     7.136    U_7SEG/i_data_store[30]
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.260    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.989     8.466    U_7SEG/sel0[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I1_O)        0.299     8.765 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.765    U_7SEG/o_seg_r[1]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.031   105.190    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 96.426    

Slack (MET) :             96.442ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.124ns (31.608%)  route 2.432ns (68.392%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.443     7.136    U_7SEG/i_data_store[30]
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.260    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.989     8.466    U_7SEG/sel0[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I1_O)        0.327     8.793 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.793    U_7SEG/o_seg_r[3]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.075   105.234    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 96.442    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.091ns (32.303%)  route 2.286ns (67.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[7]/Q
                         net (fo=1, routed)           1.294     6.978    U_7SEG/i_data_store[7]
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.102 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.102    U_7SEG/o_seg_r[6]_i_6_n_1
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     7.314 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.992     8.306    U_7SEG/sel0[3]
    SLICE_X37Y84         LUT4 (Prop_lut4_I0_O)        0.299     8.605 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.605    U_7SEG/o_seg_r[2]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.031   105.190    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.600ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.120ns (32.879%)  route 2.286ns (67.121%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[7]/Q
                         net (fo=1, routed)           1.294     6.978    U_7SEG/i_data_store[7]
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.102 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.102    U_7SEG/o_seg_r[6]_i_6_n_1
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     7.314 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.992     8.306    U_7SEG/sel0[3]
    SLICE_X37Y84         LUT4 (Prop_lut4_I0_O)        0.328     8.634 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.634    U_7SEG/o_seg_r[6]_i_1_n_1
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X37Y84         FDPE (Setup_fdpe_C_D)        0.075   105.234    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 96.600    

Slack (MET) :             97.266ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 2.083ns (78.048%)  route 0.586ns (21.952%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_CLKDIV/CLK
    SLICE_X50Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.585     6.339    U_CLKDIV/clkdiv_reg_n_1_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.996 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    U_CLKDIV/clkdiv_reg[0]_i_1_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.113 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_CLKDIV/clkdiv_reg[4]_i_1_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.231    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    U_CLKDIV/clkdiv_reg[20]_i_1_n_1
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.905 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.905    U_CLKDIV/clkdiv_reg[24]_i_1_n_7
    SLICE_X50Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.495   104.917    U_CLKDIV/CLK
    SLICE_X50Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X50Y103        FDCE (Setup_fdce_C_D)        0.109   105.171    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 97.266    

Slack (MET) :             97.370ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.979ns (77.158%)  route 0.586ns (22.842%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_CLKDIV/CLK
    SLICE_X50Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.585     6.339    U_CLKDIV/clkdiv_reg_n_1_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.996 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    U_CLKDIV/clkdiv_reg[0]_i_1_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.113 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_CLKDIV/clkdiv_reg[4]_i_1_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.231    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    U_CLKDIV/clkdiv_reg[20]_i_1_n_1
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.801 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.801    U_CLKDIV/clkdiv_reg[24]_i_1_n_8
    SLICE_X50Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.495   104.917    U_CLKDIV/CLK
    SLICE_X50Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X50Y103        FDCE (Setup_fdce_C_D)        0.109   105.171    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 97.370    

Slack (MET) :             97.384ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.966ns (77.041%)  route 0.586ns (22.959%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_CLKDIV/CLK
    SLICE_X50Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.585     6.339    U_CLKDIV/clkdiv_reg_n_1_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.996 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    U_CLKDIV/clkdiv_reg[0]_i_1_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.113 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_CLKDIV/clkdiv_reg[4]_i_1_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.231    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.788 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.788    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496   104.918    U_CLKDIV/CLK
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y102        FDCE (Setup_fdce_C_D)        0.109   105.172    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 97.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.973 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    U_CLKDIV/clkdiv_reg[12]_i_1_n_8
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.986 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    U_CLKDIV/clkdiv_reg[12]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.009 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    U_CLKDIV/clkdiv_reg[12]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.011 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    U_CLKDIV/clkdiv_reg[12]_i_1_n_5
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    U_CLKDIV/clkdiv_reg[16]_i_1_n_8
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    U_CLKDIV/clkdiv_reg[16]_i_1_n_6
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.049 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.051 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.053 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    U_CLKDIV/clkdiv_reg[20]_i_1_n_8
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X50Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    U_CLKDIV/clkdiv_reg_n_1_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.066 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    U_CLKDIV/clkdiv_reg[20]_i_1_n_6
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X50Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.883    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y84    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y86    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y86    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y87    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y87    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y87    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y84    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y84    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y84    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    U_7SEG/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y86    U_7SEG/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y87    U_7SEG/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3280 Endpoints
Min Delay          3280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.627ns  (logic 2.638ns (13.441%)  route 16.989ns (86.559%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.710    19.503    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.627 r  U_PLCPU/ID_EX/PC[19]_i_1/O
                         net (fo=1, routed)           0.000    19.627    U_PLCPU/U_PC/NPC[19]
    SLICE_X43Y91         FDCE                                         r  U_PLCPU/U_PC/PC_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.463ns  (logic 2.638ns (13.554%)  route 16.825ns (86.446%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.547    19.339    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.124    19.463 r  U_PLCPU/ID_EX/PC[25]_i_1/O
                         net (fo=1, routed)           0.000    19.463    U_PLCPU/U_PC/NPC[25]
    SLICE_X40Y92         FDCE                                         r  U_PLCPU/U_PC/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.460ns  (logic 2.638ns (13.556%)  route 16.822ns (86.444%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.543    19.336    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.460 r  U_PLCPU/ID_EX/PC[22]_i_1/O
                         net (fo=1, routed)           0.000    19.460    U_PLCPU/U_PC/NPC[22]
    SLICE_X43Y91         FDCE                                         r  U_PLCPU/U_PC/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.452ns  (logic 2.638ns (13.561%)  route 16.814ns (86.439%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.536    19.328    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.124    19.452 r  U_PLCPU/ID_EX/PC[27]_i_1/O
                         net (fo=1, routed)           0.000    19.452    U_PLCPU/U_PC/NPC[27]
    SLICE_X40Y92         FDCE                                         r  U_PLCPU/U_PC/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.447ns  (logic 2.638ns (13.565%)  route 16.809ns (86.435%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.530    19.323    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  U_PLCPU/ID_EX/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    19.447    U_PLCPU/U_PC/NPC[31]
    SLICE_X40Y92         FDCE                                         r  U_PLCPU/U_PC/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.272ns  (logic 2.638ns (13.688%)  route 16.634ns (86.312%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.356    19.148    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X43Y87         LUT6 (Prop_lut6_I3_O)        0.124    19.272 r  U_PLCPU/ID_EX/PC[14]_i_1/O
                         net (fo=1, routed)           0.000    19.272    U_PLCPU/U_PC/NPC[14]
    SLICE_X43Y87         FDCE                                         r  U_PLCPU/U_PC/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.272ns  (logic 2.638ns (13.688%)  route 16.634ns (86.312%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.356    19.148    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X43Y87         LUT6 (Prop_lut6_I3_O)        0.124    19.272 r  U_PLCPU/ID_EX/PC[16]_i_1/O
                         net (fo=1, routed)           0.000    19.272    U_PLCPU/U_PC/NPC[16]
    SLICE_X43Y87         FDCE                                         r  U_PLCPU/U_PC/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.260ns  (logic 2.638ns (13.697%)  route 16.622ns (86.303%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.344    19.136    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.260 r  U_PLCPU/ID_EX/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    19.260    U_PLCPU/U_PC/NPC[24]
    SLICE_X39Y91         FDCE                                         r  U_PLCPU/U_PC/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.258ns  (logic 2.638ns (13.698%)  route 16.620ns (86.302%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.342    19.134    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  U_PLCPU/ID_EX/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    19.258    U_PLCPU/U_PC/NPC[28]
    SLICE_X39Y91         FDCE                                         r  U_PLCPU/U_PC/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.137ns  (logic 2.638ns (13.785%)  route 16.499ns (86.215%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.018     1.496    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.301     1.797 r  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          0.847     2.645    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.408     6.177    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.301 r  U_PLCPU/ID_EX/out[67]_i_1/O
                         net (fo=2, routed)           1.147     7.448    U_PLCPU/ID_EX/alu_in2[30]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.153     7.601 r  U_PLCPU/ID_EX/out[99]_i_8__0/O
                         net (fo=15, routed)          1.894     9.494    U_PLCPU/ID_EX/B[30]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.327     9.821 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.104    12.925    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.124    13.049 f  U_PLCPU/ID_EX/out[69]_i_11/O
                         net (fo=1, routed)           0.680    13.729    U_PLCPU/ID_EX/U_alu/data5[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.853 f  U_PLCPU/ID_EX/out[69]_i_4/O
                         net (fo=1, routed)           0.952    14.806    U_PLCPU/ID_EX/out[69]_i_4_n_1
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  U_PLCPU/ID_EX/out[69]_i_2/O
                         net (fo=1, routed)           0.000    14.930    U_PLCPU/ID_EX/out[69]_i_2_n_1
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.142 f  U_PLCPU/ID_EX/out_reg[69]_i_1/O
                         net (fo=3, routed)           1.429    16.571    U_PLCPU/ID_EX/aluout[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.299    16.870 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.798    17.668    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.220    19.013    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.124    19.137 r  U_PLCPU/ID_EX/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    19.137    U_PLCPU/U_PC/NPC[26]
    SLICE_X40Y92         FDCE                                         r  U_PLCPU/U_PC/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[23]/C
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[23]/Q
                         net (fo=1, routed)           0.056     0.197    U_PLCPU/MEM_WB/EX_MEM_out[23]
    SLICE_X51Y92         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[18]/C
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[18]/Q
                         net (fo=1, routed)           0.056     0.220    U_PLCPU/MEM_WB/EX_MEM_out[18]
    SLICE_X50Y87         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[19]/C
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[19]/Q
                         net (fo=1, routed)           0.056     0.220    U_PLCPU/MEM_WB/EX_MEM_out[19]
    SLICE_X50Y87         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DM/write_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_DM/dmem_reg_64_127_6_8/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.822%)  route 0.114ns (47.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE                         0.000     0.000 r  U_DM/write_data_reg[7]/C
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_DM/write_data_reg[7]/Q
                         net (fo=2, routed)           0.114     0.242    U_DM/dmem_reg_64_127_6_8/DIB
    SLICE_X42Y81         RAMD64E                                      r  U_DM/dmem_reg_64_127_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[21]/C
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/ID_EX/out_reg[21]/Q
                         net (fo=1, routed)           0.116     0.244    U_PLCPU/EX_MEM/ID_EX_out[21]
    SLICE_X50Y88         FDCE                                         r  U_PLCPU/EX_MEM/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[4]/C
    SLICE_X39Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/ID_EX/out_reg[4]/Q
                         net (fo=1, routed)           0.104     0.245    U_PLCPU/EX_MEM/ID_EX_out[4]
    SLICE_X39Y77         FDCE                                         r  U_PLCPU/EX_MEM/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[160]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[160]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/ID_EX/out_reg[160]/Q
                         net (fo=1, routed)           0.119     0.247    U_PLCPU/EX_MEM/ID_EX_out[71]
    SLICE_X33Y79         FDCE                                         r  U_PLCPU/EX_MEM/out_reg[107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[29]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/ID_EX/out_reg[29]/Q
                         net (fo=1, routed)           0.119     0.247    U_PLCPU/EX_MEM/ID_EX_out[29]
    SLICE_X40Y96         FDCE                                         r  U_PLCPU/EX_MEM/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[10]/C
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/EX_MEM/out_reg[10]/Q
                         net (fo=1, routed)           0.119     0.247    U_PLCPU/MEM_WB/EX_MEM_out[10]
    SLICE_X36Y83         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[1]/C
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/EX_MEM/out_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    U_PLCPU/MEM_WB/EX_MEM_out[1]
    SLICE_X49Y82         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 4.141ns (54.496%)  route 3.458ns (45.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.419     5.655 r  U_7SEG/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.458     9.113    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.835 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.835    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.011ns (53.002%)  route 3.557ns (46.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  U_7SEG/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           3.557     9.249    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.804 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.804    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.033ns (53.470%)  route 3.510ns (46.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  U_7SEG/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           3.510     9.201    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.778 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.778    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 4.155ns (57.197%)  route 3.109ns (42.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.419     5.655 r  U_7SEG/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           3.109     8.764    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    12.500 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.500    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 3.949ns (56.569%)  route 3.032ns (43.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  U_7SEG/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           3.032     8.724    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.217 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.217    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.129ns (61.090%)  route 2.630ns (38.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.419     5.655 r  U_7SEG/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.630     8.285    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.710    11.995 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.995    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.990ns (59.875%)  route 2.674ns (40.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.236    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  U_7SEG/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           2.674     8.365    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.899 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.899    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.375ns (62.576%)  route 0.823ns (37.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  U_7SEG/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           0.823     2.449    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.683 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.419ns (63.038%)  route 0.832ns (36.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.613 r  U_7SEG/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           0.832     2.445    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     3.737 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.737    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.335ns (56.243%)  route 1.039ns (43.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  U_7SEG/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           1.039     2.665    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.859 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.859    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.443ns (57.422%)  route 1.070ns (42.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.613 r  U_7SEG/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.070     2.683    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     3.999 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.999    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.432ns (54.140%)  route 1.213ns (45.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.613 r  U_7SEG/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           1.213     2.826    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     4.130 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.130    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.418ns (53.226%)  route 1.247ns (46.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  U_7SEG/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           1.247     2.873    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.150 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.150    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.397ns (52.088%)  route 1.285ns (47.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  U_7SEG/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           1.285     2.911    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.168 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.168    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.977ns  (logic 1.631ns (12.569%)  route 11.346ns (87.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        8.340    12.977    U_7SEG/rst
    SLICE_X43Y84         FDCE                                         f  U_7SEG/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509     4.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y84         FDCE                                         r  U_7SEG/i_data_store_reg[14]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 1.631ns (12.845%)  route 11.066ns (87.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        8.060    12.697    U_7SEG/rst
    SLICE_X43Y85         FDCE                                         f  U_7SEG/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510     4.933    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y85         FDCE                                         r  U_7SEG/i_data_store_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 1.631ns (12.845%)  route 11.066ns (87.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        8.060    12.697    U_Multi/rst
    SLICE_X42Y85         FDCE                                         f  U_Multi/disp_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510     4.933    U_Multi/CLK
    SLICE_X42Y85         FDCE                                         r  U_Multi/disp_data_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 1.631ns (12.845%)  route 11.066ns (87.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        8.060    12.697    U_Multi/rst
    SLICE_X42Y85         FDCE                                         f  U_Multi/disp_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510     4.933    U_Multi/CLK
    SLICE_X42Y85         FDCE                                         r  U_Multi/disp_data_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.631ns (13.160%)  route 10.763ns (86.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.757    12.394    U_7SEG/rst
    SLICE_X40Y78         FDCE                                         f  U_7SEG/i_data_store_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506     4.929    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.889ns  (logic 1.631ns (13.718%)  route 10.258ns (86.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.252    11.889    U_7SEG/rst
    SLICE_X37Y80         FDCE                                         f  U_7SEG/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508     4.931    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  U_7SEG/i_data_store_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.731ns  (logic 1.631ns (13.903%)  route 10.100ns (86.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.094    11.731    U_7SEG/rst
    SLICE_X43Y78         FDCE                                         f  U_7SEG/i_data_store_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.503     4.926    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y78         FDCE                                         r  U_7SEG/i_data_store_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.710ns  (logic 1.631ns (13.928%)  route 10.079ns (86.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.073    11.710    U_7SEG/rst
    SLICE_X36Y86         FDCE                                         f  U_7SEG/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514     4.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y86         FDCE                                         r  U_7SEG/cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.710ns  (logic 1.631ns (13.928%)  route 10.079ns (86.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.073    11.710    U_7SEG/rst
    SLICE_X36Y86         FDCE                                         f  U_7SEG/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514     4.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y86         FDCE                                         r  U_7SEG/cnt_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.710ns  (logic 1.631ns (13.928%)  route 10.079ns (86.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.006     4.513    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.637 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        7.073    11.710    U_7SEG/rst
    SLICE_X36Y86         FDCE                                         f  U_7SEG/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514     4.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y86         FDCE                                         r  U_7SEG/cnt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[61]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.576%)  route 0.132ns (48.424%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[61]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[61]/Q
                         net (fo=3, routed)           0.132     0.273    U_Multi/D[24]
    SLICE_X45Y92         FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_Multi/CLK
    SLICE_X45Y92         FDCE                                         r  U_Multi/disp_data_reg[24]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[48]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.431%)  route 0.150ns (51.569%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[48]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[48]/Q
                         net (fo=3, routed)           0.150     0.291    U_Multi/D[11]
    SLICE_X42Y85         FDCE                                         r  U_Multi/disp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_Multi/CLK
    SLICE_X42Y85         FDCE                                         r  U_Multi/disp_data_reg[11]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.028%)  route 0.165ns (53.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[51]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[51]/Q
                         net (fo=3, routed)           0.165     0.306    U_Multi/D[14]
    SLICE_X49Y87         FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_Multi/CLK
    SLICE_X49Y87         FDPE                                         r  U_Multi/disp_data_reg[14]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[43]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.076%)  route 0.179ns (55.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[43]/C
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[43]/Q
                         net (fo=3, routed)           0.179     0.320    U_Multi/D[6]
    SLICE_X39Y80         FDCE                                         r  U_Multi/disp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_Multi/CLK
    SLICE_X39Y80         FDCE                                         r  U_Multi/disp_data_reg[6]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[58]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[58]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[58]/Q
                         net (fo=3, routed)           0.179     0.320    U_Multi/D[21]
    SLICE_X49Y91         FDCE                                         r  U_Multi/disp_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_Multi/CLK
    SLICE_X49Y91         FDCE                                         r  U_Multi/disp_data_reg[21]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.810%)  route 0.181ns (56.190%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[38]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[38]/Q
                         net (fo=3, routed)           0.181     0.322    U_Multi/D[1]
    SLICE_X38Y82         FDPE                                         r  U_Multi/disp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.997    U_Multi/CLK
    SLICE_X38Y82         FDPE                                         r  U_Multi/disp_data_reg[1]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.147%)  route 0.186ns (56.853%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[44]/C
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[44]/Q
                         net (fo=3, routed)           0.186     0.327    U_Multi/D[7]
    SLICE_X39Y80         FDPE                                         r  U_Multi/disp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_Multi/CLK
    SLICE_X39Y80         FDPE                                         r  U_Multi/disp_data_reg[7]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[65]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.859%)  route 0.196ns (58.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[65]/C
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[65]/Q
                         net (fo=3, routed)           0.196     0.337    U_Multi/D[28]
    SLICE_X45Y92         FDCE                                         r  U_Multi/disp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_Multi/CLK
    SLICE_X45Y92         FDCE                                         r  U_Multi/disp_data_reg[28]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[68]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.399%)  route 0.175ns (51.601%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[68]/C
    SLICE_X42Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[68]/Q
                         net (fo=3, routed)           0.175     0.339    U_Multi/D[31]
    SLICE_X45Y92         FDPE                                         r  U_Multi/disp_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_Multi/CLK
    SLICE_X45Y92         FDPE                                         r  U_Multi/disp_data_reg[31]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.200%)  route 0.201ns (58.800%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[41]/C
    SLICE_X40Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[41]/Q
                         net (fo=3, routed)           0.201     0.342    U_Multi/D[4]
    SLICE_X39Y80         FDCE                                         r  U_Multi/disp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_Multi/CLK
    SLICE_X39Y80         FDCE                                         r  U_Multi/disp_data_reg[4]/C





