{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 13:15:49 2015 " "Info: Processing started: Mon Nov 16 13:15:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MUX_4_To_1 -c MUX_4_To_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MUX_4_To_1 -c MUX_4_To_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Sel\[0\] Out\[7\] 10.730 ns Longest " "Info: Longest tpd from source pin \"Sel\[0\]\" to destination pin \"Out\[7\]\" is 10.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Sel\[0\] 1 PIN PIN_C6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 8; PIN Node = 'Sel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel[0] } "NODE_NAME" } } { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.721 ns) + CELL(0.378 ns) 5.946 ns Mux0~0 2 COMB LCCOMB_X11_Y26_N12 1 " "Info: 2: + IC(4.721 ns) + CELL(0.378 ns) = 5.946 ns; Loc. = LCCOMB_X11_Y26_N12; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.099 ns" { Sel[0] Mux0~0 } "NODE_NAME" } } { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(1.952 ns) 10.730 ns Out\[7\] 3 PIN PIN_U12 0 " "Info: 3: + IC(2.832 ns) + CELL(1.952 ns) = 10.730 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'Out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.784 ns" { Mux0~0 Out[7] } "NODE_NAME" } } { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 29.61 % ) " "Info: Total cell delay = 3.177 ns ( 29.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.553 ns ( 70.39 % ) " "Info: Total interconnect delay = 7.553 ns ( 70.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.730 ns" { Sel[0] Mux0~0 Out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.730 ns" { Sel[0] {} Sel[0]~combout {} Mux0~0 {} Out[7] {} } { 0.000ns 0.000ns 4.721ns 2.832ns } { 0.000ns 0.847ns 0.378ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 13:15:49 2015 " "Info: Processing ended: Mon Nov 16 13:15:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
