multiline_comment|/*&n; *&t;Machine specific setup for generic&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;asm/arch_hooks.h&gt;
DECL|function|pre_intr_init_hook
r_void
id|__init
id|pre_intr_init_hook
c_func
(paren
r_void
)paren
(brace
id|init_ISA_irqs
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * IRQ2 is cascade interrupt to second interrupt controller&n; */
DECL|variable|irq2
r_static
r_struct
id|irqaction
id|irq2
op_assign
(brace
id|no_action
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;cascade&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|function|intr_init_hook
r_void
id|__init
id|intr_init_hook
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_SMP
id|smp_intr_init
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
id|setup_irq
c_func
(paren
l_int|2
comma
op_amp
id|irq2
)paren
suffix:semicolon
)brace
DECL|function|pre_setup_arch_hook
r_void
id|__init
id|pre_setup_arch_hook
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Voyagers run their CPUs from independent clocks, so disable&n;&t; * the TSC code because we can&squot;t sync them */
id|tsc_disable
op_assign
l_int|1
suffix:semicolon
)brace
DECL|function|trap_init_hook
r_void
id|__init
id|trap_init_hook
c_func
(paren
r_void
)paren
(brace
)brace
DECL|variable|irq0
r_static
r_struct
id|irqaction
id|irq0
op_assign
(brace
id|timer_interrupt
comma
id|SA_INTERRUPT
comma
l_int|0
comma
l_string|&quot;timer&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|function|time_init_hook
r_void
id|__init
id|time_init_hook
c_func
(paren
r_void
)paren
(brace
id|setup_irq
c_func
(paren
l_int|0
comma
op_amp
id|irq0
)paren
suffix:semicolon
)brace
eof
