clock_generator_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator/clock_generator_sim_netlist.vhdl,incdir="../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator"
