
.. contents:: üìë Quick Navigation
   :depth: 2
   :local:


**cheatsheet for formal verification of embedded software** (2025‚Äì2026 perspective), focused on safety-critical domains (automotive ISO 26262 ASIL B‚ÄìD, avionics üü¢ üü¢ DO-178C DAL A‚ÄìC, industrial IEC 61508 SIL 3‚Äì4, medical IEC 62304 Class C, railway EN 50128 SIL 3‚Äì4).

‚öôÔ∏è 1. Core Objectives in Embedded Formal Verification

| Objective                              | What it proves / prevents                              | Typical ASIL / DAL / SIL Target | Most Common Techniques / Tools |
|----------------------------------------|--------------------------------------------------------|----------------------------------|--------------------------------|
| Absence of runtime errors              | No overflow, null-pointer, division-by-zero, out-of-bounds | ASIL B‚ÄìD, DAL B‚ÄìA, SIL 2‚Äì4       | Abstract interpretation, bounded model checking |
| Freedom from undefined behavior        | No uninitialized variables, signed overflow, etc.      | ASIL B‚ÄìD                         | CBMC, Frama-C + EVA, Astr√©e, Polyspace |
| Memory safety                          | No use-after-free, double-free, invalid pointer ops    | ASIL B‚ÄìC, SIL 3                  | CBMC, CPAchecker, Frama-C WP   |
| Functional correctness                 | Code matches high-level specification / model          | ASIL C‚ÄìD, DAL A, SIL 4           | Theorem proving (Coq, Isabelle), deductive verification |
| Absence of unreachable üî¥ üî¥ bad states      | No deadlock, livelock, overflow of critical variables  | ASIL C‚ÄìD                         | Model checking (nuXmv, Kind2), k-induction |
| Timing & schedulability                | Worst-case execution time (WCET), no deadline miss     | ASIL B‚ÄìD                         | aiT WCET, OTAWA, formal schedulability analysis |
| Freedom from interference              | Lower-ASIL code cannot corrupt higher-ASIL code        | ASIL B‚ÄìD                         | MPU/PMU proofs, separation kernels (seL4 style) |
| Equivalence after refactoring / ECO    | Old & new version behave identically                   | ASIL C‚ÄìD                         | Equivalence checking (JasperGold, OneSpin) |

‚öôÔ∏è 2. Property Specification Languages & Notations

| Notation / Language        | Primary Use Case                              | Typical Tool Support                  | Readability / Expressiveness | Example (simplified) |
|----------------------------|-----------------------------------------------|---------------------------------------|-------------------------------|----------------------|
| **SVA (SystemVerilog Assertions)** | Temporal properties in RTL & low-level firmware | Questa Formal, JasperGold, OneSpin    | Very high                     | ``assert property (@(posedge clk) req |-> ##[1:3] ack);`` |
| **PSL (Property Specification Language)** | Hardware & firmware properties               | OneSpin, Questa, JasperGold           | High                          | ``assert always (req -> next[2] ack);`` |
| **LTL (Linear Temporal Logic)** | Linear-time properties on state machines     | nuXmv, SPIN, CPAchecker               | High                          | ``G (req ‚Üí F ack)`` |
| **CTL (Computation Tree Logic)** | Branching-time properties                    | nuXmv, CPAchecker                     | High                          | ``AG (error ‚Üí AF recover)`` |
| **ACSL (ANSI/ISO C Specification Language)** | C code contracts & invariants               | Frama-C + WP, Astr√©e                  | High (C-like)                 | ``/*@ requires \valid(p); ensures \result == \old(*p) + 1; */`` |
| **FRETish / Natural Language** | Human-readable ‚Üí formal translation          | NASA FRET ‚Üí LTL / SVA / ACSL          | Very high (readable)          | ‚ÄúAlways, if brake pressed then speed decreases within 100 ms‚Äù |

üìå 3. Most Widely Used Tools & Their Sweet Spots (2026)

| Tool / Suite                  | Primary Target Code / Model | Main Verification Type                        | Open Source? | Qualification Level (ISO 26262 / üü¢ üü¢ DO-178C) | Typical Use Case in Embedded |
|-------------------------------|------------------------------|-----------------------------------------------|--------------|--------------------------------------------|------------------------------|
| **CBMC**                      | C / C++ firmware             | Bounded model checking + symbolic execution   | Yes          | TCL-2/3 / TQL-2/3                          | Drivers, RTOS kernels, low-level control |
| **CPAchecker**                | C / C++                      | Configurable (BMC, k-induction, abstract interp.) | Yes       | TCL-2/3 / TQL-2/3                          | Memory safety, protocol verification |
‚≠ê | **Frama-C + WP / EVA**        | C (bare-metal & RTOS)        | Deductive verification + abstract interpretation | Yes       | TCL-2/3 / TQL-2/3                          | Safety-critical C code (AUTOSAR, bare-metal) |
‚≠ê | **Astr√©e**                    | C (safety-critical)          | Sound abstract interpretation (no false negatives) | No        | TCL-1/2 / TQL-1/2                          | Runtime error freedom (ASIL C/D) |
| **Polyspace Code Prover**     | C / C++                      | Sound abstract interpretation                 | No           | TCL-1/2 / TQL-1/2                          | Automotive & avionics code bases |
| **nuXmv**                     | Finite-state models          | Symbolic model checking (LTL/CTL)             | Yes          | TCL-2/3 / TQL-2/3                          | State-machine verification, protocol |
| **JasperGold / Questa Formal**| RTL + firmware + SoC         | Industrial-strength model & equivalence checking | No        | TCL-1 / TQL-1                              | SoC, IP blocks, low-level drivers |
| **Isabelle/HOL / Coq**        | Algorithms, protocols, kernels | Interactive theorem proving                   | Yes          | TCL-1 (with evidence) / TQL-1              | Highest-assurance proofs (seL4 style) |

üì° 4. Property Types & Typical Formal Properties in Embedded Software

| Property Category              | Typical Formal Property (simplified)                        | Language / Tool Example                  | ASIL / SIL Target |
|--------------------------------|-------------------------------------------------------------|------------------------------------------|-------------------|
| No runtime error               | No overflow, no invalid pointer dereference                 | Astr√©e / Polyspace / CBMC                | B‚ÄìD               |
| Memory safety                  | No use-after-free, no double-free                           | CBMC, CPAchecker                         | B‚ÄìC               |
| Deadlock freedom               | Always possible to make progress                            | LTL in nuXmv                             | C‚ÄìD               |
| Response guarantee             | If request then eventually acknowledge                      | ``G (req ‚Üí F ack)`` in LTL                 | B‚ÄìD               |
| Timing constraint              | If event then response within k cycles / time units        | Timed CTL / SVA                          | C‚ÄìD               |
‚≠ê | Invariant preservation         | Critical variable always stays in safe range                | ACSL invariant in Frama-C                | C‚ÄìD               |
| No buffer overflow             | Array index always within bounds                            | Astr√©e / Polyspace                       | B‚ÄìD               |
| Functional equivalence         | Refactored code behaves exactly like original               | JasperGold / OneSpin                     | C‚ÄìD               |

‚öôÔ∏è 5. Quick Decision Guide ‚Äì Which Technique / Tool?

| Goal / Constraint                          | Recommended Technique / Tool (2026)                 | ASIL / DAL / SIL Target |
|--------------------------------------------|-----------------------------------------------------|--------------------------|
| Prove no runtime errors in C code          | Astr√©e, Polyspace Code Prover, Frama-C + EVA        | ASIL B‚ÄìD, SIL 2‚Äì4        |
| Find deep bugs in low-level firmware       | CBMC (bounded), CPAchecker                          | ASIL B‚ÄìC, SIL 2‚Äì3        |
| Prove temporal properties of state machine | nuXmv, Kind2, SPIN                                  | ASIL C‚ÄìD, SIL 3‚Äì4        |
| Prove mathematical correctness of algorithm | Isabelle/HOL, Coq, Why3                             | ASIL D, DAL A, SIL 4     |
| Prove equivalence after change             | JasperGold, Questa Formal, OneSpin                  | ASIL C‚ÄìD                 |
| Full-chip / SoC formal sign-off            | JasperGold, OneSpin, Siemens EDA                    | ASIL D                   |

This cheatsheet covers the terminology, tools, and methods you will most frequently encounter in formal verification plans, safety manuals, and certification evidence for embedded software.

üü¢ üü¢ Good luck with your formal verification activities!

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026
