;redcode
;assert 1
	SPL 0, #9
	CMP -7, <-430
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 6
	SUB @0, <2
	SUB -1, <-0
	ADD 210, 60
	DJN 61, @20
	MOV 61, <20
	ADD 250, 60
	MOV 5, <20
	ADD 250, 60
	JMN 1, @-1
	JMN <21, @6
	SUB @0, @802
	SUB @21, 6
	ADD 210, 60
	SUB 1, <-1
	JMN 0, <2
	SLT 121, -1
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 1
	MOV -7, <-21
	MOV @121, 103
	SLT 121, 0
	SUB @121, 103
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 12, @10
	MOV -1, <-20
	SUB 2, @600
	SUB 2, @600
	MOV -1, <-20
	MOV -1, <-20
	SUB 2, @600
	JMN <121, 106
	JMN <121, 106
	SUB @120, 0
	SUB 612, 200
	SUB 612, 200
	DJN @270, 1
	JMN <121, 106
	CMP -7, <-430
	JMN <121, 106
	SPL -700, -600
	SPL 0, #9
	MOV -7, <-20
