/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[0] ? in_data[64] : in_data[56];
  assign celloutsig_1_18z = ~((celloutsig_1_5z[2] | celloutsig_1_17z) & (celloutsig_1_9z | celloutsig_1_0z[5]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_0z[0]) & (celloutsig_0_4z[2] | celloutsig_0_13z[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_0z[5]) & (celloutsig_1_0z[14] | in_data[113]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z | in_data[136]) & (celloutsig_1_2z[3] | in_data[124]));
  assign celloutsig_1_17z = ~(celloutsig_1_1z ^ celloutsig_1_5z[3]);
  assign celloutsig_0_2z = { in_data[39:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } + in_data[70:61];
  assign celloutsig_1_19z = celloutsig_1_2z[9:6] & { celloutsig_1_0z[13:11], celloutsig_1_9z };
  assign celloutsig_0_5z = { in_data[12:11], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } & { in_data[46:42], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } && celloutsig_1_0z[6:4];
  assign celloutsig_0_15z = ! celloutsig_0_4z;
  assign celloutsig_0_9z = { celloutsig_0_5z[9:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z } != { in_data[66:52], celloutsig_0_6z };
  assign celloutsig_1_0z = - in_data[123:104];
  assign celloutsig_1_1z = celloutsig_1_0z[10:6] !== in_data[186:182];
  assign celloutsig_1_2z = ~ celloutsig_1_0z[11:1];
  assign celloutsig_0_6z = ~^ celloutsig_0_0z;
  assign celloutsig_1_8z = ~^ celloutsig_1_0z[19:4];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { in_data[53:52], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[53:51] - in_data[43:41];
  assign celloutsig_1_5z = celloutsig_1_0z[5:2] - in_data[102:99];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & in_data[59]) | celloutsig_0_2z[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | celloutsig_0_2z[5]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_5z[10:7];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[9:8], celloutsig_0_8z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
