Implementation of a 5-stage pipelined architecture for add,addc, shift and sub instructions in MIPS architecture with forwarding and hazard detection
units for data dependencies.
