Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN.ip --simulation=VHDL --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN --family=Agilex --part=AGFB014R24B2E2V
Info: CLKGEN.iopll_0: Able to implement PLL with user settings
Info: CLKGEN: "Transforming system: CLKGEN"
Info: CLKGEN: "Naming system components in system: CLKGEN"
Info: CLKGEN: "Processing generation queue"
Info: CLKGEN: "Generating: CLKGEN"
Info: CLKGEN: "Generating: CLKGEN_altera_iopll_1931_sexfzey"
Info: CLKGEN: Done "CLKGEN" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/CLKGEN/CLKGEN/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/CLKGEN/CLKGEN/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN.ip --simulator=MODELSIM --output-directory=E:/FDAS2/Projects/SKA/altera/quartus/22.2/CLKGEN/CLKGEN/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/CLKGEN/CLKGEN/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/CLKGEN/CLKGEN/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN.ip --block-symbol-file --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN --family=Agilex --part=AGFB014R24B2E2V
Info: CLKGEN.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN.ip --synthesis=VHDL --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\CLKGEN\CLKGEN --family=Agilex --part=AGFB014R24B2E2V
Info: CLKGEN.iopll_0: Able to implement PLL with user settings
Info: CLKGEN: "Transforming system: CLKGEN"
Info: CLKGEN: "Naming system components in system: CLKGEN"
Info: CLKGEN: "Processing generation queue"
Info: CLKGEN: "Generating: CLKGEN"
Info: CLKGEN: "Generating: CLKGEN_altera_iopll_1931_sexfzey"
Info: CLKGEN: Done "CLKGEN" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in CLKGEN. No files generated.
Info: Finished: Generate IP Core Documentation
