Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 05ab1c4b00824ae3b093ad79e78211ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_reg8file_tst_behav xil_defaultlib.d_reg8file_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_register
Compiling module xil_defaultlib.d_reg8
Compiling module xil_defaultlib.d_reg8file
Compiling module xil_defaultlib.d_reg8file_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_reg8file_tst_behav
