Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Vadar.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Vadar.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Vadar"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Vadar
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/UART_Tx.v" into library work
Parsing module <UART_Tx>.
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/UART_Rx.v" into library work
Parsing module <UART_Rx>.
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/BCD_Decoder.v" into library work
Parsing module <BCD_Decoder>.
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/UART.v" into library work
Parsing module <UART>.
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/SS_Driver.v" into library work
Parsing module <SS_Driver>.
Analyzing Verilog file "/home/bluelabuser/Downloads/VaderCode/Vadar.v" into library work
Parsing module <Vadar>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Vadar>.

Elaborating module <SS_Driver>.

Elaborating module <BCD_Decoder>.

Elaborating module <UART>.

Elaborating module <UART_Rx(N=14,Full=14'b10100010110000)>.

Elaborating module <UART_Tx(N=14,Full=14'b10100010110000)>.
WARNING:HDLCompiler:634 - "/home/bluelabuser/Downloads/VaderCode/Vadar.v" Line 12: Net <Third_Char[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/bluelabuser/Downloads/VaderCode/Vadar.v" Line 13: Net <Fourth_Char[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Vadar>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/Vadar.v".
WARNING:Xst:653 - Signal <Third_Char> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Fourth_Char> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <Tx_Data>.
    Found 1-bit register for signal <Tx_Send>.
    Found 4-bit register for signal <First_Char>.
    Found 4-bit register for signal <Second_Char>.
    Found 1-bit register for signal <Rx_Ack>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <Vadar> synthesized.

Synthesizing Unit <SS_Driver>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/SS_Driver.v".
    Found 4-bit register for signal <SegmentDrivers>.
    Found 17-bit register for signal <Count>.
    Found 17-bit adder for signal <Count[16]_GND_2_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SS_Driver> synthesized.

Synthesizing Unit <BCD_Decoder>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/BCD_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SevenSegment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_Decoder> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/UART.v".
        N = 14
        Full = 14'b10100010110000
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <UART_Rx>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/UART_Rx.v".
        N = 14
        Full = 14'b10100010110000
    Found 1-bit register for signal <tAck>.
    Found 1-bit register for signal <tReset>.
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <NewData>.
    Found 14-bit register for signal <Count>.
    Found 2-bit register for signal <State>.
    Found 3-bit register for signal <BitCount>.
    Found 8-bit register for signal <Temp>.
    Found 1-bit register for signal <tRx>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | tReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <Count[13]_GND_5_o_sub_26_OUT> created at line 122.
    Found 3-bit adder for signal <BitCount[2]_GND_5_o_add_17_OUT> created at line 115.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_Rx> synthesized.

Synthesizing Unit <UART_Tx>.
    Related source file is "/home/bluelabuser/Downloads/VaderCode/UART_Tx.v".
        N = 14
        Full = 14'b10100010110000
    Found 1-bit register for signal <Busy>.
    Found 1-bit register for signal <Tx>.
    Found 1-bit register for signal <tSend>.
    Found 14-bit register for signal <Count>.
    Found 3-bit register for signal <BitCount>.
    Found 2-bit register for signal <State>.
    Found 8-bit register for signal <Temp>.
    Found 1-bit register for signal <tReset>.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | tReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <BitCount[2]_GND_6_o_sub_9_OUT> created at line 85.
    Found 14-bit subtractor for signal <Count[13]_GND_6_o_sub_17_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_Tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 5
 14-bit subtractor                                     : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Registers                                            : 23
 1-bit register                                        : 11
 14-bit register                                       : 2
 17-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
 8-bit register                                        : 4
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 2
 14-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_SevenSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegment>  |          |
    -----------------------------------------------------------------------
Unit <BCD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <SS_Driver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <SS_Driver> synthesized (advanced).

Synthesizing (advanced) Unit <UART_Rx>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <UART_Rx> synthesized (advanced).

Synthesizing (advanced) Unit <UART_Tx>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <UART_Tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 4
 14-bit down counter                                   : 2
 17-bit up counter                                     : 1
 3-bit down counter                                    : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 2
 14-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <SS_Driver>: instances <BCD_Decoder2>, <BCD_Decoder3> of unit <BCD_Decoder> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <Rx_Ack> in Unit <Vadar> is equivalent to the following FF/Latch, which will be removed : <Tx_Send> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART1/UART_Tx1/FSM_1> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART1/UART_Rx1/FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
 11    | 10
-------------------

Optimizing unit <Vadar> ...

Optimizing unit <SS_Driver> ...

Optimizing unit <UART_Tx> ...

Optimizing unit <UART_Rx> ...
INFO:Xst:2261 - The FF/Latch <UART1/UART_Tx1/tSend> in Unit <Vadar> is equivalent to the following FF/Latch, which will be removed : <UART1/UART_Rx1/tAck> 
INFO:Xst:2261 - The FF/Latch <UART1/UART_Tx1/tReset> in Unit <Vadar> is equivalent to the following FF/Latch, which will be removed : <UART1/UART_Rx1/tReset> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Vadar, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Vadar.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 243
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 18
#      LUT2                        : 5
#      LUT3                        : 23
#      LUT4                        : 21
#      LUT5                        : 35
#      LUT6                        : 25
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 107
#      FD                          : 29
#      FDE                         : 27
#      FDR                         : 22
#      FDRE                        : 25
#      FDS                         : 1
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             107  out of  126800     0%  
 Number of Slice LUTs:                  154  out of  63400     0%  
    Number used as Logic:               154  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    184
   Number with an unused Flip Flop:      77  out of    184    41%  
   Number with an unused LUT:            30  out of    184    16%  
   Number of fully used LUT-FF pairs:    77  out of    184    41%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.601ns (Maximum Frequency: 384.394MHz)
   Minimum input arrival time before clock: 1.159ns
   Maximum output required time after clock: 2.243ns
   Maximum combinational path delay: 1.404ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.601ns (frequency: 384.394MHz)
  Total number of paths / destination ports: 1914 / 199
-------------------------------------------------------------------------
Delay:               2.601ns (Levels of Logic = 4)
  Source:            UART1/UART_Tx1/Count_13 (FF)
  Destination:       UART1/UART_Tx1/Count_12 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: UART1/UART_Tx1/Count_13 to UART1/UART_Tx1/Count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.697  UART1/UART_Tx1/Count_13 (UART1/UART_Tx1/Count_13)
     LUT6:I0->O            7   0.097   0.407  UART1/UART_Tx1/out2 (UART1/UART_Tx1/out1)
     LUT4:I2->O            7   0.097   0.323  UART1/UART_Tx1/out3 (UART1/UART_Tx1/n0000)
     LUT5:I4->O            9   0.097   0.416  UART1/UART_Tx1/Reset_OR_DriverANDClockEnable1 (UART1/UART_Tx1/Reset_OR_DriverANDClockEnable)
     LUT4:I2->O            1   0.097   0.000  UART1/UART_Tx1/Count_12_rstpot (UART1/UART_Tx1/Count_12_rstpot)
     FD:D                      0.008          UART1/UART_Tx1/Count_12
    ----------------------------------------
    Total                      2.601ns (0.757ns logic, 1.844ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              1.159ns (Levels of Logic = 3)
  Source:            Rx (PAD)
  Destination:       UART1/UART_Rx1/Count_12 (FF)
  Destination Clock: Clk rising

  Data Path: Rx to UART1/UART_Rx1/Count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.407  Rx_IBUF (Rx_IBUF)
     LUT3:I1->O            9   0.097   0.548  UART1/UART_Rx1/State[1]_GND_5_o_select_22_OUT<0>11 (UART1/UART_Rx1/State[1]_GND_5_o_select_22_OUT<0>1)
     LUT5:I2->O            1   0.097   0.000  UART1/UART_Rx1/Mcount_Count_eqn_91 (UART1/UART_Rx1/Mcount_Count_eqn_9)
     FDR:D                     0.008          UART1/UART_Rx1/Count_9
    ----------------------------------------
    Total                      1.159ns (0.203ns logic, 0.956ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 126 / 12
-------------------------------------------------------------------------
Offset:              2.243ns (Levels of Logic = 4)
  Source:            Second_Char_3 (FF)
  Destination:       SS_Segments<5> (PAD)
  Source Clock:      Clk rising

  Data Path: Second_Char_3 to SS_Segments<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.721  Second_Char_3 (Second_Char_3)
     LUT6:I0->O            1   0.097   0.295  SS_Driver1/Mmux_SevenSegment61 (SS_Driver1/Mmux_SevenSegment6)
     LUT6:I5->O            1   0.097   0.295  SS_Driver1/Mmux_SevenSegment62 (SS_Driver1/Mmux_SevenSegment61)
     LUT3:I2->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment64 (SS_Segments_5_OBUF)
     OBUF:I->O                 0.000          SS_Segments_5_OBUF (SS_Segments<5>)
    ----------------------------------------
    Total                      2.243ns (0.652ns logic, 1.591ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.404ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       SS_Segments<5> (PAD)

  Data Path: Reset to SS_Segments<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.635  Reset_IBUF (Reset_IBUF)
     LUT6:I2->O            1   0.097   0.295  SS_Driver1/Mmux_SevenSegment62 (SS_Driver1/Mmux_SevenSegment61)
     LUT3:I2->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment64 (SS_Segments_5_OBUF)
     OBUF:I->O                 0.000          SS_Segments_5_OBUF (SS_Segments<5>)
    ----------------------------------------
    Total                      1.404ns (0.195ns logic, 1.209ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.601|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.53 secs
 
--> 


Total memory usage is 505668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    4 (   0 filtered)

