{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 00:56:16 2018 " "Info: Processing started: Wed Nov 14 00:56:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass -c ass " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ass -c ass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_clk ass.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at ass.v(24): created implicit net for \"count_clk\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ass.v" { { "Info" "ISGN_ENTITY_NAME" "1 ass " "Info: Found entity 1: ass" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ass " "Info: Elaborating entity \"ass\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "stablizer.v 1 1 " "Warning: Using design file stablizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stablizer " "Info: Found entity 1: stablizer" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stablizer stablizer:stb1 " "Info: Elaborating entity \"stablizer\" for hierarchy \"stablizer:stb1\"" {  } { { "ass.v" "stb1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 stablizer.v(16) " "Warning (10230): Verilog HDL assignment warning at stablizer.v(16): truncated value with size 32 to match size of target (17)" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 stablizer.v(19) " "Warning (10230): Verilog HDL assignment warning at stablizer.v(19): truncated value with size 32 to match size of target (17)" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "switch.v 1 1 " "Warning: Using design file switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Info: Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/switch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw1 " "Info: Elaborating entity \"switch\" for hierarchy \"switch:sw1\"" {  } { { "ass.v" "sw1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "divider.v 1 1 " "Warning: Using design file divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divder1 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:divder1\"" {  } { { "ass.v" "divder1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(16) " "Warning (10230): Verilog HDL assignment warning at divider.v(16): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Warning: Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:cnt1\"" {  } { { "ass.v" "cnt1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(17) " "Warning (10230): Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dev.v 1 1 " "Warning: Using design file seg7dev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7dev " "Info: Found entity 1: seg7dev" {  } { { "seg7dev.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/seg7dev.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7dev seg7dev:drv1 " "Info: Elaborating entity \"seg7dev\" for hierarchy \"seg7dev:drv1\"" {  } { { "ass.v" "drv1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg7dev.v(12) " "Warning (10230): Verilog HDL assignment warning at seg7dev.v(12): truncated value with size 8 to match size of target (7)" {  } { { "seg7dev.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/seg7dev.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clear_sta " "Warning (12110): Net \"clear_sta\"" {  } { { "ass.v" "clear_sta" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pause_sta~0 " "Warning (12110): Net \"pause_sta~0\"" {  } { { "ass.v" "pause_sta~0" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clear_sta " "Warning (12110): Net \"clear_sta\"" {  } { { "ass.v" "clear_sta" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[0\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[0\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[1\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[1\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[2\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[2\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[3\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[3\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[4\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[4\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[4\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[4\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[5\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[5\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[5\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[5\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[6\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[6\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[6\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[6\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[7\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[7\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[7\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[7\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "switch:sw1\|out_clk " "Warning (14110): No clock transition on \"switch:sw1\|out_clk\" register due to stuck clock or clock enable" {  } { { "switch.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/switch.v" 9 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "switch:sw1\|out_clk clock GND " "Warning (14130): Reduced register \"switch:sw1\|out_clk\" with stuck clock port to stuck value GND" {  } { { "switch.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/switch.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[0\] VCC " "Warning (13410): Pin \"led_drv\[0\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[1\] VCC " "Warning (13410): Pin \"led_drv\[1\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[2\] VCC " "Warning (13410): Pin \"led_drv\[2\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[3\] VCC " "Warning (13410): Pin \"led_drv\[3\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[4\] VCC " "Warning (13410): Pin \"led_drv\[4\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[5\] VCC " "Warning (13410): Pin \"led_drv\[5\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[6\] VCC " "Warning (13410): Pin \"led_drv\[6\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[7\] VCC " "Warning (13410): Pin \"led_drv\[7\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[8\] VCC " "Warning (13410): Pin \"led_drv\[8\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[9\] VCC " "Warning (13410): Pin \"led_drv\[9\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[10\] VCC " "Warning (13410): Pin \"led_drv\[10\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[11\] VCC " "Warning (13410): Pin \"led_drv\[11\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[12\] VCC " "Warning (13410): Pin \"led_drv\[12\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[13\] VCC " "Warning (13410): Pin \"led_drv\[13\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pause_sta GND " "Warning (13410): Pin \"pause_sta\" is stuck at GND" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pause " "Warning (15610): No output dependent on input pin \"pause\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "Warning (15610): No output dependent on input pin \"clear\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 00:56:17 2018 " "Info: Processing ended: Wed Nov 14 00:56:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
