define void @MakeDiffMx(i8** nocapture readonly %aseqs, i32 %num, float*** nocapture %ret_dmx) #0 {
  tail call void @llvm.dbg.value(metadata i8** %aseqs, i64 0, metadata !74, metadata !220), !dbg !537
  tail call void @llvm.dbg.value(metadata i32 %num, i64 0, metadata !75, metadata !220), !dbg !538
  tail call void @llvm.dbg.value(metadata float*** %ret_dmx, i64 0, metadata !76, metadata !220), !dbg !539
  %1 = tail call float** @FMX2Alloc(i32 %num, i32 %num) #5, !dbg !540
  tail call void @llvm.dbg.value(metadata float** %1, i64 0, metadata !77, metadata !220), !dbg !541
  tail call void @llvm.dbg.value(metadata i32 0, i64 0, metadata !78, metadata !220), !dbg !542
  %2 = icmp sgt i32 %num, 0, !dbg !543
  br i1 %2, label %.preheader.lr.ph, label %._crit_edge3, !dbg !546

.preheader.lr.ph:                                 ; preds = %0
  %3 = add i32 %num, -1, !dbg !546
  br label %.lr.ph, !dbg !546

.lr.ph:                                           ; preds = %.preheader.lr.ph, %._crit_edge
  %indvars.iv6 = phi i64 [ 0, %.preheader.lr.ph ], [ %indvars.iv.next7, %._crit_edge ]
  %4 = getelementptr inbounds i8** %aseqs, i64 %indvars.iv6, !dbg !547
  %5 = getelementptr inbounds float** %1, i64 %indvars.iv6, !dbg !550
  br label %6, !dbg !551

; <label>:6                                       ; preds = %6, %.lr.ph
  %indvars.iv4 = phi i64 [ %indvars.iv6, %.lr.ph ], [ %indvars.iv.next5, %6 ]
  %7 = load i8** %4, align 8, !dbg !547, !tbaa !236
  %8 = getelementptr inbounds i8** %aseqs, i64 %indvars.iv4, !dbg !552
  %9 = load i8** %8, align 8, !dbg !552, !tbaa !236
  %10 = tail call float @PairwiseIdentity(i8* %7, i8* %9) #5, !dbg !553
  %11 = fsub float 1.000000e+00, %10, !dbg !554
  %12 = getelementptr inbounds float** %1, i64 %indvars.iv4, !dbg !555
  %13 = load float** %12, align 8, !dbg !555, !tbaa !236
  %14 = getelementptr inbounds float* %13, i64 %indvars.iv6, !dbg !555
  store float %11, float* %14, align 4, !dbg !556, !tbaa !245
  %15 = load float** %5, align 8, !dbg !550, !tbaa !236
  %16 = getelementptr inbounds float* %15, i64 %indvars.iv4, !dbg !550
  store float %11, float* %16, align 4, !dbg !557, !tbaa !245
  %indvars.iv.next5 = add nuw nsw i64 %indvars.iv4, 1, !dbg !551
  %lftr.wideiv = trunc i64 %indvars.iv4 to i32, !dbg !551
  %exitcond = icmp eq i32 %lftr.wideiv, %3, !dbg !551
  br i1 %exitcond, label %._crit_edge, label %6, !dbg !551

._crit_edge:                                      ; preds = %6
  %indvars.iv.next7 = add nuw nsw i64 %indvars.iv6, 1, !dbg !546
  %lftr.wideiv8 = trunc i64 %indvars.iv6 to i32, !dbg !546
  %exitcond9 = icmp eq i32 %lftr.wideiv8, %3, !dbg !546
  br i1 %exitcond9, label %._crit_edge3, label %.lr.ph, !dbg !546

._crit_edge3:                                     ; preds = %._crit_edge, %0
  store float** %1, float*** %ret_dmx, align 8, !dbg !558, !tbaa !236
  ret void, !dbg !559
}
