

================================================================
== Vitis HLS Report for 'Col_Wise_Overlap_Gen'
================================================================
* Date:           Thu Oct 13 07:49:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       13|   172045|  65.000 ns|  0.860 ms|   13|  172045|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 12 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c30, i32 %layer1_reg_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 14 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c25, i32 %ctrl2_reg_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 16 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c20, i32 %ctrl1_reg_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Col_Buffer = alloca i64 1" [src/main.cpp:260]   --->   Operation 18 'alloca' 'Col_Buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 620> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_181 = trunc i32 %layer1_reg_read"   --->   Operation 19 'trunc' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_182 = trunc i32 %ctrl2_reg_read"   --->   Operation 20 'trunc' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 21 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i32 %ctrl1_reg_read" [src/main.cpp:266]   --->   Operation 22 'trunc' 'trunc_ln266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 16, i32 23" [src/main.cpp:263]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_cast1"   --->   Operation 24 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %trunc_ln266" [src/main.cpp:266]   --->   Operation 25 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1" [src/main.cpp:266]   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %empty_182"   --->   Operation 27 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cast3 = zext i16 %bound" [src/main.cpp:266]   --->   Operation 28 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 29 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_183 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_183' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 31 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 31 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 32 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 32 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 33 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%cast14 = zext i8 %empty_182"   --->   Operation 34 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%cast15 = zext i24 %bound4" [src/main.cpp:266]   --->   Operation 35 'zext' 'cast15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 36 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 37 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 37 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 38 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 38 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 39 'mul' 'bound16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.96>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%cast40 = zext i16 %empty_181"   --->   Operation 40 'zext' 'cast40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%cast41 = zext i32 %bound16" [src/main.cpp:266]   --->   Operation 41 'zext' 'cast41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [2/2] (2.96ns)   --->   "%bound42 = mul i48 %cast40, i48 %cast41" [src/main.cpp:266]   --->   Operation 42 'mul' 'bound42' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.96>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_182"   --->   Operation 43 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 44 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/2] (2.96ns)   --->   "%bound42 = mul i48 %cast40, i48 %cast41" [src/main.cpp:266]   --->   Operation 45 'mul' 'bound42' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (0.85ns)   --->   "%cmp_i_i_mid157 = icmp_eq  i9 %sub_i_i, i9 0"   --->   Operation 46 'icmp' 'cmp_i_i_mid157' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %trunc_ln266, i8 0"   --->   Operation 47 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.86ns)   --->   "%icmp_ln1057_21 = icmp_eq  i16 %bound, i16 0"   --->   Operation 48 'icmp' 'icmp_ln1057_21' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.98ns)   --->   "%icmp_ln1057_22 = icmp_eq  i24 %bound4, i24 0"   --->   Operation 49 'icmp' 'icmp_ln1057_22' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1" [src/main.cpp:266]   --->   Operation 50 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Col_Buffer_str, i32 1, void @p_str, void @p_str, i32 620, i32 620, i32 %Col_Buffer, i32 %Col_Buffer"   --->   Operation 59 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Col_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1" [src/main.cpp:266]   --->   Operation 61 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln305 = ret" [src/main.cpp:305]   --->   Operation 62 'ret' 'ret_ln305' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 3ns
The critical path consists of the following:
	fifo read operation ('layer1_reg_read') on port 'layer1_reg' [10]  (1.5 ns)
	fifo write operation ('write_ln0') on port 'layer1_reg_c30' [12]  (1.5 ns)

 <State 2>: 2.87ns
The critical path consists of the following:
	'mul' operation ('bound', src/main.cpp:266) [35]  (2.17 ns)
	'mul' operation of DSP[38] ('bound4', src/main.cpp:266) [38]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('bound4', src/main.cpp:266) [38]  (0.698 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('bound4', src/main.cpp:266) [38]  (0.698 ns)

 <State 5>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('bound4', src/main.cpp:266) [38]  (0 ns)
	'mul' operation of DSP[41] ('bound16', src/main.cpp:266) [41]  (0.698 ns)

 <State 6>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('bound16', src/main.cpp:266) [41]  (0.698 ns)

 <State 7>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('bound16', src/main.cpp:266) [41]  (0.698 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound42', src/main.cpp:266) [44]  (2.96 ns)

 <State 10>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound42', src/main.cpp:266) [44]  (2.96 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
