$date
	Tue Apr 29 15:08:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & parallel_in [3:0] $end
$var wire 1 % rst $end
$var wire 1 ! s_out $end
$var reg 4 ' shift_register [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
bx &
1%
bx $
x#
0"
0!
$end
#5
1"
#10
0"
0%
#15
1!
b1010 '
1"
b1010 $
b1010 &
1#
#20
0"
0#
#25
0!
b100 '
1"
#30
0"
#35
1!
b1000 '
1"
#40
0"
#45
0!
b0 '
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
