Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 10 12:18:25 2023
| Host         : LAPTOP-GGLQ4SR8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            1 |
|      4 |            4 |
|      5 |            1 |
|      7 |            3 |
|      8 |            4 |
|     10 |            4 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |              39 |           23 |
| No           | Yes                   | No                     |              56 |           13 |
| Yes          | No                    | No                     |              16 |           10 |
| Yes          | No                    | Yes                    |              85 |           34 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+
|                  Clock Signal                  |                 Enable Signal                 |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+
|  baud_BUFG                                     | uart/receiver/data_out[1]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[4]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[0]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[2]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[3]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[7]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[5]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/receiver/data_out[6]                     |                                      |                1 |              1 |
|  baud_BUFG                                     | uart/transmitter/bit_out_i_2_n_0              | uart/transmitter/bit_out0            |                1 |              1 |
|  display_game/FSM_onehot_state_reg_reg[1]_3[0] |                                               |                                      |                1 |              2 |
|  clk_IBUF_BUFG                                 | score_p1/r_dig1[3]_i_1__0_n_0                 | reset_IBUF                           |                1 |              4 |
|  clk_IBUF_BUFG                                 | display_game/FSM_onehot_state_reg_reg[0]_1[0] | reset_IBUF                           |                2 |              4 |
|  clk_IBUF_BUFG                                 | display_game/FSM_onehot_state_reg_reg[0]_0[0] | reset_IBUF                           |                1 |              4 |
|  clk_IBUF_BUFG                                 | display_game/FSM_onehot_state_reg_reg[1]_2[0] | reset_IBUF                           |                1 |              4 |
|  clk_IBUF_BUFG                                 |                                               |                                      |                3 |              5 |
|  vga/E[0]                                      |                                               |                                      |                3 |              7 |
|  baud_BUFG                                     |                                               |                                      |                3 |              7 |
|  clk_IBUF_BUFG                                 | display_game/E[0]                             | reset_IBUF                           |                4 |              7 |
|  baud_BUFG                                     |                                               | uart/receiver/count[7]_i_1_n_0       |                2 |              8 |
|  baud_BUFG                                     |                                               | uart/receiver/last_rec_reg           |                1 |              8 |
|  baud_BUFG                                     |                                               | uart/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |
|  baud_BUFG                                     | uart/transmitter/temp[7]_i_1_n_0              |                                      |                2 |              8 |
|  vga/r_25MHz_reg[1]_0[0]                       |                                               | reset_IBUF                           |                5 |             10 |
|  vga/r_25MHz_reg[1]_0[0]                       | vga/v_count_next_0                            | reset_IBUF                           |                6 |             10 |
|  clk_IBUF_BUFG                                 | vga/v_count_reg_reg[7]_0[0]                   | reset_IBUF                           |                4 |             10 |
|  clk_IBUF_BUFG                                 | display_game/y_pad_next_2                     | reset_IBUF                           |                3 |             10 |
|  clk_IBUF_BUFG                                 | vga/r_25MHz_reg[1]_0[0]                       | reset_IBUF                           |                4 |             12 |
|  clk_IBUF_BUFG                                 | vga/FSM_onehot_state_reg_reg[0][0]            | reset_IBUF                           |                8 |             20 |
|  clk_IBUF_BUFG                                 |                                               | reset_IBUF                           |               18 |             29 |
|  clk_IBUF_BUFG                                 |                                               | uart/baudrate_gen/clear              |                8 |             32 |
|  clk_IBUF_BUFG                                 | uart/key_timeout_count                        | uart/key_timeout_count[0]_i_1_n_0    |                8 |             32 |
+------------------------------------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+


