
module lockOut (clk, reset, mode, done);
		
	input clk;
	input reset;
	
	wire clk_1Hz;
	wire [6:0] hexOne;	
	wire [6:0] hexTen;
	output reg[1:0] mode;
	output reg done;
	reg [5:0] countDown;
	
	slowClock clock_generator(clk, clk_1Hz);
	
			
	always@(posedge clk_1Hz) begin     
		if (reset) begin
			countDown <= 6'd60;	// start from 60
			done <= 0;
		end
		
		else if ( countDown == 6'd1 ) begin
			countDown <= 0;
			mode<= 2'b00; //not sure / go back to password 
			done <=1;
		end
		
		else if(countDown > 0) begin
			countDown <= countDown -1 ; //countdown
		end
		
	end
	
	//display
	
	counter60 displayTens(hexTen,countDown/10); //tens
	counter60 displayOnes(hexOne,countDown%10);//ones
	
	//hexdisplay displayTensLockOut(hexTen, countDown/10);
	//hexdisplay displayOnesLockOut (hexOne, countDown%10);
endmodule
	
	
module slowClock(clk, clk_1Hz);
	
	input clk;												
	output clk_1Hz;										

	reg clk_1Hz = 1'b0;									
	reg [27:0] counter = 0;			

	always@(posedge clk)begin
	
			counter <= counter + 1;	
			
			if ( counter == 25_000_000)begin
				counter <= 0;	
				clk_1Hz <= ~clk_1Hz;
			end
		end

	endmodule


module counter60 (seven_seg, num);
	
	output reg [6:0] seven_seg;	//	7-segment output register
	input [3:0] num;	//	4-bit binary count

	always@(num)
	begin
					
		case(num)										
			4'b0000: seven_seg = 7'b0111111;	//	0
			4'b0001: seven_seg = 7'b0000110;	//	1
			4'b0010: seven_seg = 7'b1011011;	//	2
			4'b0011: seven_seg = 7'b1001111;	//	3
			4'b0100: seven_seg = 7'b1100110;	//	4
			4'b0101: seven_seg = 7'b1101101;	//	5
			4'b0110: seven_seg = 7'b1111101;	//	6
			4'b0111: seven_seg = 7'b0000111;	//	7
			4'b1000: seven_seg = 7'b1111111;	//	8
			4'b1001: seven_seg = 7'b1101111;	//	9
			  
			default: seven_seg = 7'b0000000;  // change later
		endcase
					
		seven_seg = ~ seven_seg	;//7- segemnt LED positive (got from the file)
	end
endmodule
	
