Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 15:22:16 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_0'

1. Summary
----------

SUCCESS in the conversion of VGA_0 (xilinx.com:user:VGA:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 15:10:00 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Pipeline_CPU_0'. These changes may impact your design.


-Upgrade has added port 'dis_ID'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 14:47:51 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_0'

1. Summary
----------

SUCCESS in the conversion of VGA_0 (xilinx.com:user:VGA:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 14:34:37 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Pipeline_CPU_0'. These changes may impact your design.


-Upgrade has added port 'dis'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 14:24:43 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_0'

1. Summary
----------

SUCCESS in the upgrade of VGA_0 (xilinx.com:user:VGA:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 14:03:57 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_0'

1. Summary
----------

SUCCESS in the upgrade of VGA_0 (xilinx.com:user:VGA:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 13:20:41 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 18 17:45:32 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 18 16:15:51 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 18 13:55:45 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 18 13:16:19 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 17 23:50:56 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 17 19:45:39 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 17 18:36:04 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 13 19:32:46 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 13 19:26:47 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'Pipeline_CPU_0'

1. Summary
----------

SUCCESS in the conversion of Pipeline_CPU_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.

