5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate10.vcd) 2 -o (generate10.cdd) 2 -v (generate10.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate10.v 1 29 1
2 1 3d 9 d0011 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 6 1070009 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 7 1070009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 8 1070009 1 0 0 0 1 17 0 1 0 0 0 0
4 1 9 13 1 0 0 1
3 1 main.$u0 "main.$u0" 0 generate10.v 0 17 1
2 2 0 10 110014 1 21004 0 0 1 16 0 0
2 3 1 10 d000d 0 1410 0 0 1 1 a
2 4 37 10 d0014 1 16 2 3
2 5 0 11 110014 1 21008 0 0 1 16 1 0
2 6 1 11 d000d 0 1410 0 0 1 1 b
2 7 37 11 d0014 1 1a 5 6
2 8 0 12 110014 1 21004 0 0 1 16 0 0
2 9 1 12 d000d 0 1410 0 0 1 1 c
2 10 37 12 d0014 1 16 8 9
2 11 0 13 e000f 1 1008 0 0 32 48 a 0
2 12 2c 13 d000f 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 1 14 150015 1 1004 0 0 1 1 c
2 14 1 14 110011 1 1008 0 0 1 1 b
2 15 9 14 110015 1 1108 13 14 1 18 0 1 1 0 0 0
2 16 1 14 d000d 0 1410 0 0 1 1 a
2 17 37 14 d0015 1 1a 15 16
2 18 0 15 e000f 1 1008 0 0 32 48 a 0
2 19 2c 15 d000f 2 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 1 16 150015 1 1004 0 0 1 1 c
2 21 1 16 110011 1 1008 0 0 1 1 b
2 22 8 16 110015 1 1104 20 21 1 18 0 1 0 1 0 0
2 23 1 16 d000d 0 1410 0 0 1 1 a
2 24 37 16 d0015 1 16 22 23
4 4 10 13 11 7 7 4
4 7 11 13 0 10 10 4
4 10 12 13 0 12 12 4
4 12 13 13 0 17 0 4
4 17 14 13 0 19 19 4
4 19 15 13 0 24 0 4
4 24 16 13 0 0 0 4
3 1 main.$u1 "main.$u1" 0 generate10.v 0 25 1
