<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='307' type='402'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='306'>/// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='44875' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='44875' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1559' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5640' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
