Coverage Report by instance with details

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk14/genblk1/PD_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PD_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                        177     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                        175         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PD_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                        177     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                        175         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PD_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk14/genblk1/PBD_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PBD_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                        173     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                        171         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PBD_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                        173     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                        171         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk14/genblk1/PBD_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE
=== Design Unit: work.Mask_Compare
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Mask_Compare.v
------------------------------------IF Branch------------------------------------
    13                                   1289904     Count coming in to IF
    13              1                     214984             if(Final_MASK[i]==0) begin

                                         1074920     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    15                                    214984     Count coming in to IF
    15              1                     111090                 if(P[i] == FINAL_PATTERN[i])

                                          103894     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    19                                    214984     Count coming in to IF
    19              1                     103886                 if(P[i] == ~FINAL_PATTERN[i])

                                          111098     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE --

  File Mask_Compare.v
----------------Focused Condition View-------------------
Line       15 Item    1  (P[i] == FINAL_PATTERN[i])
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (P[i] == FINAL_PATTERN[i])         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (P[i] == FINAL_PATTERN[i])_0  -                             
  Row   2:          1  (P[i] == FINAL_PATTERN[i])_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    1  (P[i] == ~FINAL_PATTERN[i])
Condition totals: 1 of 1 input term covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (P[i] == ~FINAL_PATTERN[i])         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (P[i] == ~FINAL_PATTERN[i])_0  -                             
  Row   2:          1  (P[i] == ~FINAL_PATTERN[i])_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE --

  File Mask_Compare.v
----------------Focused Expression View-----------------
Line       24 Item    1  (true_bits == valid_bits)
Expression totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (true_bits == valid_bits)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (true_bits == valid_bits)_0  -                             
  Row   2:          1  (true_bits == valid_bits)_1  -                             

----------------Focused Expression View-----------------
Line       25 Item    1  (true_bits1 == valid_bits1)
Expression totals: 1 of 1 input term covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (true_bits1 == valid_bits1)         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (true_bits1 == valid_bits1)_0  -                             
  Row   2:          1  (true_bits1 == valid_bits1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Mask_Compare.v
    1                                                module Mask_Compare (P,FINAL_PATTERN,Final_MASK,PD,PBD);

    2                                                input signed [47:0]P,FINAL_PATTERN;

    3                                                input [47:0]Final_MASK;

    4                                                output reg PD,PBD;

    5                                                reg [5:0] valid_bits,true_bits,valid_bits1,true_bits1; //// the maximum count for both 48 so minimum is 6 bits 2^6=64

    6                                                integer i;

    7               1                      26873     always @(*) begin

    8               1                      26873         valid_bits = 0;

    9               1                      26873         true_bits  = 0;

    10              1                      26873         valid_bits1 = 0;

    11              1                      26873         true_bits1  = 0;

    12              1                      26873         for (i=0; i<48; i=i+1) begin

    12              2                    1289904     
    13                                                       if(Final_MASK[i]==0) begin

    14              1                     214984                 valid_bits = valid_bits + 1;

    15                                                           if(P[i] == FINAL_PATTERN[i])

    16              1                     111090                     true_bits = true_bits + 1;

    17                                               

    18              1                     214984                 valid_bits1 = valid_bits1 + 1;

    19                                                           if(P[i] == ~FINAL_PATTERN[i])

    20              1                     103886                     true_bits1 = true_bits1 + 1;

    21                                                       end

    22                                                   end

    23                                               

    24              1                      26873         PD  = (true_bits  == valid_bits)  ? 1'b1 : 1'b0;

    25              1                      26873         PBD = (true_bits1 == valid_bits1) ? 1'b1 : 1'b0;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        100       100         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk14/COMPARE_MODULE --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               PBD           1           1      100.00 
                                                PD           1           1      100.00 
                                           P[0-47]           1           1      100.00 

Total Node Count     =         50 
Toggled Node Count   =         50 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (100 of 100 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk14/PD_PAST_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk14/PD_PAST_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                        177     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                        175         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk14/PD_PAST_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                        177     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                        175         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk14/PD_PAST_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk14/PBD_PAST_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk14/PBD_PAST_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                        173     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                        171         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk14/PBD_PAST_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                        173     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                        171         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk14/PBD_PAST_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk13/ALU_MODULE
=== Design Unit: work.ALU
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk13/ALU_MODULE

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
------------------------------------CASE Branch------------------------------------
    12                                     67012     Count coming in to CASE
    13              1                       4752     4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;

    14              1                       5009     4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;

    15              1                       5396     4'b0010: {COUT,P_IN}=~(Z_OUT+X_OUT+Y_OUT+CIN1);

    16              1                       4559     4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);

    17              1                       4042     4'b0100: begin 

    29              1                       4115     4'b0101:begin 

    40              1                       4103     4'b0110:begin 

    51              1                       4281     4'b0111:begin 

    62              1                       3786     4'b1100:begin 

    73              1                       3996     4'b1101:begin 

    84              1                       4396     4'b1110:begin

    95              1                       3817     4'b1111:begin 

    106             1                      14760             default : {COUT,P_IN}=0;            

Branch totals: 13 hits of 13 branches = 100.00%

------------------------------------IF Branch------------------------------------
    18                                      4042     Count coming in to IF
    18              1                        924              if(OPMODE_R[3:2]==2'b00)begin

    22              1                       1219              else if (OPMODE_R[3:2]==2'b10) begin

    25              1                       1899              else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      4115     Count coming in to IF
    30              1                       1224             if(OPMODE_R[3:2]==2'b00)begin

    33              1                        926             else if (OPMODE_R[3:2]==2'b10) begin

    36              1                       1965             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      4103     Count coming in to IF
    41              1                       1262             if(OPMODE_R[3:2]==2'b00)begin

    44              1                       1020             else if (OPMODE_R[3:2]==2'b10) begin

    47              1                       1821             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                      4281     Count coming in to IF
    52              1                       1103             if(OPMODE_R[3:2]==2'b00)begin

    55              1                       1327             else if (OPMODE_R[3:2]==2'b10) begin

    58              1                       1851             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      3786     Count coming in to IF
    63              1                        867             if(OPMODE_R[3:2]==2'b00)begin

    66              1                        957             else if (OPMODE_R[3:2]==2'b10) begin

    69              1                       1962             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      3996     Count coming in to IF
    74              1                        891             if(OPMODE_R[3:2]==2'b00)begin

    77              1                       1141             else if (OPMODE_R[3:2]==2'b10) begin

    80              1                       1964             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                      4396     Count coming in to IF
    85              1                       1175             if(OPMODE_R[3:2]==2'b00)begin

    88              1                       1257             else if (OPMODE_R[3:2]==2'b10) begin

    91              1                       1964             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      3817     Count coming in to IF
    96              1                       1039             if(OPMODE_R[3:2]==2'b00)begin

    99              1                        930             else if (OPMODE_R[3:2]==2'b10) begin

    102             1                       1848             else begin

Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      16        16         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\DSP48E1_tb#DUT /genblk13/ALU_MODULE --

  File ALU.v
----------------Focused Condition View-------------------
Line       18 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       44 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       52 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        31         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk13/ALU_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
    1                                                module ALU (X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,COUT);

    2                                                parameter N=48;

    3                                                input signed [N-1:0] X_OUT,Y_OUT,Z_OUT;

    4                                                input CIN;

    5                                                input  [3:0]ALUMODE_R;

    6                                                input  [6:0]OPMODE_R;

    7                                                output reg signed [N-1:0] P_IN;

    8                                                output  reg  COUT;

    9                                                wire signed [N-1:0] CIN1;

    10              1                      18874     assign CIN1=CIN;

    11              1                      67012     always @(*) begin

    12                                               case(ALUMODE_R)

    13              1                       4752     4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;

    14              1                       5009     4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;

    15              1                       5396     4'b0010: {COUT,P_IN}=~(Z_OUT+X_OUT+Y_OUT+CIN1);

    16              1                       4559     4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);

    17                                               4'b0100: begin 

    18                                                        if(OPMODE_R[3:2]==2'b00)begin

    19              1                        924                 {COUT,P_IN}=X_OUT^Z_OUT;

    20                                               

    21                                                        end

    22                                                        else if (OPMODE_R[3:2]==2'b10) begin

    23              1                       1219                 {COUT,P_IN}=~(X_OUT^Z_OUT);

    24                                                        end

    25                                                        else begin

    26              1                       1899                 {COUT,P_IN}=0;

    27                                                        end

    28                                                        end   

    29                                               4'b0101:begin 

    30                                                       if(OPMODE_R[3:2]==2'b00)begin

    31              1                       1224                {COUT,P_IN}=~(X_OUT^Z_OUT);

    32                                                       end

    33                                                       else if (OPMODE_R[3:2]==2'b10) begin

    34              1                        926                {COUT,P_IN}=X_OUT^Z_OUT; 

    35                                                       end

    36                                                       else begin

    37              1                       1965                {COUT,P_IN}=0;

    38                                                       end

    39                                                       end      

    40                                               4'b0110:begin 

    41                                                       if(OPMODE_R[3:2]==2'b00)begin

    42              1                       1262                {COUT,P_IN}=~(X_OUT^Z_OUT);

    43                                                       end

    44                                                       else if (OPMODE_R[3:2]==2'b10) begin

    45              1                       1020                {COUT,P_IN}=X_OUT^Z_OUT; 

    46                                                       end

    47                                                       else begin

    48              1                       1821                {COUT,P_IN}=0;

    49                                                       end

    50                                                       end      

    51                                               4'b0111:begin 

    52                                                       if(OPMODE_R[3:2]==2'b00)begin

    53              1                       1103                {COUT,P_IN}=X_OUT^Z_OUT;

    54                                                       end

    55                                                       else if (OPMODE_R[3:2]==2'b10) begin

    56              1                       1327                {COUT,P_IN}=~(X_OUT^Z_OUT); 

    57                                                       end

    58                                                       else begin

    59              1                       1851                {COUT,P_IN}=0;

    60                                                       end

    61                                                       end      

    62                                               4'b1100:begin 

    63                                                       if(OPMODE_R[3:2]==2'b00)begin

    64              1                        867                {COUT,P_IN}=X_OUT & Z_OUT;

    65                                                       end

    66                                                       else if (OPMODE_R[3:2]==2'b10) begin

    67              1                        957                {COUT,P_IN}=X_OUT|Z_OUT; 

    68                                                       end

    69                                                       else begin

    70              1                       1962               {COUT,P_IN}=0;

    71                                                       end

    72                                                       end      

    73                                               4'b1101:begin 

    74                                                       if(OPMODE_R[3:2]==2'b00)begin

    75              1                        891                {COUT,P_IN}=X_OUT&(~Z_OUT);

    76                                                       end

    77                                                       else if (OPMODE_R[3:2]==2'b10) begin

    78              1                       1141                {COUT,P_IN}=X_OUT|(~Z_OUT); 

    79                                                       end

    80                                                       else begin

    81              1                       1964                {COUT,P_IN}=0;

    82                                                       end

    83                                                       end      

    84                                               4'b1110:begin

    85                                                       if(OPMODE_R[3:2]==2'b00)begin

    86              1                       1175                {COUT,P_IN}=~(X_OUT&Z_OUT);

    87                                                       end

    88                                                       else if (OPMODE_R[3:2]==2'b10) begin

    89              1                       1257               {COUT,P_IN}=~(X_OUT|Z_OUT); 

    90                                                       end

    91                                                       else begin

    92              1                       1964                {COUT,P_IN}=0;

    93                                                       end

    94                                                       end      

    95                                               4'b1111:begin 

    96                                                       if(OPMODE_R[3:2]==2'b00)begin

    97              1                       1039                {COUT,P_IN}=(~X_OUT)|Z_OUT;

    98                                                       end

    99                                                       else if (OPMODE_R[3:2]==2'b10) begin

    100             1                        930                {COUT,P_IN}=(~X_OUT)&Z_OUT; 

    101                                                      end

    102                                                      else begin

    103             1                       1848                {COUT,P_IN}=0;

    104                                                      end

    105                                                      end

    106             1                      14760             default : {COUT,P_IN}=0;            


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        410       410         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk13/ALU_MODULE --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    ALUMODE_R[0-3]           1           1      100.00 
                                               CIN           1           1      100.00 
                                           CIN1[0]           1           1      100.00 
                                     OPMODE_R[0-6]           1           1      100.00 
                                        P_IN[0-47]           1           1      100.00 
                                       X_OUT[0-47]           1           1      100.00 
                                       Y_OUT[0-47]           1           1      100.00 
                                       Z_OUT[0-47]           1           1      100.00 

Total Node Count     =        205 
Toggled Node Count   =        205 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (410 of 410 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk12/Multiplier_25_18
=== Design Unit: work.Partial_Product
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk12/Multiplier_25_18 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Partial_Product.v
    1                                                module Partial_Product #(

    2                                                    parameter A_WIDTH = 8,

    3                                                    parameter B_WIDTH = 8

    4                                                )(

    5                                                    input  [A_WIDTH-1:0] A,

    6                                                    input  [B_WIDTH-1:0] B,

    7                                                    output [A_WIDTH+B_WIDTH-1:0] P

    8                                                );

    9                                                    reg [A_WIDTH+B_WIDTH-1:0] P_ARR;

    10                                                   integer i;

    11              1                      39443         always @(*) begin

    12              1                      39443             P_ARR = 0;

    13              1                      39443             for (i = 0; i < B_WIDTH; i = i+1) begin

    13              2                     709974     
    14              1                     709974                 P_ARR = P_ARR + ( (A & {A_WIDTH{B[i]}}) << i );


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        322       258        64    80.12%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk12/Multiplier_25_18 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           A[0-24]           1           1      100.00 
                                           B[0-17]           1           1      100.00 
                                           P[0-42]           1           1      100.00 
                                       P_ARR[0-42]           1           1      100.00 
                                           i[0-31]           0           0        0.00 

Total Node Count     =        161 
Toggled Node Count   =        129 
Untoggled Node Count =         32 

Toggle Coverage      =      80.12% (258 of 322 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk11/SIGN_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk11/SIGN_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      19980     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      19978         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk11/SIGN_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      19980     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      19978         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk11/SIGN_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk10/COUT_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk10/COUT_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      23316     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      23314         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk10/COUT_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      23316     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      23314         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         8         6    57.14%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk10/COUT_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[3]           1           1      100.00 
                                            q[0-2]           0           0        0.00 
                                              q[3]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          7 
Toggled Node Count   =          4 
Untoggled Node Count =          3 

Toggle Coverage      =      57.14% (8 of 14 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk9/P_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk9/P_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      37364     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      37362         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk9/P_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      37364     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      37362         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        196       196         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk9/P_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-47]           1           1      100.00 
                                           q[0-47]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         98 
Toggled Node Count   =         98 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (196 of 196 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk8/M_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk8/M_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      56152     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      56150         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk8/M_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      56152     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      56150         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        176       176         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk8/M_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-42]           1           1      100.00 
                                           q[0-42]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         88 
Toggled Node Count   =         88 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (176 of 176 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk7/ROUND_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk7/ROUND_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      35857     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      35855         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk7/ROUND_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      35857     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      35855         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk7/ROUND_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk6/CARRYINSEL_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk6/CARRYINSEL_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      34312     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      34310         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk6/CARRYINSEL_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      34312     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      34310         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         16        16         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk6/CARRYINSEL_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                            d[0-2]           1           1      100.00 
                                            q[0-2]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          8 
Toggled Node Count   =          8 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (16 of 16 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk5/ALUMODE_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk5/ALUMODE_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      37568     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      37566         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk5/ALUMODE_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      37568     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      37566         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk5/ALUMODE_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                            d[0-3]           1           1      100.00 
                                            q[0-3]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk4/C_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk4/C_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40002     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk4/C_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40002     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        196       196         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk4/C_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-47]           1           1      100.00 
                                           q[0-47]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         98 
Toggled Node Count   =         98 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (196 of 196 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk3/CARRYIN_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk3/CARRYIN_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      19767     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      19765         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk3/CARRYIN_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      19767     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      19765         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk3/CARRYIN_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                              d[0]           1           1      100.00 
                                              q[0]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk2/OPMODE_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk2/OPMODE_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      39618     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      39616         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk2/OPMODE_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      39618     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      39616         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        32         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk2/OPMODE_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                            d[0-6]           1           1      100.00 
                                            q[0-6]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         16 
Toggled Node Count   =         16 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (32 of 32 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /genblk1/INMODE_REG
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /genblk1/INMODE_REG

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      38852     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      38850         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /genblk1/INMODE_REG --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      38852     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      38850         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         24        24         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /genblk1/INMODE_REG --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                            d[0-4]           1           1      100.00 
                                            q[0-4]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         12 
Toggled Node Count   =         12 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (24 of 24 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B1
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40002     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40002     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-17]           1           1      100.00 
                                           q[0-17]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B2
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40003     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40001         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40003     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40001         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module/genblk1/B2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-17]           1           1      100.00 
                                           q[0-17]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_B_Module
=== Design Unit: work.Dual_B_Register
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_B_Register.v
------------------------------------IF Branch------------------------------------
    12                                     40004     Count coming in to IF
    12              1                      19986     assign B_MULT = (INMODE_4)? B1_R : X_MUX_B;

    12              2                      20018     assign B_MULT = (INMODE_4)? B1_R : X_MUX_B;

Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_B_Register.v
    1                                                module Dual_B_Register (B,BCIN,INMODE_4,BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);

    2                                                parameter  BREG      = 2; // (0,1,2) Num of B input pipeline regs

    3                                                parameter  B_INPUT   = "DIRECT";  // "DIRECT" or "CASCADE"

    4                                                parameter  BCASCREG  = 2; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG

    5                                                input  signed[17:0] B,BCIN;

    6                                                input INMODE_4,CLK,CEB1,CEB2,RSTB;

    7                                                output signed [17:0] BCOUT,B_MULT,X_MUX_B;

    8                                                wire   signed [17:0] B1_IN ;

    9                                                wire   signed [17:0] B1_R,B2_R;

    10                                               assign B1_IN  = (B_INPUT=="DIRECT")?B:BCIN;

    11                                               assign X_MUX_B  = B2_R;

    12              1                      40005     assign B_MULT = (INMODE_4)? B1_R : X_MUX_B;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        294       294         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_B_Module --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           B[0-17]           1           1      100.00 
                                       B1_IN[0-17]           1           1      100.00 
                                        B1_R[0-17]           1           1      100.00 
                                        B2_R[0-17]           1           1      100.00 
                                        BCIN[0-17]           1           1      100.00 
                                       BCOUT[0-17]           1           1      100.00 
                                      B_MULT[0-17]           1           1      100.00 
                                               CLK           1           1      100.00 
                                          INMODE_4           1           1      100.00 
                                              RSTB           1           1      100.00 
                                     X_MUX_B[0-17]           1           1      100.00 

Total Node Count     =        147 
Toggled Node Count   =        147 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (294 of 294 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk2/AD
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk2/AD

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      54593     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      54591         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk2/AD --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      54593     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      54591         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        104       104         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk2/AD --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-24]           1           1      100.00 
                                           q[0-24]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         52 
Toggled Node Count   =         52 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (104 of 104 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk1/D1
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk1/D1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40002     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk1/D1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40002     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        104       104         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk2/genblk1/D1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-24]           1           1      100.00 
                                           q[0-24]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         52 
Toggled Node Count   =         52 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (104 of 104 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A1
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40002     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40002     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40000         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        124       124         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-29]           1           1      100.00 
                                           q[0-29]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (124 of 124 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A2
=== Design Unit: work.D_REG
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
------------------------------------IF Branch------------------------------------
    7                                      40003     Count coming in to IF
    7               1                          2         if(rst) q<=0;

    8               1                      40001         else if(enable) q<= d;

                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG.v
    1                                                module D_REG(d,rst,clk,q,enable);

    2                                                parameter N=1; 

    3                                                input [N-1:0] d;

    4                                                input rst,clk,enable;

    5                                                output reg [N-1:0] q;

    6               1                      40003     always @(posedge clk) begin

    7               1                          2         if(rst) q<=0;

    8               1                      40001         else if(enable) q<= d;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        124       124         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module/genblk1/A2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                           d[0-29]           1           1      100.00 
                                           q[0-29]           1           1      100.00 
                                               rst           1           1      100.00 

Total Node Count     =         62 
Toggled Node Count   =         62 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (124 of 124 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module
=== Design Unit: work.Dual_A_D_PRE_Adder
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_A_D_PRE_Adder.v
------------------------------------IF Branch------------------------------------
    22                                     49998     Count coming in to IF
    22              1                      25068     assign A_MUX_OUT1  = (INMODE_0TO3[0])? A1_R[24:0] : X_MUX_A[24:0]; 

    22              2                      24930     assign A_MUX_OUT1  = (INMODE_0TO3[0])? A1_R[24:0] : X_MUX_A[24:0]; 

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     45081     Count coming in to IF
    50              1                      22754     assign PRE_Adder_OUT = (INMODE_0TO3[3])? D_OUT-A_MUX_OUT2 : D_OUT+A_MUX_OUT2;

    50              2                      22327     assign PRE_Adder_OUT = (INMODE_0TO3[3])? D_OUT-A_MUX_OUT2 : D_OUT+A_MUX_OUT2;

Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_A_D_PRE_Adder.v
    1                                                module Dual_A_D_PRE_Adder (A,ACIN,D,INMODE_0TO3,CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);

    2                                                parameter  A_INPUT    = "DIRECT";  // "DIRECT" or "CASCADE"

    3                                                parameter  AREG       = 2; // (0,1,2) Num of A input pipeline regs

    4                                                parameter  ACASCREG   = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG

    5                                                parameter  ADREG      = 1; // (0,1) Num of AD pipeline regs

    6                                                parameter  DREG       = 1; // (0,1) Num of D input pipeline regs

    7                                                parameter  USE_DPORT  = "TRUE";   // "TRUE" or "FALSE" (enable pre-adder D port)

    8                                                input signed [29:0] A,ACIN ;

    9                                                input signed [24:0] D;

    10                                               input [3:0] INMODE_0TO3;

    11                                               input CEA1,CEA2,RSTA,CED,CEAD,RSTD,CLK;

    12                                               output signed [29:0] ACOUT,X_MUX_A;

    13                                               output signed [24:0] A_MULT;

    14                                               wire   signed [29:0] A1_IN ;

    15                                               wire   signed [29:0] A1_R,A2_R;

    16                                               wire   signed [24:0] A_MUX_OUT1,A_MUX_OUT2,D_R,PRE_Adder_OUT,AD_R,D_OUT;

    17                                               

    18                                               ////////////////////////// Fixed Part ///////////////////////////////////

    19                                               assign A1_IN   = (A_INPUT=="DIRECT")?A:ACIN;  

    20                                               assign X_MUX_A = A2_R; 

    21                                               assign ACOUT   = (ACASCREG==2)?A2_R:(ACASCREG==1)?A1_R:A1_IN; 

    22              1                      50001     assign A_MUX_OUT1  = (INMODE_0TO3[0])? A1_R[24:0] : X_MUX_A[24:0]; 

    23              1                      29964     assign A_MUX_OUT2  = A_MUX_OUT1 & {25{~INMODE_0TO3[1]}};

    24                                               assign A_MULT = (USE_DPORT=="FALSE")? A_MUX_OUT2 : AD_R;

    25                                               //////////////////////////////////////////////////////////////////////////

    26                                               generate

    27                                               if(AREG==2) begin

    28                                               D_REG #(.N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);

    29                                               D_REG #(.N(30)) A2(A1_R,RSTA,CLK,A2_R,CEA2); 

    30                                               end

    31                                               else if (AREG==1) begin

    32                                               D_REG #(.N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);

    33                                               assign A2_R=A1_R;    

    34                                               end 

    35                                               else begin

    36                                               assign A1_R=A1_IN;

    37                                               assign A2_R=A1_R;    

    38                                               end  

    39                                               endgenerate 

    40                                               generate

    41                                               if(USE_DPORT=="TRUE") begin  

    42                                               /////////////////////////////

    43                                                if(DREG) D_REG #(.N(25)) D1(D,RSTD,CLK,D_R,CED);

    44                                                else    assign D_R=D;

    45                                               /////////////////////////////

    46                                                if (ADREG) D_REG #(.N(25)) AD(PRE_Adder_OUT,RSTD,CLK,AD_R,CEAD); 

    47                                                else assign AD_R=PRE_Adder_OUT;

    48                                               /////////////////////////////

    49              1                      29981     assign D_OUT = D_R & {25{INMODE_0TO3[2]}};

    50              1                      45084     assign PRE_Adder_OUT = (INMODE_0TO3[3])? D_OUT-A_MUX_OUT2 : D_OUT+A_MUX_OUT2;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        834       834         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Dual_A_D_PRE_Adder_Module --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           A[0-29]           1           1      100.00 
                                       A1_IN[0-29]           1           1      100.00 
                                        A1_R[0-29]           1           1      100.00 
                                        A2_R[0-29]           1           1      100.00 
                                        ACIN[0-29]           1           1      100.00 
                                       ACOUT[0-29]           1           1      100.00 
                                        AD_R[0-24]           1           1      100.00 
                                      A_MULT[0-24]           1           1      100.00 
                                  A_MUX_OUT1[0-24]           1           1      100.00 
                                  A_MUX_OUT2[0-24]           1           1      100.00 
                                               CLK           1           1      100.00 
                                           D[0-24]           1           1      100.00 
                                       D_OUT[0-24]           1           1      100.00 
                                         D_R[0-24]           1           1      100.00 
                                  INMODE_0TO3[0-3]           1           1      100.00 
                               PRE_Adder_OUT[0-24]           1           1      100.00 
                                              RSTA           1           1      100.00 
                                              RSTD           1           1      100.00 
                                     X_MUX_A[0-29]           1           1      100.00 

Total Node Count     =        417 
Toggled Node Count   =        417 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (834 of 834 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /X_MUX
=== Design Unit: work.MUX4_1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /X_MUX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX4_1.v
------------------------------------CASE Branch------------------------------------
    7                                      50318     Count coming in to CASE
    8               1                      11699         2'b00:out=in0;

    9               1                      11420         2'b01:out=in1;

    10              1                      13801         2'b10:out=in2;

    11              1                      13397         2'b11:out=in3;

                                               1     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /X_MUX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX4_1.v
    1                                                module MUX4_1 (in0,in1,in2,in3,sel,out);

    2                                                parameter N=48;

    3                                                input [N-1:0] in0,in1,in2,in3 ;

    4                                                input [1:0]sel;

    5                                                output reg [N-1:0] out ;

    6               1                      50318     always @(*) begin

    7                                                    case (sel)

    8               1                      11699         2'b00:out=in0;

    9               1                      11420         2'b01:out=in1;

    10              1                      13801         2'b10:out=in2;

    11              1                      13397         2'b11:out=in3;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        292       292         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /X_MUX --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         in1[0-47]           1           1      100.00 
                                         in3[0-17]           1           1      100.00 
                                        in3[18-47]           1           1      100.00 
                                         out[0-47]           1           1      100.00 
                                          sel[0-1]           1           1      100.00 

Total Node Count     =        146 
Toggled Node Count   =        146 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (292 of 292 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Y_MUX
=== Design Unit: work.MUX4_1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Y_MUX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX4_1.v
------------------------------------CASE Branch------------------------------------
    7                                      29101     Count coming in to CASE
    8               1                       7249         2'b00:out=in0;

    9               1                       7101         2'b01:out=in1;

    10              1                       7295         2'b10:out=in2;

    11              1                       7455         2'b11:out=in3;

                                               1     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Y_MUX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX4_1.v
    1                                                module MUX4_1 (in0,in1,in2,in3,sel,out);

    2                                                parameter N=48;

    3                                                input [N-1:0] in0,in1,in2,in3 ;

    4                                                input [1:0]sel;

    5                                                output reg [N-1:0] out ;

    6               1                      29101     always @(*) begin

    7                                                    case (sel)

    8               1                       7249         2'b00:out=in0;

    9               1                       7101         2'b01:out=in1;

    10              1                       7295         2'b10:out=in2;

    11              1                       7455         2'b11:out=in3;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        292       292         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Y_MUX --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         in1[0-47]           1           1      100.00 
                                         in3[0-47]           1           1      100.00 
                                         out[0-47]           1           1      100.00 
                                          sel[0-1]           1           1      100.00 

Total Node Count     =        146 
Toggled Node Count   =        146 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (292 of 292 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /Z_MUX
=== Design Unit: work.MUX8_1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /Z_MUX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX8_1.v
------------------------------------CASE Branch------------------------------------
    7                                      61371     Count coming in to CASE
    8               1                       8392     0:out=in0;

    9               1                       8754     1:out=in1;

    10              1                       9071     2:out=in2;

    11              1                       8988     3:out=in3;

    12              1                       8315     4:out=in4;

    13              1                       8510     5:out=in5;

                                               1     All False Count
Branch totals: 7 hits of 7 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /Z_MUX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX8_1.v
    1                                                module MUX8_1 (in0,in1,in2,in3,in4,in5,in6,in7,sel,out);

    2                                                parameter N=1;

    3                                                input [N-1:0] in0,in1,in2,in3,in4,in5,in6,in7;

    4                                                input [2:0] sel;

    5                                                output reg [N-1:0] out;

    6               1                      61371     always @(*) begin

    7                                                case (sel)  

    8               1                       8392     0:out=in0;

    9               1                       8754     1:out=in1;

    10              1                       9071     2:out=in2;

    11              1                       8988     3:out=in3;

    12              1                       8315     4:out=in4;

    13              1                       8510     5:out=in5;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        870       678       192    77.93%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /Z_MUX --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         in0[0-47]           0           0        0.00 
                                         in1[0-47]           1           1      100.00 
                                         in2[0-47]           1           1      100.00 
                                         in3[0-47]           1           1      100.00 
                                         in4[0-47]           1           1      100.00 
                                         in5[0-47]           1           1      100.00 
                                         in6[0-47]           1           1      100.00 
                                         in7[0-47]           0           0        0.00 
                                         out[0-47]           1           1      100.00 
                                          sel[0-2]           1           1      100.00 

Total Node Count     =        435 
Toggled Node Count   =        339 
Untoggled Node Count =         96 

Toggle Coverage      =      77.93% (678 of 870 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT /CIN_MUX
=== Design Unit: work.MUX8_1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT /CIN_MUX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX8_1.v
------------------------------------CASE Branch------------------------------------
    7                                      60721     Count coming in to CASE
    8               1                       8859     0:out=in0;

    9               1                       8909     1:out=in1;

    10              1                       8768     2:out=in2;

    11              1                       8694     3:out=in3;

    12              1                       8467     4:out=in4;

    13              1                       8745     5:out=in5;

                                         ***0***     All False Count
Branch totals: 6 hits of 7 branches = 85.71%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT /CIN_MUX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MUX8_1.v
    1                                                module MUX8_1 (in0,in1,in2,in3,in4,in5,in6,in7,sel,out);

    2                                                parameter N=1;

    3                                                input [N-1:0] in0,in1,in2,in3,in4,in5,in6,in7;

    4                                                input [2:0] sel;

    5                                                output reg [N-1:0] out;

    6               1                      60721     always @(*) begin

    7                                                case (sel)  

    8               1                       8859     0:out=in0;

    9               1                       8909     1:out=in1;

    10              1                       8768     2:out=in2;

    11              1                       8694     3:out=in3;

    12              1                       8467     4:out=in4;

    13              1                       8745     5:out=in5;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         24        24         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT /CIN_MUX --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            in0[0]           1           1      100.00 
                                            in1[0]           1           1      100.00 
                                            in2[0]           1           1      100.00 
                                            in3[0]           1           1      100.00 
                                            in4[0]           1           1      100.00 
                                            in5[0]           1           1      100.00 
                                            in6[0]           1           1      100.00 
                                            in7[0]           1           1      100.00 
                                            out[0]           1           1      100.00 
                                          sel[0-2]           1           1      100.00 

Total Node Count     =         12 
Toggled Node Count   =         12 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (24 of 24 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT 
=== Design Unit: work.DSP48E1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DSP48E1.v
------------------------------------IF Branch------------------------------------
    146                                    51219     Count coming in to IF
    146             1                      12794     MUX4_1 #(.N(48)) X_MUX({48{1'b0}},(OPMODE_R[3:2]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,(PREG)?P:0,{X_MUX_A,X_MUX_B},OPMODE_R[1:0],X_OUT);

    146             2                      38425     MUX4_1 #(.N(48)) X_MUX({48{1'b0}},(OPMODE_R[3:2]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,(PREG)?P:0,{X_MUX_A,X_MUX_B},OPMODE_R[1:0],X_OUT);

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                    51307     Count coming in to IF
    148             1                      12893     MUX4_1 #(.N(48)) Y_MUX({48{1'b0}},(OPMODE_R[1:0]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,{48{1'b1}},C_R,OPMODE_R[3:2],Y_OUT);

    148             2                      38414     MUX4_1 #(.N(48)) Y_MUX({48{1'b0}},(OPMODE_R[1:0]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,{48{1'b1}},C_R,OPMODE_R[3:2],Y_OUT);

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    150                                    40483     Count coming in to IF
    150             1                       2629     MUX8_1 #(.N(48)) Z_MUX({48{1'b0}},PCIN,(PREG)?P:0,C_R,(PREG & OPMODE_R[3:0]==4'b1000)?P:0,(PCIN >>> 17),(P >>> 17),{48{1'b0}},OPMODE_R[6:4],Z_OUT);

    150             2                      37854     MUX8_1 #(.N(48)) Z_MUX({48{1'b0}},PCIN,(PREG)?P:0,C_R,(PREG & OPMODE_R[3:0]==4'b1000)?P:0,(PCIN >>> 17),(P >>> 17),{48{1'b0}},OPMODE_R[6:4],Z_OUT);

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                    35615     Count coming in to IF
    207             1                        100          if(PATTERNDETECT) P_OUT=0;

    208             1                      35515          else P_OUT=P_IN;

Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\DSP48E1_tb#DUT  --

  File DSP48E1.v
----------------Focused Condition View-------------------
Line       146 Item    1  (OPMODE_R[3:2] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 1)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       148 Item    1  (OPMODE_R[1:0] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[1:0] == 1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[1:0] == 1)_0  -                             
  Row   2:          1  (OPMODE_R[1:0] == 1)_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     10        10         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\DSP48E1_tb#DUT  --

  File DSP48E1.v
-----------Focused Expression View (Bimodal)------------
Line       88 Item    1  (A_MULT[24] ~^ B_MULT[17])
Expression totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    A_MULT[24]         Y
    B_MULT[17]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  A_MULT[24]_0          -                                  
 Row   2:           1           0  A_MULT[24]_1          -                                  
 Row   3:           1           1  B_MULT[17]_0          -                                  
 Row   4:           0           1  B_MULT[17]_1          -                                  

-----------Focused Expression View (Bimodal)------------
Line       112 Item    1  (A_MULT[24] ~^ B_MULT[17])
Expression totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    A_MULT[24]         Y
    B_MULT[17]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  A_MULT[24]_0          -                                  
 Row   2:           1           0  A_MULT[24]_1          -                                  
 Row   3:           1           1  B_MULT[17]_0          -                                  
 Row   4:           0           1  B_MULT[17]_1          -                                  

----------------Focused Expression View-----------------
Line       198 Item    1  ((PATTERNDETECT ~| PATTERNBDETECT) & PATTERNDETECTPAST)
Expression totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
      PATTERNDETECT         Y
     PATTERNBDETECT         Y
  PATTERNDETECTPAST         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PATTERNDETECT_0       (PATTERNDETECTPAST && ~PATTERNBDETECT)
  Row   2:          1  PATTERNDETECT_1       (PATTERNDETECTPAST && ~PATTERNBDETECT)
  Row   3:          1  PATTERNBDETECT_0      (PATTERNDETECTPAST && ~PATTERNDETECT)
  Row   4:          1  PATTERNBDETECT_1      (PATTERNDETECTPAST && ~PATTERNDETECT)
  Row   5:          1  PATTERNDETECTPAST_0   (PATTERNDETECT ~| PATTERNBDETECT)
  Row   6:          1  PATTERNDETECTPAST_1   (PATTERNDETECT ~| PATTERNBDETECT)

----------------Focused Expression View-----------------
Line       199 Item    1  ((PATTERNDETECT ~| PATTERNBDETECT) & PATTERNBDETECTPAST)
Expression totals: 3 of 3 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
       PATTERNDETECT         Y
      PATTERNBDETECT         Y
  PATTERNBDETECTPAST         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PATTERNDETECT_0       (PATTERNBDETECTPAST && ~PATTERNBDETECT)
  Row   2:          1  PATTERNDETECT_1       (PATTERNBDETECTPAST && ~PATTERNBDETECT)
  Row   3:          1  PATTERNBDETECT_0      (PATTERNBDETECTPAST && ~PATTERNDETECT)
  Row   4:          1  PATTERNBDETECT_1      (PATTERNBDETECTPAST && ~PATTERNDETECT)
  Row   5:          1  PATTERNBDETECTPAST_0  (PATTERNDETECT ~| PATTERNBDETECT)
  Row   6:          1  PATTERNBDETECTPAST_1  (PATTERNDETECT ~| PATTERNBDETECT)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DSP48E1.v
    1                                                module DSP48E1 (A,B,C,D,OPMODE,ALUMODE,CARRYIN,CARRYINSEL,INMODE,CEA1,CEA2,CEB1,CEB2,CEC,CED,CEM,CEP,CEAD

    2                                                ,CEALUMODE,CECTRL,CECARRYIN,CEINMODE,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCTRL,RSTALLCARRYIN,RSTALUMODE,RSTINMODE

    3                                                ,CLK,ACIN,BCIN,PCIN,CARRYCASCIN,MULTISIGNIN,ACOUT,BCOUT,PCOUT,P,CARRYOUT,CARRYCASCOUT,MULTISIGNOUT

    4                                                ,PATTERNDETECT,PATTERNBDETECT,OVERFLOW,UNDERFLOW);

    5                                                // ===== Pipeline / Register Control =====

    6                                                parameter  ACASCREG      = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG

    7                                                parameter  ADREG         = 1; // (0,1) Num of AD pipeline regs

    8                                                parameter  ALUMODEREG    = 1; // (0,1) Num of ALUMODE pipeline regs

    9                                                parameter  AREG          = 2; // (0,1,2) Num of A input pipeline regs

    10                                               parameter  BCASCREG      = 1; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG

    11                                               parameter  BREG          = 2; // (0,1,2) Num of B input pipeline regs

    12                                               parameter  CARRYINREG    = 1; // (0,1) Num of CARRYIN pipeline regs

    13                                               parameter  CARRYINSELREG = 1; // (0,1) Num of CARRYINSEL pipeline regs

    14                                               parameter  CREG          = 1; // (0,1) Num of C input pipeline regs

    15                                               parameter  DREG          = 1; // (0,1) Num of D input pipeline regs

    16                                               parameter  INMODEREG     = 1; // (0,1) Num of INMODE pipeline regs

    17                                               parameter  MREG          = 1; // (0,1) Num of multiplier (M) pipeline regs

    18                                               parameter  OPMODEREG     = 1; // (0,1) Num of OPMODE pipeline regs

    19                                               parameter  PREG          = 1; // (0,1) Num of P output pipeline regs (also affects CARRYOUT, PATTERNDETECT, etc.)

    20                                               // ===== Input Selection =====

    21                                               parameter  A_INPUT        = "DIRECT";  // "DIRECT" or "CASCADE"

    22                                               parameter  B_INPUT        = "DIRECT";  // "DIRECT" or "CASCADE"

    23                                               // ===== D-Port / Multiplier / SIMD =====

    24                                               parameter  USE_DPORT      = "TRUE";   // "TRUE" or "FALSE" (enable pre-adder D port)

    25                                               parameter  USE_MULT       = "MULTIPLY";// "NONE", "MULTIPLY", "DYNAMIC"

    26                                               parameter  USE_SIMD       = "ONE48";   // "ONE48", "TWO24", "FOUR12"

    27                                               // ===== Pattern Detector =====

    28                                               parameter  AUTORESET_PATDET = "RESET_MATCH";  // "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH"

    29                                               parameter  [47:0] MASK             = 48'hFFFFFFFFF000; // 48-bit mask (1=ignore bit, 0=compare bit)

    30                                               parameter  [47:0] PATTERN          = 48'h000000000740; // 48-bit pattern for detect

    31                                               parameter  SEL_MASK         = "MASK";          // "MASK", "C", "ROUNDING_MODE1", "ROUNDING_MODE2"

    32                                               parameter  SEL_PATTERN      = "PATTERN";       // "PATTERN" or "C"

    33                                               parameter  USE_PATTERN_DETECT = "PATDET";   // "NO_PATDET" or "PATDET"

    34                                               input signed [29:0] A;                // 30-bit input

    35                                               input signed [17:0] B;                // 18-bit input

    36                                               input signed [47:0] C;                // 48-bit input

    37                                               input signed [24:0] D;                // 25-bit input

    38                                               input   [6:0] OPMODE;           // 7-bit operation mode

    39                                               input   [3:0] ALUMODE;          // 4-bit ALU mode

    40                                               input         CARRYIN;          // 1-bit carry-in

    41                                               input   [2:0] CARRYINSEL;       // 3-bit carry-in select

    42                                               input   [4:0] INMODE;           // 5-bit input mode

    43                                               // Clock Enables

    44                                               input CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP;

    45                                               input CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE;

    46                                               // Resets

    47                                               input RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;

    48                                               input RSTCTRL, RSTALLCARRYIN, RSTALUMODE, RSTINMODE;

    49                                               // Clock

    50                                               input CLK;

    51                                               // Cascade Inputs

    52                                               input signed [29:0] ACIN;              // 30-bit A cascade in

    53                                               input signed [17:0] BCIN;              // 18-bit B cascade in

    54                                               input signed [47:0] PCIN;              // 48-bit P cascade in

    55                                               input        CARRYCASCIN;       // Carry cascade in

    56                                               input        MULTISIGNIN;       // Multiplier sign cascade in

    57                                               // ===== Outputs =====

    58                                               output signed [29:0] ACOUT;            // 30-bit A cascade out

    59                                               output signed [17:0] BCOUT;            // 18-bit B cascade out

    60                                               output signed [47:0] PCOUT;            // 48-bit P cascade out

    61                                               output signed [47:0] P;                // 48-bit result

    62                                               output  [3:0] CARRYOUT;         // 4-bit carry-out bus

    63                                               output        CARRYCASCOUT;     // Carry cascade out

    64                                               output        MULTISIGNOUT;     // Multiplier sign cascade out

    65                                               // Status Outputs

    66                                               output PATTERNDETECT;           // Pattern detect

    67                                               output PATTERNBDETECT;          // Pattern bar detect

    68                                               output OVERFLOW;                // Overflow detect

    69                                               output UNDERFLOW;               // Underflow detect 

    70                                               // Internal Wires

    71                                               wire [2:0] CARRYINSEL_R;

    72                                               wire [4:0] INMODE_R;            // INMODE OUT OF REG

    73                                               wire [6:0] OPMODE_R;            // OPMODE OUT OF REG

    74                                               wire signed [17:0] B_MULT,X_MUX_B; // OUT FROM DUAL B REG BLOCK

    75                                               wire CARRYIN_R,CIN;                 // CARRYIN OUT OF REG 

    76                                               wire signed [47:0] C_R;         // C OUT OF REG

    77                                               wire [3:0] ALUMODE_R,CARRYOUT_IN;           // ALUMODE OUT OF REG

    78                                               wire signed [24:0] A_MULT;      // OUT FROM DUAL A,D,PRE_ADDER MODULE

    79                                               wire signed [29:0] X_MUX_A;     // OUT FROM DUAL A,D,PRE_ADDER MODULE

    80                                               wire signed [42:0] MULT_OUT,MULT_OUT_R,raw_mult;

    81                                               wire signed  [47:0] X_OUT,Y_OUT,Z_OUT,P_IN;

    82                                               wire AB_ROUND,AB_ROUND_R,MULTISIGNOUT_IN;

    83                                               wire [47:0] Final_MASK;

    84                                               wire signed [47:0] FINAL_PATTERN;

    85                                               wire PD,PBD,PATTERNBDETECTPAST,PATTERNDETECTPAST;

    86                                               reg signed [47:0] P_OUT; //// for AUTO RESET LOGIC 

    87                                               ///// connected wires 

    88              1                      25139     assign AB_ROUND=~(A_MULT[24]^B_MULT[17]);

    89                                               assign PCOUT=P;

    90                                               assign MULTISIGNOUT_IN=MULTISIGNIN;  /// ignire becuase we use Only one Slice

    91                                               assign CARRYCASCOUT=CARRYOUT[3];

    92                                               generate

    93                                                   //// Optional Pipeline For INMODE BUS

    94                                                   if(INMODEREG) D_REG #(.N(5)) INMODE_REG(INMODE,RSTINMODE,CLK,INMODE_R,CEINMODE);

    95                                                   else  assign INMODE_R=INMODE;

    96                                                   //// Optional Pipeline For OPMODE BUS

    97                                                   if(OPMODEREG) D_REG #(.N(7)) OPMODE_REG(OPMODE,RSTCTRL,CLK,OPMODE_R,CECTRL);

    98                                                   else  assign OPMODE_R=OPMODE;

    99                                                   //// Optional Pipeline For CARRYIN WIRE

    100                                                  if (CARRYINREG) D_REG #(.N(1)) CARRYIN_REG(CARRYIN,RSTALLCARRYIN,CLK,CARRYIN_R,CECARRYIN);

    101                                                  else assign CARRYIN_R=CARRYIN;

    102                                                  //// Optional Pipeline For C BUS

    103                                                  if (CREG) D_REG #(.N(48)) C_REG(C,RSTC,CLK,C_R,CEC);

    104                                                  else assign C_R=C;

    105                                                  //// Optional Pipeline For ALUMODE BUS

    106                                                  if (ALUMODEREG) D_REG #(.N(4)) ALUMODE_REG(ALUMODE,RSTALUMODE,CLK,ALUMODE_R,CEALUMODE);

    107                                                  else assign ALUMODE_R=ALUMODE;

    108                                                  //// Optional Pipeline For CARRYINSEL BUS

    109                                                  if(CARRYINSELREG) D_REG #(.N(3)) CARRYINSEL_REG(CARRYINSEL,RSTCTRL,CLK,CARRYINSEL_R,CECTRL);

    110                                                  else assign CARRYINSEL_R=CARRYINSEL;

    111                                                  //// optional pipeline for A[24] XOR B[17] WIRE

    112                                                  if(MREG) D_REG #(.N(1)) ROUND_REG (~(A_MULT[24]^B_MULT[17]),RSTALLCARRYIN,CLK,AB_ROUND_R,CEM);

    113                                                  else assign AB_ROUND_R=AB_ROUND;

    114                                                  //// optional pipeline for MUltiply Output Bus 

    115                                                  if(MREG) D_REG #(.N(43)) M_REG (MULT_OUT,RSTM,CLK,MULT_OUT_R,CEM);

    116                                                  else assign MULT_OUT_R=MULT_OUT;

    117                                                  //// optional pipeline for output P Bus

    118                                                  if(PREG) D_REG #(.N(48)) P_REG (P_OUT,RSTP,CLK,P,CEP); 

    119                                                  else assign P=P_OUT; 

    120                                                  //// optional pipeline for Carry out Bus 

    121                                                  if(PREG) D_REG #(.N(4)) COUT_REG (CARRYOUT_IN,RSTP,CLK,CARRYOUT,CEP);

    122                                                  else assign CARRYOUT=CARRYOUT_IN;

    123                                                  //// optional pipeline for MULTISIGN OUT Wire 

    124                                                  if(PREG) D_REG #(.N(1)) SIGN_REG (MULTISIGNOUT_IN,RSTP,CLK,MULTISIGNOUT,CEP);

    125                                                  else assign MULTISIGNOUT=MULTISIGNOUT_IN; 

    126                                              endgenerate

    127                                              Dual_B_Register #(.BREG(BREG),.B_INPUT(B_INPUT),.BCASCREG(BCASCREG)) 

    128                                                        Dual_B_Module(B,BCIN,INMODE_R[4],BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);

    129                                              Dual_A_D_PRE_Adder #(.AREG(AREG),.ACASCREG(ACASCREG),.DREG(DREG),.ADREG(ADREG),.A_INPUT(A_INPUT),.USE_DPORT(USE_DPORT)) 

    130                                                        Dual_A_D_PRE_Adder_Module(A,ACIN,D,INMODE[3:0],CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);

    131                                              

    132                                              /////////////////// MULT 25*18/////////////////////////

    133                                              generate 

    134                                              if(USE_MULT=="MULTIPLY") begin

    135                                                Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,MULT_OUT);    

    136                                              end

    137                                              else if (USE_MULT=="DYNAMIC") begin

    138                                                Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,raw_mult);

    139                                                assign MULT_OUT=(OPMODE_R[3:0]==4'b0101)? raw_mult : 0;     

    140                                              end

    141                                              else if (USE_MULT=="NONE") begin

    142                                                assign MULT_OUT=0;

    143                                              end

    144                                              endgenerate

    145                                              //////////////// X MUX /////////////////////////////////////////

    146                                              MUX4_1 #(.N(48)) X_MUX({48{1'b0}},(OPMODE_R[3:2]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,(PREG)?P:0,{X_MUX_A,X_MUX_B},OPMODE_R[1:0],X_OUT);

    147                                              /////////////// Y MUX //////////////////////////////////////////

    148                                              MUX4_1 #(.N(48)) Y_MUX({48{1'b0}},(OPMODE_R[1:0]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R}:0,{48{1'b1}},C_R,OPMODE_R[3:2],Y_OUT);

    149                                              //////////////// Z MUX ////////////////////////////////////////

    150                                              MUX8_1 #(.N(48)) Z_MUX({48{1'b0}},PCIN,(PREG)?P:0,C_R,(PREG & OPMODE_R[3:0]==4'b1000)?P:0,(PCIN >>> 17),(P >>> 17),{48{1'b0}},OPMODE_R[6:4],Z_OUT);

    151                                              //////////////// CIN MUX ////////////////////////////////////

    152                                              MUX8_1 #(.N(1)) CIN_MUX(CARRYIN_R,~PCIN[47],CARRYCASCIN,PCIN[47],CARRYCASCOUT,~P[47],AB_ROUND_R,P[47],CARRYINSEL_R,CIN);

    153                                              ////////////// ALU ///////////////////////////////////////

    154                                              generate

    155                                              if(USE_SIMD=="ONE48") begin

    156                                              ALU #(.N(48)) ALU_MODULE(X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,CARRYOUT_IN[3]);

    157                                              assign CARRYOUT_IN[2:0]=0;

    158                                              end

    159                                              else if (USE_SIMD=="TWO24") begin

    160                                              ALU #(.N(24)) ALU1_MODULE(X_OUT[23:0],Y_OUT[23:0],Z_OUT[23:0],CIN,ALUMODE_R,OPMODE_R,P_IN[23:0],CARRYOUT_IN[1]);

    161                                              ALU #(.N(24)) ALU2_MODULE(X_OUT[47:24],Y_OUT[47:24],Z_OUT[47:24],0,ALUMODE_R,OPMODE_R,P_IN[47:24],CARRYOUT_IN[3]);

    162                                              assign CARRYOUT_IN[0]=0;

    163                                              assign CARRYOUT_IN[2]=0;   

    164                                              end

    165                                              else if(USE_SIMD=="FOUR12") begin

    166                                              ALU #(.N(12)) ALU1_MODULE(X_OUT[11:0],Y_OUT[11:0],Z_OUT[11:0],CIN,ALUMODE_R,OPMODE_R,P_IN[11:0],CARRYOUT_IN[0]);

    167                                              ALU #(.N(12)) ALU2_MODULE(X_OUT[23:12],Y_OUT[23:12],Z_OUT[23:12],0,ALUMODE_R,OPMODE_R,P_IN[23:12],CARRYOUT_IN[1]); 

    168                                              ALU #(.N(12)) ALU3_MODULE(X_OUT[35:24],Y_OUT[35:24],Z_OUT[35:24],0,ALUMODE_R,OPMODE_R,P_IN[35:24],CARRYOUT_IN[2]);

    169                                              ALU #(.N(12)) ALU4_MODULE(X_OUT[47:36],Y_OUT[47:36],Z_OUT[47:36],0,ALUMODE_R,OPMODE_R,P_IN[47:36],CARRYOUT_IN[3]);   

    170                                              end

    171                                              endgenerate

    172                                              /////////// pattern detection part//////////////////

    173                                              genvar i;

    174                                              generate

    175                                              if(USE_PATTERN_DETECT=="PATDET")begin 

    176                                              assign Final_MASK=(SEL_MASK=="MASK")? MASK 

    177                                                               :(SEL_MASK=="C")?C_R

    178                                                               :(SEL_MASK=="ROUNDING_MODE1")?(~C_R)<<1

    179                                                               :(SEL_MASK=="ROUNDING_MODE2")?(~C_R)<<2

    180                                                               :0;

    181                                              assign FINAL_PATTERN=(SEL_PATTERN=="PATTERN")?PATTERN

    182                                                                  :(SEL_PATTERN=="C")?C_R:0;

    183                                              ///////////////// Mask Comparing Module ///////////

    184                                              Mask_Compare COMPARE_MODULE(P,FINAL_PATTERN,Final_MASK,PD,PBD);

    185                                              ///////////////// Pipeline to detection Flags /////////////////

    186                                              if(PREG) begin

    187                                              D_REG #(.N(1)) PD_REG(PD,RSTP,CLK,PATTERNDETECT,CEP);

    188                                              D_REG #(.N(1)) PBD_REG(PBD,RSTP,CLK,PATTERNBDETECT,CEP);

    189                                              end

    190                                              else begin

    191                                                assign PATTERNDETECT=PD;

    192                                                assign PATTERNBDETECT=PBD;

    193                                              end

    194                                              /// PAST VERSIONS PIPELINED WITHOUT CONDTIONS

    195                                              D_REG #(.N(1)) PD_PAST_REG(PATTERNDETECT,RSTP,CLK,PATTERNDETECTPAST,CEP); 

    196                                              D_REG #(.N(1)) PBD_PAST_REG(PATTERNBDETECT,RSTP,CLK,PATTERNBDETECTPAST,CEP);

    197                                              /// Under Flow and Over Flow Flags 

    198             1                        319     assign OVERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNDETECTPAST);

    199             1                        279     assign UNDERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNBDETECTPAST);

    200                                              end

    201                                              endgenerate

    202                                              ////////////// AUTO RESET LOGIC /////////////////

    203                                               generate

    204                                              if(USE_PATTERN_DETECT=="PATDET") begin

    205                                                if(AUTORESET_PATDET=="RESET_MATCH") begin

    206             1                      35615         always@(*)begin

    207             1                        100          if(PATTERNDETECT) P_OUT=0;

    208             1                      35515          else P_OUT=P_IN;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1790      1790         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           A[0-29]           1           1      100.00 
                                          AB_ROUND           1           1      100.00 
                                        AB_ROUND_R           1           1      100.00 
                                        ACIN[0-29]           1           1      100.00 
                                       ACOUT[0-29]           1           1      100.00 
                                      ALUMODE[0-3]           1           1      100.00 
                                    ALUMODE_R[0-3]           1           1      100.00 
                                      A_MULT[0-24]           1           1      100.00 
                                           B[0-17]           1           1      100.00 
                                        BCIN[0-17]           1           1      100.00 
                                       BCOUT[0-17]           1           1      100.00 
                                      B_MULT[0-17]           1           1      100.00 
                                           C[0-47]           1           1      100.00 
                                       CARRYCASCIN           1           1      100.00 
                                      CARRYCASCOUT           1           1      100.00 
                                           CARRYIN           1           1      100.00 
                                   CARRYINSEL[0-2]           1           1      100.00 
                                 CARRYINSEL_R[0-2]           1           1      100.00 
                                         CARRYIN_R           1           1      100.00 
                                       CARRYOUT[3]           1           1      100.00 
                                    CARRYOUT_IN[3]           1           1      100.00 
                                               CIN           1           1      100.00 
                                               CLK           1           1      100.00 
                                         C_R[0-47]           1           1      100.00 
                                           D[0-24]           1           1      100.00 
                                       INMODE[0-4]           1           1      100.00 
                                     INMODE_R[0-4]           1           1      100.00 
                                       MULTISIGNIN           1           1      100.00 
                                      MULTISIGNOUT           1           1      100.00 
                                   MULTISIGNOUT_IN           1           1      100.00 
                                    MULT_OUT[0-42]           1           1      100.00 
                                  MULT_OUT_R[0-42]           1           1      100.00 
                                       OPMODE[0-6]           1           1      100.00 
                                     OPMODE_R[0-6]           1           1      100.00 
                                          OVERFLOW           1           1      100.00 
                                           P[0-47]           1           1      100.00 
                                    PATTERNBDETECT           1           1      100.00 
                                PATTERNBDETECTPAST           1           1      100.00 
                                     PATTERNDETECT           1           1      100.00 
                                 PATTERNDETECTPAST           1           1      100.00 
                                               PBD           1           1      100.00 
                                        PCIN[0-47]           1           1      100.00 
                                       PCOUT[0-47]           1           1      100.00 
                                                PD           1           1      100.00 
                                        P_IN[0-47]           1           1      100.00 
                                       P_OUT[0-47]           1           1      100.00 
                                              RSTA           1           1      100.00 
                                     RSTALLCARRYIN           1           1      100.00 
                                        RSTALUMODE           1           1      100.00 
                                              RSTB           1           1      100.00 
                                              RSTC           1           1      100.00 
                                           RSTCTRL           1           1      100.00 
                                              RSTD           1           1      100.00 
                                         RSTINMODE           1           1      100.00 
                                              RSTM           1           1      100.00 
                                              RSTP           1           1      100.00 
                                         UNDERFLOW           1           1      100.00 
                                     X_MUX_A[0-29]           1           1      100.00 
                                     X_MUX_B[0-17]           1           1      100.00 
                                       X_OUT[0-47]           1           1      100.00 
                                       Y_OUT[0-47]           1           1      100.00 
                                       Z_OUT[0-47]           1           1      100.00 

Total Node Count     =        895 
Toggled Node Count   =        895 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (1790 of 1790 bins)

=================================================================================
=== Instance: /\DSP48E1_tb#DUT#genblk13#ALU_MODULE 
=== Design Unit: work.ALU
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\DSP48E1_tb#DUT#genblk13#ALU_MODULE 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
------------------------------------CASE Branch------------------------------------
    12                                     67012     Count coming in to CASE
    13              1                       4752     4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;

    14              1                       5009     4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;

    15              1                       5396     4'b0010: {COUT,P_IN}=~(Z_OUT+X_OUT+Y_OUT+CIN1);

    16              1                       4559     4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);

    17              1                       4042     4'b0100: begin 

    29              1                       4115     4'b0101:begin 

    40              1                       4103     4'b0110:begin 

    51              1                       4281     4'b0111:begin 

    62              1                       3786     4'b1100:begin 

    73              1                       3996     4'b1101:begin 

    84              1                       4396     4'b1110:begin

    95              1                       3817     4'b1111:begin 

    106             1                      14760             default : {COUT,P_IN}=0;            

Branch totals: 13 hits of 13 branches = 100.00%

------------------------------------IF Branch------------------------------------
    18                                      4042     Count coming in to IF
    18              1                        924              if(OPMODE_R[3:2]==2'b00)begin

    22              1                       1219              else if (OPMODE_R[3:2]==2'b10) begin

    25              1                       1899              else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      4115     Count coming in to IF
    30              1                       1224             if(OPMODE_R[3:2]==2'b00)begin

    33              1                        926             else if (OPMODE_R[3:2]==2'b10) begin

    36              1                       1965             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      4103     Count coming in to IF
    41              1                       1262             if(OPMODE_R[3:2]==2'b00)begin

    44              1                       1020             else if (OPMODE_R[3:2]==2'b10) begin

    47              1                       1821             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                      4281     Count coming in to IF
    52              1                       1103             if(OPMODE_R[3:2]==2'b00)begin

    55              1                       1327             else if (OPMODE_R[3:2]==2'b10) begin

    58              1                       1851             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      3786     Count coming in to IF
    63              1                        867             if(OPMODE_R[3:2]==2'b00)begin

    66              1                        957             else if (OPMODE_R[3:2]==2'b10) begin

    69              1                       1962             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      3996     Count coming in to IF
    74              1                        891             if(OPMODE_R[3:2]==2'b00)begin

    77              1                       1141             else if (OPMODE_R[3:2]==2'b10) begin

    80              1                       1964             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                      4396     Count coming in to IF
    85              1                       1175             if(OPMODE_R[3:2]==2'b00)begin

    88              1                       1257             else if (OPMODE_R[3:2]==2'b10) begin

    91              1                       1964             else begin

Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      3817     Count coming in to IF
    96              1                       1039             if(OPMODE_R[3:2]==2'b00)begin

    99              1                        930             else if (OPMODE_R[3:2]==2'b10) begin

    102             1                       1848             else begin

Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      16        16         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\DSP48E1_tb#DUT#genblk13#ALU_MODULE  --

  File ALU.v
----------------Focused Condition View-------------------
Line       18 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       44 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       52 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (OPMODE_R[3:2] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 0)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (OPMODE_R[3:2] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (OPMODE_R[3:2] == 2)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (OPMODE_R[3:2] == 2)_0  -                             
  Row   2:          1  (OPMODE_R[3:2] == 2)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        31         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\DSP48E1_tb#DUT#genblk13#ALU_MODULE  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
    1                                                module ALU (X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,COUT);

    2                                                parameter N=48;

    3                                                input signed [N-1:0] X_OUT,Y_OUT,Z_OUT;

    4                                                input CIN;

    5                                                input  [3:0]ALUMODE_R;

    6                                                input  [6:0]OPMODE_R;

    7                                                output reg signed [N-1:0] P_IN;

    8                                                output  reg  COUT;

    9                                                wire signed [N-1:0] CIN1;

    10              1                      18874     assign CIN1=CIN;

    11              1                      67012     always @(*) begin

    12                                               case(ALUMODE_R)

    13              1                       4752     4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;

    14              1                       5009     4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;

    15              1                       5396     4'b0010: {COUT,P_IN}=~(Z_OUT+X_OUT+Y_OUT+CIN1);

    16              1                       4559     4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);

    17                                               4'b0100: begin 

    18                                                        if(OPMODE_R[3:2]==2'b00)begin

    19              1                        924                 {COUT,P_IN}=X_OUT^Z_OUT;

    20                                               

    21                                                        end

    22                                                        else if (OPMODE_R[3:2]==2'b10) begin

    23              1                       1219                 {COUT,P_IN}=~(X_OUT^Z_OUT);

    24                                                        end

    25                                                        else begin

    26              1                       1899                 {COUT,P_IN}=0;

    27                                                        end

    28                                                        end   

    29                                               4'b0101:begin 

    30                                                       if(OPMODE_R[3:2]==2'b00)begin

    31              1                       1224                {COUT,P_IN}=~(X_OUT^Z_OUT);

    32                                                       end

    33                                                       else if (OPMODE_R[3:2]==2'b10) begin

    34              1                        926                {COUT,P_IN}=X_OUT^Z_OUT; 

    35                                                       end

    36                                                       else begin

    37              1                       1965                {COUT,P_IN}=0;

    38                                                       end

    39                                                       end      

    40                                               4'b0110:begin 

    41                                                       if(OPMODE_R[3:2]==2'b00)begin

    42              1                       1262                {COUT,P_IN}=~(X_OUT^Z_OUT);

    43                                                       end

    44                                                       else if (OPMODE_R[3:2]==2'b10) begin

    45              1                       1020                {COUT,P_IN}=X_OUT^Z_OUT; 

    46                                                       end

    47                                                       else begin

    48              1                       1821                {COUT,P_IN}=0;

    49                                                       end

    50                                                       end      

    51                                               4'b0111:begin 

    52                                                       if(OPMODE_R[3:2]==2'b00)begin

    53              1                       1103                {COUT,P_IN}=X_OUT^Z_OUT;

    54                                                       end

    55                                                       else if (OPMODE_R[3:2]==2'b10) begin

    56              1                       1327                {COUT,P_IN}=~(X_OUT^Z_OUT); 

    57                                                       end

    58                                                       else begin

    59              1                       1851                {COUT,P_IN}=0;

    60                                                       end

    61                                                       end      

    62                                               4'b1100:begin 

    63                                                       if(OPMODE_R[3:2]==2'b00)begin

    64              1                        867                {COUT,P_IN}=X_OUT & Z_OUT;

    65                                                       end

    66                                                       else if (OPMODE_R[3:2]==2'b10) begin

    67              1                        957                {COUT,P_IN}=X_OUT|Z_OUT; 

    68                                                       end

    69                                                       else begin

    70              1                       1962               {COUT,P_IN}=0;

    71                                                       end

    72                                                       end      

    73                                               4'b1101:begin 

    74                                                       if(OPMODE_R[3:2]==2'b00)begin

    75              1                        891                {COUT,P_IN}=X_OUT&(~Z_OUT);

    76                                                       end

    77                                                       else if (OPMODE_R[3:2]==2'b10) begin

    78              1                       1141                {COUT,P_IN}=X_OUT|(~Z_OUT); 

    79                                                       end

    80                                                       else begin

    81              1                       1964                {COUT,P_IN}=0;

    82                                                       end

    83                                                       end      

    84                                               4'b1110:begin

    85                                                       if(OPMODE_R[3:2]==2'b00)begin

    86              1                       1175                {COUT,P_IN}=~(X_OUT&Z_OUT);

    87                                                       end

    88                                                       else if (OPMODE_R[3:2]==2'b10) begin

    89              1                       1257               {COUT,P_IN}=~(X_OUT|Z_OUT); 

    90                                                       end

    91                                                       else begin

    92              1                       1964                {COUT,P_IN}=0;

    93                                                       end

    94                                                       end      

    95                                               4'b1111:begin 

    96                                                       if(OPMODE_R[3:2]==2'b00)begin

    97              1                       1039                {COUT,P_IN}=(~X_OUT)|Z_OUT;

    98                                                       end

    99                                                       else if (OPMODE_R[3:2]==2'b10) begin

    100             1                        930                {COUT,P_IN}=(~X_OUT)&Z_OUT; 

    101                                                      end

    102                                                      else begin

    103             1                       1848                {COUT,P_IN}=0;

    104                                                      end

    105                                                      end

    106             1                      14760             default : {COUT,P_IN}=0;            


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        410       410         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\DSP48E1_tb#DUT#genblk13#ALU_MODULE  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    ALUMODE_R[0-3]           1           1      100.00 
                                               CIN           1           1      100.00 
                                           CIN1[0]           1           1      100.00 
                                     OPMODE_R[0-6]           1           1      100.00 
                                        P_IN[0-47]           1           1      100.00 
                                       X_OUT[0-47]           1           1      100.00 
                                       Y_OUT[0-47]           1           1      100.00 
                                       Z_OUT[0-47]           1           1      100.00 

Total Node Count     =        205 
Toggled Node Count   =        205 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (410 of 410 bins)


Total Coverage By Instance (filtered view): 96.48%

