{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581955545455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581955545457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 16:05:45 2020 " "Processing started: Mon Feb 17 16:05:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581955545457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955545457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0CPUFINAL -c MU0CPUFINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0CPUFINAL -c MU0CPUFINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955545457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581955545807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581955545807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MU0CPUFINAL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MU0CPUFINAL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPUFINAL " "Found entity 1: MU0CPUFINAL" {  } { { "MU0CPUFINAL.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_statemachine " "Found entity 1: cpu_statemachine" {  } { { "cpu_statemachine.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/cpu_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MU0CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MU0CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPU " "Found entity 1: MU0CPU" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_decoder " "Found entity 1: cpu_decoder" {  } { { "cpu_decoder.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/cpu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_bit_register " "Found entity 1: 3_bit_register" {  } { { "3_bit_register.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/3_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant.v 1 1 " "Found 1 design units, including 1 entities, in source file constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant " "Found entity 1: constant" {  } { { "constant.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/constant.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram111.v 1 1 " "Found 1 design units, including 1 entities, in source file ram111.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram111 " "Found entity 1: ram111" {  } { { "ram111.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/ram111.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LRL cpu_decoder.v(29) " "Verilog HDL Implicit Net warning at cpu_decoder.v(29): created implicit net for \"LRL\"" {  } { { "cpu_decoder.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/cpu_decoder.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MU0CPU " "Elaborating entity \"MU0CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581955553549 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "cpu_decoder inst2 " "Block or symbol \"cpu_decoder\" of instance \"inst2\" overlaps another block or symbol" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -272 856 1064 -64 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1581955553554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_statemachine cpu_statemachine:inst3 " "Elaborating entity \"cpu_statemachine\" for hierarchy \"cpu_statemachine:inst3\"" {  } { { "MU0CPU.bdf" "inst3" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -320 456 624 -208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_decoder cpu_decoder:inst2 " "Elaborating entity \"cpu_decoder\" for hierarchy \"cpu_decoder:inst2\"" {  } { { "MU0CPU.bdf" "inst2" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -272 856 1064 -64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STP cpu_decoder.v(18) " "Verilog HDL or VHDL warning at cpu_decoder.v(18): object \"STP\" assigned a value but never read" {  } { { "cpu_decoder.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/cpu_decoder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581955553571 "|MU0CPU|cpu_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX\"" {  } { { "MU0CPU.bdf" "MUX" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 80 800 888 192 "MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX " "Elaborated megafunction instantiation \"BUSMUX:MUX\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 80 800 888 192 "MUX" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX " "Instantiated megafunction \"BUSMUX:MUX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553582 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 80 800 888 192 "MUX" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX\|lpm_mux:\$00000 BUSMUX:MUX " "Elaborated megafunction instantiation \"BUSMUX:MUX\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX\"" {  } { { "busmux.tdf" "" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 80 800 888 192 "MUX" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc BUSMUX:MUX\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"BUSMUX:MUX\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:IR " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "IR" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 240 624 800 384 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:IR " "Elaborated megafunction instantiation \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 240 624 800 384 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:IR " "Instantiated megafunction \"LPM_FF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553656 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 240 624 800 384 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "MU0CPU.bdf" "ram" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 24 1048 1176 240 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/wz1119/nfshome/MU0CPUFINAL/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mif1.mif " "Parameter \"init_file\" = \"Mif1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553715 ""}  } { { "ram.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9o1 " "Found entity 1: altsyncram_i9o1" {  } { { "db/altsyncram_i9o1.tdf" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/db/altsyncram_i9o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9o1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_i9o1:auto_generated " "Elaborating entity \"altsyncram_i9o1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_i9o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "MUX1" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -496 952 1064 -408 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -496 952 1064 -408 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX1 " "Instantiated megafunction \"BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553769 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -496 952 1064 -408 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX1\|lpm_mux:\$00000 BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -496 952 1064 -408 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blc BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated " "Elaborating entity \"mux_blc\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "MU0CPU.bdf" "inst4" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -568 416 552 -368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -568 416 552 -368 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553833 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -568 416 552 -368 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gh " "Found entity 1: cntr_0gh" {  } { { "db/cntr_0gh.tdf" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/db/cntr_0gh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gh LPM_COUNTER:inst4\|cntr_0gh:auto_generated " "Elaborating entity \"cntr_0gh\" for hierarchy \"LPM_COUNTER:inst4\|cntr_0gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:ACC " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:ACC\"" {  } { { "MU0CPU.bdf" "ACC" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -40 -144 0 96 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:ACC " "Elaborated megafunction instantiation \"LPM_SHIFTREG:ACC\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -40 -144 0 96 "ACC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:ACC " "Instantiated megafunction \"LPM_SHIFTREG:ACC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553888 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -40 -144 0 96 "ACC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:ALU\"" {  } { { "MU0CPU.bdf" "ALU" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 336 -256 -88 496 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"LPM_ADD_SUB:ALU\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 336 -256 -88 496 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:ALU " "Instantiated megafunction \"LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553904 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 336 -256 -88 496 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1b " "Found entity 1: add_sub_i1b" {  } { { "db/add_sub_i1b.tdf" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/db/add_sub_i1b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581955553944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955553944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1b LPM_ADD_SUB:ALU\|add_sub_i1b:auto_generated " "Elaborating entity \"add_sub_i1b\" for hierarchy \"LPM_ADD_SUB:ALU\|add_sub_i1b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_bit_register 3_bit_register:inst " "Elaborating entity \"3_bit_register\" for hierarchy \"3_bit_register:inst\"" {  } { { "MU0CPU.bdf" "inst" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -272 632 768 -176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant constant:inst5 " "Elaborating entity \"constant\" for hierarchy \"constant:inst5\"" {  } { { "MU0CPU.bdf" "inst5" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { 368 80 192 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constant:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "LPM_CONSTANT_component" { Text "/home/wz1119/nfshome/MU0CPUFINAL/constant.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constant:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constant:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/constant.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955553969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constant:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581955553969 ""}  } { { "constant.v" "" { Text "/home/wz1119/nfshome/MU0CPUFINAL/constant.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581955553969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATE\[2\] GND " "Pin \"STATE\[2\]\" is stuck at GND" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf" { { -200 392 568 -184 "STATE\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581955554551 "|MU0CPU|STATE[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581955554551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581955554636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581955555090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581955555090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581955555193 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581955555193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581955555193 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581955555193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581955555193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581955555225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 16:05:55 2020 " "Processing ended: Mon Feb 17 16:05:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581955555225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581955555225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581955555225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581955555225 ""}
