#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul 20 17:36:53 2024
# Process ID: 13836
# Current directory: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn
# Command line: vivado.exe -mode tcl -source script/create_prj.tcl
# Log file: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn\vivado.jou
#-----------------------------------------------------------
source script/create_prj.tcl
# set proj_name "DDS_test"
# set work_dir [pwd]
# set DESIGN_TOP $proj_name
# set XDC_FILE ./script/top.xdc
# create_project -force $proj_name $work_dir/$proj_name -part xc7z020clg400-2
# read_xdc $XDC_FILE
# set_param general.maxThreads 8
# add_files [glob ../src/*.v]
# set_property top $DESIGN_TOP [current_fileset]
Vivado% start_gui
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/code/zynq_pri/zynq_study/DDS_test/rtl/sim/tb_src/DDS_test_tb.v
update_compile_order -fileset sim_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'DDS_test_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {DDS_test_tb_compile.do}
# ** Error: Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying C:/modeltech64_10.6d/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/modeltech64_10.6d/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to C:/modeltech64_10.6d/win64/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
# Error in macro ./DDS_test_tb_compile.do line 14
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying C:/modeltech64_10.6d/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/modeltech64_10.6d/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to C:/modeltech64_10.6d/win64/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
#     while executing
# "exec <nul: {C:\modeltech64_10.6d\win64\vmap.EXE} xil_defaultlib modelsim_lib/msim/xil_defaultlib"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\modeltech64_10.6d\\win64\\vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib"
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 777.141 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 777.141 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_triangular -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_triangular} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/tri_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_triangular]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_triangular' to 'rom_triangular' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/DDS_test/alg/tri_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../../../alg/tri_wave.coe'
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_triangular'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_triangular'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_triangular'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_triangular'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_triangular'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.430 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rom_triangular] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
launch_runs -jobs 8 rom_triangular_synth_1
[Sat Jul 20 17:43:16 2024] Launched rom_triangular_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/rom_triangular_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_square -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_square} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/squ_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_square]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_square' to 'rom_square' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/DDS_test/alg/squ_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../../../alg/squ_wave.coe'
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_square'...
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_square'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_square'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_square'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_square'...
catch { config_ip_cache -export [get_ips -all rom_square] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
launch_runs -jobs 8 rom_square_synth_1
[Sat Jul 20 17:46:19 2024] Launched rom_square_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/rom_square_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_sine -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_sine} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/sin_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_sine]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_sine' to 'rom_sine' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/DDS_test/alg/sin_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../../../alg/sin_wave.coe'
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_sine'...
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_sine'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_sine'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_sine'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_sine'...
catch { config_ip_cache -export [get_ips -all rom_sine] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
launch_runs -jobs 8 rom_sine_synth_1
[Sat Jul 20 17:49:29 2024] Launched rom_sine_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/rom_sine_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Sat Jul 20 17:52:29 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jul 20 17:54:44 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/script/top.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/script/top.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Jul 20 17:56:09 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/synth_1/runme.log
[Sat Jul 20 17:56:09 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.runs/impl_1/runme.log
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'DDS_test_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/sin_wave.coe'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/rom_sine.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/squ_wave.coe'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/rom_square.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/tri_wave.coe'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim/rom_triangular.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {DDS_test_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_1 modelsim_lib/msim/blk_mem_gen_v8_4_1 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:00:26 on Jul 20,2024
# vlog -64 -incr -sv -work xil_defaultlib C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:00:27 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:00:27 on Jul 20,2024
# vcom -64 -93 -work xpm C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:00:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:00:27 on Jul 20,2024
# vlog -64 -incr -work blk_mem_gen_v8_4_1 ../../../../DDS_test.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_1_output_stage
# -- Compiling module blk_mem_gen_v8_4_1_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_1_mem_module
# -- Compiling module blk_mem_gen_v8_4_1
# 
# Top level modules:
# 	blk_mem_gen_v8_4_1
# End time: 18:00:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:00:27 on Jul 20,2024
# vlog -64 -incr -work xil_defaultlib ../../../../DDS_test.srcs/sources_1/ip/rom_triangular/sim/rom_triangular.v ../../../../DDS_test.srcs/sources_1/ip/rom_square/sim/rom_square.v ../../../../DDS_test.srcs/sources_1/ip/rom_sine/sim/rom_sine.v ../../../../../../src/DDS_test.v ../../../../../../sim/tb_src/DDS_test_tb.v 
# -- Compiling module rom_triangular
# -- Compiling module rom_square
# -- Compiling module rom_sine
# -- Compiling module DDS_test
# -- Compiling module DDS_test_tb
# 
# Top level modules:
# 	DDS_test_tb
# End time: 18:00:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:00:27 on Jul 20,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:00:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.sim/sim_1/behav/modelsim'
Program launched (PID=19840)
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 20 18:03:19 2024...
