v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D01[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D01[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D01[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D02[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D02[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D02[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D03[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D03[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D03[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_a_source1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_mux1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_S01[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_S01[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_S01[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_b_source1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D04[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D04[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L4[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L4[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|shift_L4[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|merge_D04[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|regf_wren2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_a_source2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_mux2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|rotate_R2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|mask_L2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_b_source2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|prev_p_miss,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|CALL1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|regf_wren3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_a_source3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_b_source3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_I_field3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|p_miss,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|n_LB_w4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|n_LB_w3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|n_LB_w2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|n_LB_w1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|regf_wren1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|alu_op1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|XEC1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|NZT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|XEC2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|CALL2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|NZT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|regf_wren4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|SC4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|SC3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|SC2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|SC1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|WC6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RIPTIDE_III:CPU_inst|RST,Off,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,70;0;70;0;0;70;70;0;70;70;0;0;0;0;25;0;0;25;0;0;0;0;0;0;0;0;0;70;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;70;0;70;70;0;0;70;0;0;70;70;70;70;45;70;70;45;70;70;70;70;70;70;70;70;70;0;70;70,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,LED[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LED[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LED[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LED[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_clk_q,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_data_q,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cke,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cs_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_wre_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cas_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ras_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_a[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ba[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ba[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dqm[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dqm[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,R,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,G,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,B,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSYNC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VSYNC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,seg_sel[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,seg_sel[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,seg_sel[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,seg_sel[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hex_out[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,reset,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_clk_d,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,button[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,button[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_data_d,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,button[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,button[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,9,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,21,
