#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Dec 12 16:03:23 2020
# Process ID: 25386
# Current directory: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj
# Command line: vivado -mode batch -source createproject.tcl
# Log file: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/vivado.log
# Journal file: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/vivado.jou
#-----------------------------------------------------------
source createproject.tcl
# create_project -force fil_test_fil .
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.473 ; gain = 2.016 ; free physical = 18363 ; free virtual = 24803
# set_property target_language VHDL [current_project]
# set_property part xc7z020clg400-1 [current_project]
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fil_test.vhd}
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
create_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.391 ; gain = 63.918 ; free physical = 18139 ; free virtual = 24645
# set_property -dict [list  CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25}] [get_ips clk_wiz_0]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name jtag_mac_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Read_Data_Count {true}  CONFIG.Use_Embedded_Registers {false} CONFIG.read_data_count_width {12} CONFIG.Almost_Full_Flag {true}] [get_ips jtag_mac_fifo]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name simcycle_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} ] [get_ips simcycle_fifo]
# generate_target all [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simcycle_fifo'...
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/jtag_mac.v}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/jtag_mac_fifo_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/simcycle_fifo_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_dpscram.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_udfifo.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_bus2dut.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_chifcore.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_controller.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_dut2bus.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/mwfil_chiftop.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc}
# set_property top fil_test_fil [current_fileset]
# launch_runs impl_1
[Sat Dec 12 16:04:23 2020] Launched clk_wiz_0_synth_1, simcycle_fifo_synth_1, jtag_mac_fifo_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/clk_wiz_0_synth_1/runme.log
simcycle_fifo_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/simcycle_fifo_synth_1/runme.log
jtag_mac_fifo_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/jtag_mac_fifo_synth_1/runme.log
synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/synth_1/runme.log
[Sat Dec 12 16:04:24 2020] Launched impl_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Dec 12 16:04:24 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log fil_test_fil.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fil_test_fil.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fil_test_fil.tcl -notrace
Command: link_design -top fil_test_fil -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.dcp' for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.dcp' for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2149.562 ; gain = 0.000 ; free physical = 17339 ; free virtual = 23986
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.512 ; gain = 405.016 ; free physical = 16848 ; free virtual = 23508
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc:4]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/filsrc/fil_test_fil.xdc]
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.480 ; gain = 0.000 ; free physical = 16846 ; free virtual = 23507
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2613.480 ; gain = 464.012 ; free physical = 16846 ; free virtual = 23507
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.512 ; gain = 64.031 ; free physical = 16836 ; free virtual = 23498

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16e5df794

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2677.512 ; gain = 0.000 ; free physical = 16836 ; free virtual = 23498

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 178503b01

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178503b01

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 110afcfc6

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Sweep, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 110afcfc6

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 110afcfc6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 110afcfc6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              21  |                                             19  |
|  Constant propagation         |               0  |               0  |                                             18  |
|  Sweep                        |               0  |              30  |                                             42  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             22  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338
Ending Logic Optimization Task | Checksum: 1d3e79593

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2771.496 ; gain = 0.000 ; free physical = 16677 ; free virtual = 23338

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 275608473

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16664 ; free virtual = 23329
Ending Power Optimization Task | Checksum: 275608473

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3098.309 ; gain = 326.812 ; free physical = 16669 ; free virtual = 23334

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 275608473

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16669 ; free virtual = 23334

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16669 ; free virtual = 23334
Ending Netlist Obfuscation Task | Checksum: 189de9b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16669 ; free virtual = 23334
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3098.309 ; gain = 484.828 ; free physical = 16669 ; free virtual = 23334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16666 ; free virtual = 23332
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fil_test_fil_drc_opted.rpt -pb fil_test_fil_drc_opted.pb -rpx fil_test_fil_drc_opted.rpx
Command: report_drc -file fil_test_fil_drc_opted.rpt -pb fil_test_fil_drc_opted.pb -rpx fil_test_fil_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16651 ; free virtual = 23317
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 175e693c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16651 ; free virtual = 23317
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16651 ; free virtual = 23317

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1151b56d0

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16632 ; free virtual = 23302

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11fe8b096

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16645 ; free virtual = 23316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11fe8b096

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16645 ; free virtual = 23316
Phase 1 Placer Initialization | Checksum: 11fe8b096

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16645 ; free virtual = 23316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13e7411fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16639 ; free virtual = 23311

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 45 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 22 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23294

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 159b8381e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23294
Phase 2.2 Global Placement Core | Checksum: 139998753

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23293
Phase 2 Global Placement | Checksum: 139998753

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 168bccb5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23294

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be726a91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23293

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f722c4da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197ce399c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23293

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ea5b6839

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23290

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17e1e736e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23290

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1de59e834

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23290
Phase 3 Detail Placement | Checksum: 1de59e834

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 239581248

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.947 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d3fd874

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 153a63cec

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291
Phase 4.1.1.1 BUFG Insertion | Checksum: 239581248

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.947. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2133cb464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291
Phase 4.1 Post Commit Optimization | Checksum: 2133cb464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16616 ; free virtual = 23291

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2133cb464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2133cb464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292
Phase 4.4 Final Placement Cleanup | Checksum: 1e01e1394

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e01e1394

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292
Ending Placer Task | Checksum: 10c8f9489

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16617 ; free virtual = 23292
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16632 ; free virtual = 23306
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16626 ; free virtual = 23303
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fil_test_fil_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16618 ; free virtual = 23294
INFO: [runtcl-4] Executing : report_utilization -file fil_test_fil_utilization_placed.rpt -pb fil_test_fil_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fil_test_fil_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16629 ; free virtual = 23304
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16595 ; free virtual = 23273
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c0104167 ConstDB: 0 ShapeSum: 4c7f5322 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 84875b4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16470 ; free virtual = 23147
Post Restoration Checksum: NetGraph: 532203d NumContArr: 7f553b0f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 84875b4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16470 ; free virtual = 23148

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 84875b4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16436 ; free virtual = 23114

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 84875b4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16436 ; free virtual = 23114
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1470d3c25

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16426 ; free virtual = 23104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.978  | TNS=0.000  | WHS=-0.297 | THS=-48.685|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18ae89677

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16426 ; free virtual = 23104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.978  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18dc5a1bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16425 ; free virtual = 23103
Phase 2 Router Initialization | Checksum: 15b1cc934

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16425 ; free virtual = 23103

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00232992 %
  Global Horizontal Routing Utilization  = 0.00211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1197
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1197
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1940963f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16425 ; free virtual = 23104

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5c38bc5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
Phase 4 Rip-up And Reroute | Checksum: 1d5c38bc5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25d07594e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 244678cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 244678cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
Phase 5 Delay and Skew Optimization | Checksum: 244678cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 251ab2fa2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.047  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f060a1c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
Phase 6 Post Hold Fix | Checksum: 22f060a1c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.132598 %
  Global Horizontal Routing Utilization  = 0.170808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2692e2d82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2692e2d82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16422 ; free virtual = 23101

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fcd0dc67

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16422 ; free virtual = 23101

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.047  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fcd0dc67

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16458 ; free virtual = 23137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16458 ; free virtual = 23137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3098.309 ; gain = 0.000 ; free physical = 16449 ; free virtual = 23132
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fil_test_fil_drc_routed.rpt -pb fil_test_fil_drc_routed.pb -rpx fil_test_fil_drc_routed.rpx
Command: report_drc -file fil_test_fil_drc_routed.rpt -pb fil_test_fil_drc_routed.pb -rpx fil_test_fil_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fil_test_fil_methodology_drc_routed.rpt -pb fil_test_fil_methodology_drc_routed.pb -rpx fil_test_fil_methodology_drc_routed.rpx
Command: report_methodology -file fil_test_fil_methodology_drc_routed.rpt -pb fil_test_fil_methodology_drc_routed.pb -rpx fil_test_fil_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/fil_test_fil.runs/impl_1/fil_test_fil_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fil_test_fil_power_routed.rpt -pb fil_test_fil_power_summary_routed.pb -rpx fil_test_fil_power_routed.rpx
Command: report_power -file fil_test_fil_power_routed.rpt -pb fil_test_fil_power_summary_routed.pb -rpx fil_test_fil_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fil_test_fil_route_status.rpt -pb fil_test_fil_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fil_test_fil_timing_summary_routed.rpt -pb fil_test_fil_timing_summary_routed.pb -rpx fil_test_fil_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fil_test_fil_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fil_test_fil_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fil_test_fil_bus_skew_routed.rpt -pb fil_test_fil_bus_skew_routed.pb -rpx fil_test_fil_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 16:09:57 2020...
[Sat Dec 12 16:10:02 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:03:33 ; elapsed = 00:05:39 . Memory (MB): peak = 2128.500 ; gain = 0.000 ; free physical = 17924 ; free virtual = 24605
# open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.500 ; gain = 0.000 ; free physical = 17785 ; free virtual = 24467
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2644.633 ; gain = 8.906 ; free physical = 17260 ; free virtual = 23944
Restored from archive | CPU: 0.260000 secs | Memory: 2.577209 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2644.633 ; gain = 8.906 ; free physical = 17260 ; free virtual = 23944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.633 ; gain = 0.000 ; free physical = 17260 ; free virtual = 23944
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2644.633 ; gain = 516.133 ; free physical = 17260 ; free virtual = 23944
# write_bitstream -force fil_test_fil
Command: write_bitstream -force fil_test_fil
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 24 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0], u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0], and u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fil_test_fil.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fpgaproj/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 12 16:10:36 2020. For additional details about this file, please refer to the WebTalk help file at /home/wardo/Documents/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3074.316 ; gain = 429.684 ; free physical = 17236 ; free virtual = 23930
# open_run impl_1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3074.316 ; gain = 0.000 ; free physical = 17210 ; free virtual = 23906
Restored from archive | CPU: 0.120000 secs | Memory: 1.479683 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3074.316 ; gain = 0.000 ; free physical = 17210 ; free virtual = 23906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3074.316 ; gain = 0.000 ; free physical = 17210 ; free virtual = 23906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# set par_str [report_timing_summary -return_string]
# set timing_err ""
# set result [regexp {Timing constraints are not met} $par_str match]
# if {$result > 0} {
# 	set timing_err "Warning: Design does not meet all timing constraints."
# }
# close_project
# set log ""
# lappend log "\n\n------------------------------------"
# lappend log "   FPGA-in-the-Loop build summary"
# lappend log "------------------------------------\n"
# set expected_file fil_test_fil.bit
# set copied_file /home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fil_test_fil.bit
# if [catch {file copy -force $expected_file ..}] {
#    file delete ../$expected_file
#    lappend log "Expected programming file not generated."
#    lappend log "FPGA-in-the-Loop build failed.\n"
# } else {
#    if {[string length $timing_err] > 0} {
#       lappend log "$timing_err\n"
#       set warn_str " with warning"
#    } else {
#       set warn_str ""
#    }
#    lappend log "Programming file generated:"
#    lappend log "$copied_file\n"
#    lappend log "FPGA-in-the-Loop build completed$warn_str."
#    lappend log "You may close this shell.\n"
# }
# foreach j $log {puts $j}


------------------------------------
   FPGA-in-the-Loop build summary
------------------------------------

Programming file generated:
/home/wardo/Documents/DVBS2/DVBS2/src/bogac_misc/SimulinkBCHTest/fil_test_fil.bit

FPGA-in-the-Loop build completed.
You may close this shell.

# if { [catch {open fpgaproj.log w} log_fid] } {
# } else {
#     foreach j $log {puts $log_fid $j}
# }
# close $log_fid
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 16:10:38 2020...
