Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Thu Jul 24 13:03:02 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_utilization -file testDMA_wrapper_utilization_synth.rpt -pb testDMA_wrapper_utilization_synth.pb
| Design       : testDMA_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 33619 |     0 |     53200 | 63.19 |
|   LUT as Logic             | 33020 |     0 |     53200 | 62.06 |
|   LUT as Memory            |   599 |     0 |     17400 |  3.44 |
|     LUT as Distributed RAM |   162 |     0 |           |       |
|     LUT as Shift Register  |   437 |     0 |           |       |
| Slice Registers            | 27276 |     0 |    106400 | 25.63 |
|   Register as Flip Flop    | 27276 |     0 |    106400 | 25.63 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |  2706 |     0 |     26600 | 10.17 |
| F8 Muxes                   |  1024 |     0 |     13300 |  7.69 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 34.5 |     0 |       140 | 24.28 |
|   RAMB36/FIFO*    |   34 |     0 |       140 | 24.28 |
|     RAMB36E1 only |   34 |       |           |       |
|   RAMB18          |    1 |     0 |       280 |  0.35 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   28 |     0 |       200 | 14.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| IBUFGDS                     |    0 |     0 |       192 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |         4 | 25.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    9 |     0 |       200 |  4.50 |
|   IDELAYE2 only             |    9 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |  0.00 |
| ILOGIC                      |    9 |     0 |       200 |  4.50 |
|   IDDR                      |    9 |       |           |       |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    3 |     0 |        32 |  9.37 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+-------+
|  Ref Name  |  Used |
+------------+-------+
| FDRE       | 26538 |
| LUT6       | 20364 |
| LUT4       |  7121 |
| LUT3       |  3587 |
| LUT5       |  3041 |
| MUXF7      |  2706 |
| MUXF8      |  1024 |
| LUT2       |   968 |
| LUT1       |   758 |
| FDCE       |   359 |
| SRLC32E    |   323 |
| CARRY4     |   307 |
| RAMD32     |   242 |
| FDSE       |   232 |
| FDPE       |   147 |
| SRL16E     |   144 |
| BIBUF      |   130 |
| RAMS32     |    80 |
| RAMB36E1   |    34 |
| IBUFDS     |    10 |
| IDELAYE2   |     9 |
| IDDR       |     9 |
| OBUF       |     8 |
| BUFG       |     3 |
| SRLC16E    |     2 |
| RAMB18E1   |     1 |
| PS7        |     1 |
| IDELAYCTRL |     1 |
+------------+-------+


8. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


