<stg><name>aes_encrypt</name>


<trans_list>

<trans id="355" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="20" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="23" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %type_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %type_r

]]></Node>
<StgValue><ssdm name="type_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:9 %word = alloca i64 1

]]></Node>
<StgValue><ssdm name="word"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:10 %statemt = alloca i64 1

]]></Node>
<StgValue><ssdm name="statemt"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:11 %key = alloca i64 1

]]></Node>
<StgValue><ssdm name="key"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %icmp_ln82 = icmp_eq  i32 %type_read, i32 256256

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %icmp_ln82_1 = icmp_eq  i32 %type_read, i32 128256

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln82_4 = icmp_eq  i32 %type_read, i32 192256

]]></Node>
<StgValue><ssdm name="icmp_ln82_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %or_ln82_2 = or i1 %icmp_ln82_1, i1 %icmp_ln82_4

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25 %or_ln82_3 = or i1 %or_ln82_2, i1 %icmp_ln82

]]></Node>
<StgValue><ssdm name="or_ln82_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
_ifconv:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %statemt256

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %statemt256, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
_ifconv:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %key256

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %key256, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ifconv:8 %key256_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %key256

]]></Node>
<StgValue><ssdm name="key256_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ifconv:12 %data256_V = read i256 @_ssdm_op_Read.ap_auto.i256P0A, i256 %statemt256

]]></Node>
<StgValue><ssdm name="data256_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:15 %select_ln82 = select i1 %icmp_ln82_1, i9 128, i9 256

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16 %or_ln82 = or i1 %icmp_ln82_1, i1 %icmp_ln82

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:17 %select_ln82_1 = select i1 %or_ln82, i9 %select_ln82, i9 192

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %icmp_ln82_2 = icmp_eq  i32 %type_read, i32 256128

]]></Node>
<StgValue><ssdm name="icmp_ln82_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19 %icmp_ln82_3 = icmp_eq  i32 %type_read, i32 192128

]]></Node>
<StgValue><ssdm name="icmp_ln82_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:20 %select_ln82_2 = select i1 %icmp_ln82_3, i9 192, i9 256

]]></Node>
<StgValue><ssdm name="select_ln82_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %or_ln82_1 = or i1 %icmp_ln82_3, i1 %icmp_ln82_2

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:22 %select_ln82_3 = select i1 %or_ln82_1, i9 %select_ln82_2, i9 128

]]></Node>
<StgValue><ssdm name="select_ln82_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %icmp_ln82_5 = icmp_eq  i32 %type_read, i32 256192

]]></Node>
<StgValue><ssdm name="icmp_ln82_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:27 %select_ln82_4 = select i1 %icmp_ln82_5, i9 192, i9 256

]]></Node>
<StgValue><ssdm name="select_ln82_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %or_ln82_4 = or i1 %icmp_ln82_5, i1 %or_ln82_3

]]></Node>
<StgValue><ssdm name="or_ln82_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:29 %select_ln82_5 = select i1 %or_ln82_4, i9 %select_ln82_4, i9 128

]]></Node>
<StgValue><ssdm name="select_ln82_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %icmp_ln82_6 = icmp_eq  i32 %type_read, i32 192192

]]></Node>
<StgValue><ssdm name="icmp_ln82_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %icmp_ln82_7 = icmp_eq  i32 %type_read, i32 128192

]]></Node>
<StgValue><ssdm name="icmp_ln82_7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %or_ln82_5 = or i1 %icmp_ln82_7, i1 %icmp_ln82_6

]]></Node>
<StgValue><ssdm name="or_ln82_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:33 %select_ln82_6 = select i1 %or_ln82_5, i9 192, i9 %select_ln82_5

]]></Node>
<StgValue><ssdm name="select_ln82_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:34 %select_ln82_7 = select i1 %or_ln82_3, i9 %select_ln82_1, i9 %select_ln82_3

]]></Node>
<StgValue><ssdm name="select_ln82_7"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:35 %select_ln82_8 = select i1 %icmp_ln82_5, i9 256, i9 %select_ln82_7

]]></Node>
<StgValue><ssdm name="select_ln82_8"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:36 %select_ln82_9 = select i1 %icmp_ln82_7, i9 128, i9 192

]]></Node>
<StgValue><ssdm name="select_ln82_9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:37 %select_ln82_10 = select i1 %or_ln82_5, i9 %select_ln82_9, i9 %select_ln82_8

]]></Node>
<StgValue><ssdm name="select_ln82_10"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:38 %select_ln82_11 = select i1 %icmp_ln82_5, i6 24, i6 32

]]></Node>
<StgValue><ssdm name="select_ln82_11"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:39 %select_ln82_12 = select i1 %or_ln82_4, i6 %select_ln82_11, i6 16

]]></Node>
<StgValue><ssdm name="select_ln82_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:40 %round = select i1 %or_ln82_5, i6 24, i6 %select_ln82_12

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="6">
<![CDATA[
_ifconv:41 %empty = trunc i6 %round

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:42 %sub_i = add i5 %empty, i5 31

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:43 %br_ln16 = br void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %i_1, void %.split27, i6 0, void %_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %i_1 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln16 = icmp_eq  i6 %i, i6 %round

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln16 = br i1 %icmp_ln16, void %.split27, void %_Z8U256toU87ap_uintILi256EEPhi.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="6">
<![CDATA[
.split27:0 %empty_22 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split27:2 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_22, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split27:3 %or_ln17 = or i8 %shl_ln, i8 7

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split27:4 %icmp_ln708 = icmp_ugt  i8 %shl_ln, i8 %or_ln17

]]></Node>
<StgValue><ssdm name="icmp_ln708"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
.split27:5 %zext_ln708 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
.split27:6 %zext_ln708_1 = zext i8 %or_ln17

]]></Node>
<StgValue><ssdm name="zext_ln708_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split27:7 %tmp = partselect i256 @llvm.part.select.i256, i256 %data256_V, i32 255, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split27:8 %sub_ln708 = sub i9 %zext_ln708, i9 %zext_ln708_1

]]></Node>
<StgValue><ssdm name="sub_ln708"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split27:9 %xor_ln708 = xor i9 %zext_ln708, i9 255

]]></Node>
<StgValue><ssdm name="xor_ln708"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split27:10 %sub_ln708_1 = sub i9 %zext_ln708_1, i9 %zext_ln708

]]></Node>
<StgValue><ssdm name="sub_ln708_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split27:11 %select_ln708 = select i1 %icmp_ln708, i9 %sub_ln708, i9 %sub_ln708_1

]]></Node>
<StgValue><ssdm name="select_ln708"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split27:12 %select_ln708_1 = select i1 %icmp_ln708, i256 %tmp, i256 %data256_V

]]></Node>
<StgValue><ssdm name="select_ln708_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split27:13 %select_ln708_2 = select i1 %icmp_ln708, i9 %xor_ln708, i9 %zext_ln708

]]></Node>
<StgValue><ssdm name="select_ln708_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split27:14 %sub_ln708_2 = sub i9 255, i9 %select_ln708

]]></Node>
<StgValue><ssdm name="sub_ln708_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="9">
<![CDATA[
.split27:15 %zext_ln708_2 = zext i9 %select_ln708_2

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split27:17 %lshr_ln708 = lshr i256 %select_ln708_1, i256 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="lshr_ln708"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split27:21 %sub_ln17 = sub i5 %sub_i, i5 %empty_22

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:1 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="9">
<![CDATA[
.split27:16 %zext_ln708_3 = zext i9 %sub_ln708_2

]]></Node>
<StgValue><ssdm name="zext_ln708_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split27:18 %lshr_ln708_1 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln708_3

]]></Node>
<StgValue><ssdm name="lshr_ln708_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split27:19 %p_Result_s = and i256 %lshr_ln708, i256 %lshr_ln708_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="256">
<![CDATA[
.split27:20 %trunc_ln17 = trunc i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="5">
<![CDATA[
.split27:22 %zext_ln17 = zext i5 %sub_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27:23 %statemt_addr = getelementptr i8 %statemt, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split27:24 %store_ln17 = store i8 %trunc_ln17, i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split27:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:0 %icmp_ln5 = icmp_eq  i9 %select_ln82_10, i9 192

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:1 %icmp_ln5_1 = icmp_eq  i9 %select_ln82_10, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln5_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:2 %select_ln5 = select i1 %icmp_ln5_1, i6 16, i6 24

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:3 %or_ln5 = or i1 %icmp_ln5_1, i1 %icmp_ln5

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:4 %round_1 = select i1 %or_ln5, i6 %select_ln5, i6 32

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="6">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:5 %empty_23 = trunc i6 %round_1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:6 %sub_i16 = add i5 %empty_23, i5 31

]]></Node>
<StgValue><ssdm name="sub_i16"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit:7 %br_ln16 = br void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i6 %i_3, void %.split23, i6 0, void %_Z8U256toU87ap_uintILi256EEPhi.exit

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %i_3 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln16_1 = icmp_eq  i6 %i_2, i6 %round_1

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln16 = br i1 %icmp_ln16_1, void %.split23, void %_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="6">
<![CDATA[
.split23:0 %empty_25 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split23:2 %shl_ln17_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_25, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:3 %or_ln17_1 = or i8 %shl_ln17_1, i8 7

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:4 %icmp_ln708_1 = icmp_ugt  i8 %shl_ln17_1, i8 %or_ln17_1

]]></Node>
<StgValue><ssdm name="icmp_ln708_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
.split23:5 %zext_ln708_4 = zext i8 %shl_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln708_4"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
.split23:6 %zext_ln708_5 = zext i8 %or_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln708_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:7 %tmp_1 = partselect i256 @llvm.part.select.i256, i256 %key256_read, i32 255, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:8 %sub_ln708_3 = sub i9 %zext_ln708_4, i9 %zext_ln708_5

]]></Node>
<StgValue><ssdm name="sub_ln708_3"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:9 %xor_ln708_1 = xor i9 %zext_ln708_4, i9 255

]]></Node>
<StgValue><ssdm name="xor_ln708_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:10 %sub_ln708_4 = sub i9 %zext_ln708_5, i9 %zext_ln708_4

]]></Node>
<StgValue><ssdm name="sub_ln708_4"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split23:11 %select_ln708_3 = select i1 %icmp_ln708_1, i9 %sub_ln708_3, i9 %sub_ln708_4

]]></Node>
<StgValue><ssdm name="select_ln708_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split23:12 %select_ln708_4 = select i1 %icmp_ln708_1, i256 %tmp_1, i256 %key256_read

]]></Node>
<StgValue><ssdm name="select_ln708_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split23:13 %select_ln708_5 = select i1 %icmp_ln708_1, i9 %xor_ln708_1, i9 %zext_ln708_4

]]></Node>
<StgValue><ssdm name="select_ln708_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:14 %sub_ln708_5 = sub i9 255, i9 %select_ln708_3

]]></Node>
<StgValue><ssdm name="sub_ln708_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="9">
<![CDATA[
.split23:15 %zext_ln708_6 = zext i9 %select_ln708_5

]]></Node>
<StgValue><ssdm name="zext_ln708_6"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split23:17 %lshr_ln708_2 = lshr i256 %select_ln708_4, i256 %zext_ln708_6

]]></Node>
<StgValue><ssdm name="lshr_ln708_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:21 %sub_ln17_1 = sub i5 %sub_i16, i5 %empty_25

]]></Node>
<StgValue><ssdm name="sub_ln17_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:1 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="9">
<![CDATA[
.split23:16 %zext_ln708_7 = zext i9 %sub_ln708_5

]]></Node>
<StgValue><ssdm name="zext_ln708_7"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split23:18 %lshr_ln708_3 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln708_7

]]></Node>
<StgValue><ssdm name="lshr_ln708_3"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split23:19 %p_Result_1 = and i256 %lshr_ln708_2, i256 %lshr_ln708_3

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="256">
<![CDATA[
.split23:20 %trunc_ln17_1 = trunc i256 %p_Result_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="5">
<![CDATA[
.split23:22 %zext_ln17_1 = zext i5 %sub_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:23 %key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split23:24 %store_ln17 = store i8 %trunc_ln17_1, i5 %key_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split23:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:0 %call_ln135 = call void @KeySchedule, i32 %type_read, i8 %key, i8 %word, i8 %Sbox, i8 %Rcon0

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:0 %call_ln135 = call void @KeySchedule, i32 %type_read, i8 %key, i8 %word, i8 %Sbox, i8 %Rcon0

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:1 %select_ln136 = select i1 %or_ln82_3, i4 8, i4 4

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:2 %nb = select i1 %or_ln82_5, i4 6, i4 %select_ln136

]]></Node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:3 %select_ln136_2 = select i1 %or_ln82_5, i3 2, i3 4

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:4 %or_ln136 = or i1 %or_ln82_5, i1 %or_ln82_3

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:5 %round_val = select i1 %or_ln136, i3 %select_ln136_2, i3 0

]]></Node>
<StgValue><ssdm name="round_val"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:6 %or_ln8 = or i1 %or_ln82_5, i1 %icmp_ln82_5

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:7 %select_ln8 = select i1 %or_ln8, i3 %select_ln136_2, i3 %round_val

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:8 %select_ln136_4 = select i1 %icmp_ln82_3, i3 2, i3 4

]]></Node>
<StgValue><ssdm name="select_ln136_4"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:9 %select_ln136_5 = select i1 %or_ln82_1, i3 %select_ln136_4, i3 %select_ln8

]]></Node>
<StgValue><ssdm name="select_ln136_5"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:10 %zext_ln8 = zext i3 %select_ln136_5

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:11 %select_ln136_7 = select i1 %or_ln82_1, i4 4, i4 6

]]></Node>
<StgValue><ssdm name="select_ln136_7"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:12 %or_ln136_1 = or i1 %or_ln82_1, i1 %or_ln8

]]></Node>
<StgValue><ssdm name="or_ln136_1"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:13 %select_ln136_6 = select i1 %or_ln136_1, i4 %select_ln136_7, i4 %nb

]]></Node>
<StgValue><ssdm name="select_ln136_6"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:14 %nb_1 = select i1 %or_ln136_1, i4 %select_ln136_7, i4 %select_ln136

]]></Node>
<StgValue><ssdm name="nb_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv:15 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j = phi i4 0, void %_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv, i4 %j_1, void %.split16

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %j_1 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln25 = icmp_eq  i4 %j, i4 %nb_1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln25 = br i1 %icmp_ln25, void %.split16, void %_Z11AddRoundKeyPhihPA120_h.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
.split16:1 %zext_ln26 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:3 %word_addr = getelementptr i8 %word, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:4 %xor_ln27_2 = xor i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="4">
<![CDATA[
.split16:5 %sext_ln27 = sext i4 %xor_ln27_2

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
.split16:6 %zext_ln27_2 = zext i7 %sext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:7 %word_addr_1 = getelementptr i8 %word, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="word_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="9">
<![CDATA[
.split16:13 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="4">
<![CDATA[
.split16:14 %trunc_ln26 = trunc i4 %j

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split16:15 %shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="5">
<![CDATA[
.split16:16 %zext_ln26_1 = zext i5 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:17 %statemt_addr_1 = getelementptr i8 %statemt, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="statemt_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="5">
<![CDATA[
.split16:18 %statemt_load = load i5 %statemt_addr_1

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="9">
<![CDATA[
.split16:21 %word_load_1 = load i9 %word_addr_1

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16:22 %or_ln27 = or i5 %shl_ln2, i5 1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
.split16:23 %zext_ln27 = zext i5 %or_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:24 %statemt_addr_2 = getelementptr i8 %statemt, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="statemt_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
.split16:25 %statemt_load_1 = load i5 %statemt_addr_2

]]></Node>
<StgValue><ssdm name="statemt_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="4">
<![CDATA[
.split16:2 %zext_ln26_4 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split16:8 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 15, i4 %j

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:9 %word_addr_2 = getelementptr i8 %word, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="word_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split16:10 %add_ln29 = add i9 %zext_ln26_4, i9 360

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="9">
<![CDATA[
.split16:11 %zext_ln29_2 = zext i9 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %word_addr_3 = getelementptr i8 %word, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="word_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="9">
<![CDATA[
.split16:13 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="5">
<![CDATA[
.split16:18 %statemt_load = load i5 %statemt_addr_1

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split16:19 %xor_ln26 = xor i8 %statemt_load, i8 %word_load

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="9">
<![CDATA[
.split16:21 %word_load_1 = load i9 %word_addr_1

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
.split16:25 %statemt_load_1 = load i5 %statemt_addr_2

]]></Node>
<StgValue><ssdm name="statemt_load_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split16:26 %xor_ln27 = xor i8 %statemt_load_1, i8 %word_load_1

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="9">
<![CDATA[
.split16:28 %word_load_2 = load i9 %word_addr_2

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16:29 %or_ln28 = or i5 %shl_ln2, i5 2

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="5">
<![CDATA[
.split16:30 %zext_ln28 = zext i5 %or_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:31 %statemt_addr_3 = getelementptr i8 %statemt, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="statemt_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
.split16:32 %statemt_load_2 = load i5 %statemt_addr_3

]]></Node>
<StgValue><ssdm name="statemt_load_2"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
.split16:35 %word_load_3 = load i9 %word_addr_3

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16:36 %or_ln29 = or i5 %shl_ln2, i5 3

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="5">
<![CDATA[
.split16:37 %zext_ln29 = zext i5 %or_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:38 %statemt_addr_4 = getelementptr i8 %statemt, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="statemt_addr_4"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
.split16:39 %statemt_load_3 = load i5 %statemt_addr_4

]]></Node>
<StgValue><ssdm name="statemt_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split16:20 %store_ln26 = store i8 %xor_ln26, i5 %statemt_addr_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split16:27 %store_ln27 = store i8 %xor_ln27, i5 %statemt_addr_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="9">
<![CDATA[
.split16:28 %word_load_2 = load i9 %word_addr_2

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
.split16:32 %statemt_load_2 = load i5 %statemt_addr_3

]]></Node>
<StgValue><ssdm name="statemt_load_2"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split16:33 %xor_ln28 = xor i8 %statemt_load_2, i8 %word_load_2

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
.split16:35 %word_load_3 = load i9 %word_addr_3

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
.split16:39 %statemt_load_3 = load i5 %statemt_addr_4

]]></Node>
<StgValue><ssdm name="statemt_load_3"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split16:40 %xor_ln29 = xor i8 %statemt_load_3, i8 %word_load_3

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split16:34 %store_ln28 = store i8 %xor_ln28, i5 %statemt_addr_3

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split16:41 %store_ln29 = store i8 %xor_ln29, i5 %statemt_addr_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.split16:42 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit:0 %empty_27 = or i3 %select_ln136_5, i3 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit:1 %add = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit:2 %add_ln167 = add i4 %zext_ln8, i4 10

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="4">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit:3 %zext_ln25 = zext i4 %add_ln167

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit:4 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i4 1, void %_Z11AddRoundKeyPhihPA120_h.exit, i4 %i_5, void %.split13

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln167 = icmp_ugt  i4 %i_4, i4 %add

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 0

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln167 = br i1 %icmp_ln167, void %.split13, void %._crit_edge.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split13:0 %i_5 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="8">
<![CDATA[
.split13:2 %call_ln169 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="8">
<![CDATA[
._crit_edge.loopexit_ifconv:0 %call_ln174 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="230" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="8">
<![CDATA[
.split13:2 %call_ln169 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="231" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="4" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split13:3 %call_ln171 = call void @MixColumn_AddRoundKey, i8 %statemt, i4 %select_ln136_6, i4 %i_4, i8 %word

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:1 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="4" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split13:3 %call_ln171 = call void @MixColumn_AddRoundKey, i8 %statemt, i4 %select_ln136_6, i4 %i_4, i8 %word

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.split13:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="8">
<![CDATA[
._crit_edge.loopexit_ifconv:0 %call_ln174 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit_ifconv:1 %select_ln8_1 = select i1 %or_ln8, i4 6, i4 8

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit_ifconv:2 %or_ln8_1 = or i1 %or_ln8, i1 %or_ln82_3

]]></Node>
<StgValue><ssdm name="or_ln8_1"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit_ifconv:3 %nb_2 = select i1 %or_ln8_1, i4 %select_ln8_1, i4 4

]]></Node>
<StgValue><ssdm name="nb_2"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit_ifconv:4 %zext_ln25_1 = zext i4 %nb_2

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.loopexit_ifconv:5 %mul_ln25 = mul i7 %zext_ln25_1, i7 %zext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit_ifconv:6 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i4 0, void %._crit_edge.loopexit_ifconv, i4 %j_3, void %.split6

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %j_3 = add i4 %j_2, i4 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln25_1 = icmp_eq  i4 %j_2, i4 %nb_2

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln25 = br i1 %icmp_ln25_1, void %.split6, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="4">
<![CDATA[
.split6:0 %zext_ln25_2 = zext i4 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6:2 %add_ln26 = add i7 %mul_ln25, i7 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="7">
<![CDATA[
.split6:3 %zext_ln26_3 = zext i7 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="7">
<![CDATA[
.split6:5 %zext_ln26_6 = zext i7 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:6 %word_addr_4 = getelementptr i8 %word, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="word_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:7 %add_ln27 = add i8 %zext_ln26_6, i8 120

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
.split6:8 %zext_ln27_3 = zext i8 %add_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:9 %word_addr_5 = getelementptr i8 %word, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="word_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="9">
<![CDATA[
.split6:16 %word_load_4 = load i9 %word_addr_4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="4">
<![CDATA[
.split6:17 %trunc_ln26_1 = trunc i4 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split6:18 %shl_ln26_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln26_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln26_1"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5">
<![CDATA[
.split6:19 %zext_ln26_2 = zext i5 %shl_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:20 %statemt_addr_5 = getelementptr i8 %statemt, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="statemt_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
.split6:21 %statemt_load_4 = load i5 %statemt_addr_5

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="9">
<![CDATA[
.split6:24 %word_load_5 = load i9 %word_addr_5

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:25 %or_ln27_1 = or i5 %shl_ln26_1, i5 1

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="5">
<![CDATA[
.split6:26 %zext_ln27_1 = zext i5 %or_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:27 %statemt_addr_6 = getelementptr i8 %statemt, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="statemt_addr_6"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="5">
<![CDATA[
.split6:28 %statemt_load_5 = load i5 %statemt_addr_6

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="7">
<![CDATA[
.split6:4 %zext_ln26_5 = zext i7 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:10 %add_ln28 = add i9 %zext_ln26_5, i9 240

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
.split6:11 %zext_ln28_2 = zext i9 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:12 %word_addr_6 = getelementptr i8 %word, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="word_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:13 %add_ln29_1 = add i9 %zext_ln26_5, i9 360

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
.split6:14 %zext_ln29_3 = zext i9 %add_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:15 %word_addr_7 = getelementptr i8 %word, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="word_addr_7"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="9">
<![CDATA[
.split6:16 %word_load_4 = load i9 %word_addr_4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
.split6:21 %statemt_load_4 = load i5 %statemt_addr_5

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:22 %xor_ln26_1 = xor i8 %statemt_load_4, i8 %word_load_4

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="9">
<![CDATA[
.split6:24 %word_load_5 = load i9 %word_addr_5

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="5">
<![CDATA[
.split6:28 %statemt_load_5 = load i5 %statemt_addr_6

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:29 %xor_ln27_1 = xor i8 %statemt_load_5, i8 %word_load_5

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="9">
<![CDATA[
.split6:31 %word_load_6 = load i9 %word_addr_6

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:32 %or_ln28_1 = or i5 %shl_ln26_1, i5 2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="5">
<![CDATA[
.split6:33 %zext_ln28_1 = zext i5 %or_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:34 %statemt_addr_7 = getelementptr i8 %statemt, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="statemt_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="5">
<![CDATA[
.split6:35 %statemt_load_6 = load i5 %statemt_addr_7

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="9">
<![CDATA[
.split6:38 %word_load_7 = load i9 %word_addr_7

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:39 %or_ln29_1 = or i5 %shl_ln26_1, i5 3

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
.split6:40 %zext_ln29_1 = zext i5 %or_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:41 %statemt_addr_8 = getelementptr i8 %statemt, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="statemt_addr_8"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="5">
<![CDATA[
.split6:42 %statemt_load_7 = load i5 %statemt_addr_8

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="290" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split6:23 %store_ln26 = store i8 %xor_ln26_1, i5 %statemt_addr_5

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split6:30 %store_ln27 = store i8 %xor_ln27_1, i5 %statemt_addr_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="9">
<![CDATA[
.split6:31 %word_load_6 = load i9 %word_addr_6

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="5">
<![CDATA[
.split6:35 %statemt_load_6 = load i5 %statemt_addr_7

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:36 %xor_ln28_1 = xor i8 %statemt_load_6, i8 %word_load_6

]]></Node>
<StgValue><ssdm name="xor_ln28_1"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="9">
<![CDATA[
.split6:38 %word_load_7 = load i9 %word_addr_7

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="5">
<![CDATA[
.split6:42 %statemt_load_7 = load i5 %statemt_addr_8

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:43 %xor_ln29_1 = xor i8 %statemt_load_7, i8 %word_load_7

]]></Node>
<StgValue><ssdm name="xor_ln29_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split6:37 %store_ln28 = store i8 %xor_ln28_1, i5 %statemt_addr_7

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split6:44 %store_ln29 = store i8 %xor_ln29_1, i5 %statemt_addr_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.split6:45 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="128" op_3_bw="32" op_4_bw="32">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:0 %p_Result_2 = partset i256 @llvm.part.set.i256.i128, i256 %data256_V, i128 0, i32 128, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:1 %p_Result_3 = partset i256 @llvm.part.set.i256.i64, i256 %data256_V, i64 0, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:2 %icmp_ln23 = icmp_eq  i9 %select_ln82_6, i9 192

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:3 %select_ln23 = select i1 %icmp_ln23, i256 %p_Result_3, i256 %data256_V

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:4 %icmp_ln23_1 = icmp_eq  i9 %select_ln82_6, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:5 %select_ln23_1 = select i1 %icmp_ln23_1, i256 %p_Result_2, i256 %select_ln23

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:6 %select_ln23_2 = select i1 %icmp_ln23_1, i6 16, i6 24

]]></Node>
<StgValue><ssdm name="select_ln23_2"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:7 %or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:8 %round_2 = select i1 %or_ln23, i6 %select_ln23_2, i6 32

]]></Node>
<StgValue><ssdm name="round_2"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="6">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:9 %empty_30 = trunc i6 %round_2

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:10 %sub_i79 = add i5 %empty_30, i5 31

]]></Node>
<StgValue><ssdm name="sub_i79"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
_Z11AddRoundKeyPhihPA120_h.exit77_ifconv:11 %br_ln36 = br void

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i6 %i_7, void %.split, i6 0, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_1 = phi i256 %p_Result_4, void %.split, i256 %select_ln23_1, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %i_7 = add i6 %i_6, i6 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln36 = icmp_eq  i6 %i_6, i6 %round_2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln36 = br i1 %icmp_ln36, void %.split, void %_Z8U8toU256P7ap_uintILi256EEPhi.exit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="6">
<![CDATA[
.split:0 %empty_32 = trunc i6 %i_6

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:2 %sub_ln37 = sub i5 %sub_i79, i5 %empty_32

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="5">
<![CDATA[
.split:3 %zext_ln37 = zext i5 %sub_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %statemt_addr_9 = getelementptr i8 %statemt, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="statemt_addr_9"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="5">
<![CDATA[
.split:5 %p_Repl2_s = load i5 %statemt_addr_9

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="5">
<![CDATA[
.split:5 %p_Repl2_s = load i5 %statemt_addr_9

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split:6 %shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:7 %or_ln37 = or i8 %shl_ln3, i8 7

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="8">
<![CDATA[
.split:8 %zext_ln240 = zext i8 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:9 %icmp_ln388 = icmp_ugt  i8 %shl_ln3, i8 %or_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln388"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="8">
<![CDATA[
.split:10 %zext_ln388 = zext i8 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="8">
<![CDATA[
.split:11 %zext_ln388_1 = zext i8 %or_ln37

]]></Node>
<StgValue><ssdm name="zext_ln388_1"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:12 %xor_ln388 = xor i9 %zext_ln388, i9 255

]]></Node>
<StgValue><ssdm name="xor_ln388"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split:13 %select_ln388 = select i1 %icmp_ln388, i9 %zext_ln388, i9 %zext_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split:14 %select_ln388_1 = select i1 %icmp_ln388, i9 %zext_ln388_1, i9 %zext_ln388

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split:15 %select_ln388_2 = select i1 %icmp_ln388, i9 %xor_ln388, i9 %zext_ln388

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:16 %xor_ln388_1 = xor i9 %select_ln388, i9 255

]]></Node>
<StgValue><ssdm name="xor_ln388_1"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="256" op_0_bw="9">
<![CDATA[
.split:17 %zext_ln388_2 = zext i9 %select_ln388_2

]]></Node>
<StgValue><ssdm name="zext_ln388_2"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="9">
<![CDATA[
.split:18 %zext_ln388_3 = zext i9 %select_ln388_1

]]></Node>
<StgValue><ssdm name="zext_ln388_3"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="9">
<![CDATA[
.split:19 %zext_ln388_4 = zext i9 %xor_ln388_1

]]></Node>
<StgValue><ssdm name="zext_ln388_4"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:20 %shl_ln388 = shl i256 %zext_ln240, i256 %zext_ln388_2

]]></Node>
<StgValue><ssdm name="shl_ln388"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:21 %tmp_3 = partselect i256 @llvm.part.select.i256, i256 %shl_ln388, i32 255, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:22 %select_ln388_3 = select i1 %icmp_ln388, i256 %tmp_3, i256 %shl_ln388

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:23 %shl_ln388_1 = shl i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln388_3

]]></Node>
<StgValue><ssdm name="shl_ln388_1"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:24 %lshr_ln388 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln388_4

]]></Node>
<StgValue><ssdm name="lshr_ln388"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:25 %and_ln388 = and i256 %shl_ln388_1, i256 %lshr_ln388

]]></Node>
<StgValue><ssdm name="and_ln388"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:26 %xor_ln388_2 = xor i256 %and_ln388, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935

]]></Node>
<StgValue><ssdm name="xor_ln388_2"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:27 %and_ln388_1 = and i256 %p_Val2_1, i256 %xor_ln388_2

]]></Node>
<StgValue><ssdm name="and_ln388_1"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:28 %and_ln388_2 = and i256 %select_ln388_3, i256 %and_ln388

]]></Node>
<StgValue><ssdm name="and_ln388_2"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:29 %p_Result_4 = or i256 %and_ln388_1, i256 %and_ln388_2

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.split:30 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
_Z8U8toU256P7ap_uintILi256EEPhi.exit:0 %write_ln388 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %statemt256, i256 %p_Val2_1

]]></Node>
<StgValue><ssdm name="write_ln388"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0">
<![CDATA[
_Z8U8toU256P7ap_uintILi256EEPhi.exit:1 %ret_ln178 = ret

]]></Node>
<StgValue><ssdm name="ret_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
