http://scholar.google.com/scholar?q=44rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2011%2C+3-7+December+2011%2C+Porto+Alegre%2C+Brazil
http://scholar.google.com/scholar?q=Active+management+of+timing+guardband+to+save+energy+in+POWER7.
http://scholar.google.com/scholar?q=Bundled+execution+of+recurring+traces+for+energy-efficient+general+purpose+processing.
http://scholar.google.com/scholar?q=Minimalist+open-page%3A+a+DRAM+page-mode+scheduling+policy+for+the+many-core+era.
http://scholar.google.com/scholar?q=The+NoX+router.
http://scholar.google.com/scholar?q=A+systematic+methodology+to+develop+resilient+cache+coherence+protocols.
http://scholar.google.com/scholar?q=Dataflow+execution+of+sequential+imperative+programs+on+multicore+architectures.
http://scholar.google.com/scholar?q=Towards+the+ideal+on-chip+fabric+for+1-to-many+and+many-to-1+communication.
http://scholar.google.com/scholar?q=Packet+chaining%3A+efficient+single-cycle+allocation+for+on-chip+networks.
http://scholar.google.com/scholar?q=Resilient+microring+resonator+based+photonic+networks.
http://scholar.google.com/scholar?q=FeatherWeight%3A+low-cost+optical+arbitration+with+QoS+support.
http://scholar.google.com/scholar?q=A+new+case+for+the+TAGE+branch+predictor.
http://scholar.google.com/scholar?q=Identifying+and+predicting+timing-critical+instructions+to+boost+timing+speculation.
http://scholar.google.com/scholar?q=Idempotent+processor+architecture.
http://scholar.google.com/scholar?q=Proactive+instruction+fetch.
http://scholar.google.com/scholar?q=QsCores%3A+trading+dark+silicon+for+scalable+energy+efficiency+with+quasi-specific+cores.
http://scholar.google.com/scholar?q=Pack+%26+Cap%3A+adaptive+DVFS+and+thread+packing+under+power+caps.
http://scholar.google.com/scholar?q=Preventing+PCM+banks+from+seizing+too+much+power.
http://scholar.google.com/scholar?q=CRAM%3A+coded+registers+for+amplified+multiporting.
http://scholar.google.com/scholar?q=ATDetector%3A+improving+the+accuracy+of+a+commercial+data+race+detector+by+identifying+address+transfer.
http://scholar.google.com/scholar?q=CoreRacer%3A+a+practical+memory+race+recorder+for+multicore+x86+TSO+processors.
http://scholar.google.com/scholar?q=Manager-client+pairing%3A+a+framework+for+implementing+coherence+hierarchies.
http://scholar.google.com/scholar?q=TransCom%3A+transforming+stream+communication+for+load+balance+and+efficiency+in+networks-on-chip.
http://scholar.google.com/scholar?q=Bubble-Up%3A+increasing+utilization+in+modern+warehouse+scale+computers+via+sensible+co-locations.
http://scholar.google.com/scholar?q=System-level+integrated+server+architectures+for+scale-out+datacenters.
http://scholar.google.com/scholar?q=Architectural+support+for+secure+virtualization+under+a+vulnerable+hypervisor.
http://scholar.google.com/scholar?q=Complementing+user-level+coarse-grain+parallelism+with+implicit+speculative+parallelism.
http://scholar.google.com/scholar?q=Hardware+transactional+memory+for+GPU+architectures.
http://scholar.google.com/scholar?q=Improving+GPU+performance+via+large+warps+and+two-level+warp+scheduling.
http://scholar.google.com/scholar?q=Pay-As-You-Go%3A+low-overhead+hard-error+correction+for+phase+change+memories.
http://scholar.google.com/scholar?q=Multi+retention+level+STT-RAM+cache+designs+with+a+dynamic+refresh+scheme.
http://scholar.google.com/scholar?q=A+resistive+TCAM+accelerator+for+data-intensive+computing.
http://scholar.google.com/scholar?q=A+register-file+approach+for+row+buffer+caches+in+die-stacked+DRAMs.
http://scholar.google.com/scholar?q=Parallel+application+memory+scheduling.
http://scholar.google.com/scholar?q=Reducing+memory+interference+in+multicore+systems+via+application-aware+memory+channel+partitioning.
http://scholar.google.com/scholar?q=Accelerating+microprocessor+silicon+validation+by+exposing+ISA+diversity.
http://scholar.google.com/scholar?q=Encore%3A+low-cost%2C+fine-grained+transient+fault+recovery.
http://scholar.google.com/scholar?q=Formally+enhanced+runtime+verification+to+ensure+NoC+functional+correctness.
http://scholar.google.com/scholar?q=Residue+cache%3A+a+low-energy+low-area+L2+cache+architecture+via+compression+and+partial+hits.
http://scholar.google.com/scholar?q=SHiP%3A+signature-based+hit+predictor+for+high+performance+caching.
http://scholar.google.com/scholar?q=PACMan%3A+prefetch-aware+cache+management+for+high+performance+caching.
http://scholar.google.com/scholar?q=Efficiently+enabling+conventional+block+sizes+for+very+large+die-stacked+DRAM+caches.
http://scholar.google.com/scholar?q=A+compile-time+managed+multi-level+register+file+hierarchy.
http://scholar.google.com/scholar?q=SIMD+re-convergence+at+thread+frontiers.
http://scholar.google.com/scholar?q=A+data+layout+optimization+framework+for+NUCA-based+multicores.
