-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "10/08/2023 21:38:34"
                                                            
-- Vhdl Test Bench template for design  :  RegisterFile
-- 
-- Simulation tool : ModelSim (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY RegisterFile_vhd_tst IS
END RegisterFile_vhd_tst;
ARCHITECTURE RegisterFile_arch OF RegisterFile_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL ReadData1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL ReadData2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL ReadRegister1 : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL ReadRegister2 : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL RegWrite : STD_LOGIC;
SIGNAL WriteData : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL WriteRegister : STD_LOGIC_VECTOR(4 DOWNTO 0);
COMPONENT RegisterFile
	PORT (
	ReadData1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	ReadData2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	ReadRegister1 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	ReadRegister2 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	RegWrite : IN STD_LOGIC;
	WriteData : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
	WriteRegister : IN STD_LOGIC_VECTOR(4 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	i1 : RegisterFile
	PORT MAP (
-- list connections between master ports and signals
	ReadData1 => ReadData1,
	ReadData2 => ReadData2,
	ReadRegister1 => ReadRegister1,
	ReadRegister2 => ReadRegister2,
	RegWrite => RegWrite,
	WriteData => WriteData,
	WriteRegister => WriteRegister
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END RegisterFile_arch;
