// Seed: 921534382
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    input tri id_13,
    output tri0 id_14,
    input wire id_15,
    output uwire id_16,
    output wand id_17,
    input wor id_18,
    input tri0 id_19,
    input wand id_20,
    input wire id_21,
    output uwire id_22,
    input uwire id_23,
    input supply0 id_24,
    output wire id_25,
    output tri0 id_26,
    input wand id_27,
    output wand id_28,
    output tri0 id_29,
    input tri0 id_30,
    input supply1 id_31,
    input tri0 id_32,
    input tri0 id_33,
    input tri1 id_34,
    input tri0 id_35,
    input uwire id_36
);
  wire id_38;
  assign id_14 = 1'b0;
  assign id_8  = 1;
  if (&id_7 - 1'd0) assign id_25 = 1;
  else begin : LABEL_0
    wire id_39;
  end
  module_0 modCall_1 (
      id_38,
      id_39,
      id_39
  );
  always id_5 = 1;
  assign id_29 = id_0;
endmodule
