$date
	Thu Nov 21 20:21:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module div_2_tb $end
$var wire 1 ! clk_d $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 1 ! clk_d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
0!
$end
#1000
1#
#5000
0"
#10000
1!
1"
#15000
0"
#20000
0!
1"
#25000
0"
#30000
1!
1"
#35000
0"
#40000
0!
1"
#45000
0"
#50000
1!
1"
#55000
0"
#60000
0!
1"
#65000
0"
#70000
1!
1"
#75000
0"
#80000
0!
1"
#85000
0"
#90000
1!
1"
#95000
0"
#100000
0!
1"
#101000
