Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  4 23:05:23 2018
| Host         : david-Lenovo-U31-70 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_timing_summary -max_paths 10 -file Timer_timing_summary_routed.rpt -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/s_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter0/terminalCount_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter1/terminalCount_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter2/terminalCount_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter3/terminalCount_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: startStop/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.121        0.000                      0                  148        0.170        0.000                      0                  148        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.121        0.000                      0                  148        0.170        0.000                      0                  148        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.058ns (31.210%)  route 2.332ns (68.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.694     8.714    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y69         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulseGen/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.058ns (31.210%)  route 2.332ns (68.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.694     8.714    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y69         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulseGen/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.058ns (31.210%)  route 2.332ns (68.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.694     8.714    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y69         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulseGen/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.058ns (31.210%)  route 2.332ns (68.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.694     8.714    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  pulseGen/s_counter_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y69         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulseGen/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.058ns (31.181%)  route 2.335ns (68.819%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.697     8.717    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[0]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.859    pulseGen/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.058ns (31.181%)  route 2.335ns (68.819%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.697     8.717    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[1]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.859    pulseGen/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.058ns (31.181%)  route 2.335ns (68.819%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.697     8.717    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[2]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.859    pulseGen/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.058ns (31.181%)  route 2.335ns (68.819%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.697     8.717    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.859    pulseGen/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.058ns (31.610%)  route 2.289ns (68.390%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.651     8.671    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y73         FDRE                                         r  pulseGen/s_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  pulseGen/s_counter_reg[20]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDRE (Setup_fdre_C_R)       -0.429    14.830    pulseGen/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 pulseGen/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.058ns (31.610%)  route 2.289ns (68.390%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.721     5.324    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  pulseGen/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulseGen/s_counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.460    pulseGen/s_counter_reg[3]
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  pulseGen/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.551     7.163    pulseGen/s_counter[0]_i_8_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I4_O)        0.326     7.489 r  pulseGen/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.407     7.896    pulseGen/s_counter[0]_i_4_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  pulseGen/s_counter[0]_i_1/O
                         net (fo=27, routed)          0.651     8.671    pulseGen/s_counter[0]_i_1_n_0
    SLICE_X86Y73         FDRE                                         r  pulseGen/s_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  pulseGen/s_counter_reg[21]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDRE (Setup_fdre_C_R)       -0.429    14.830    pulseGen/s_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 startStop/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop/flipflops_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    startStop/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  startStop/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  startStop/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.115     1.772    startStop/flipflops_reg_n_0_[0]
    SLICE_X89Y76         FDRE                                         r  startStop/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.029    startStop/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  startStop/flipflops_reg[1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075     1.602    startStop/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 startStop/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.514    startStop/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  startStop/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  startStop/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     1.711    startStop/p_0_in
    SLICE_X89Y76         LUT4 (Prop_lut4_I2_O)        0.099     1.810 r  startStop/result_i_1/O
                         net (fo=1, routed)           0.000     1.810    startStop/result_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  startStop/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.029    startStop/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  startStop/result_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.091     1.605    startStop/result_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter0/terminalCount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0/terminalCount_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.606     1.525    counter0/clk_IBUF_BUFG
    SLICE_X89Y59         FDRE                                         r  counter0/terminalCount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  counter0/terminalCount_reg/Q
                         net (fo=9, routed)           0.117     1.784    counter0/s_terminalCount[0]
    SLICE_X89Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  counter0/terminalCount_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    counter0/terminalCount_i_1__0_n_0
    SLICE_X89Y59         FDRE                                         r  counter0/terminalCount_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.878     2.043    counter0/clk_IBUF_BUFG
    SLICE_X89Y59         FDRE                                         r  counter0/terminalCount_reg/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y59         FDRE (Hold_fdre_C_D)         0.091     1.616    counter0/terminalCount_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter1/s_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/terminalCount_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.715%)  route 0.196ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    counter1/clk_IBUF_BUFG
    SLICE_X89Y72         FDSE                                         r  counter1/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  counter1/s_count_reg[3]/Q
                         net (fo=6, routed)           0.196     1.853    counter1/Q[0]
    SLICE_X88Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  counter1/terminalCount_i_1__1/O
                         net (fo=1, routed)           0.000     1.898    counter1/terminalCount_i_1__1_n_0
    SLICE_X88Y72         FDRE                                         r  counter1/terminalCount_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.866     2.031    counter1/clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  counter1/terminalCount_reg/C
                         clock pessimism             -0.501     1.529    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.120     1.649    counter1/terminalCount_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter3/s_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter3/terminalCount_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.530%)  route 0.119ns (34.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    counter3/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  counter3/s_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  counter3/s_count_reg[2]/Q
                         net (fo=4, routed)           0.119     1.763    counter3/led_OBUF[1]
    SLICE_X89Y71         LUT6 (Prop_lut6_I3_O)        0.098     1.861 r  counter3/terminalCount_i_1/O
                         net (fo=1, routed)           0.000     1.861    counter3/terminalCount_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  counter3/terminalCount_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.032    counter3/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  counter3/terminalCount_reg/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.092     1.608    counter3/terminalCount_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 startStop/counter_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop/counter_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.514    startStop/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  startStop/counter_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  startStop/counter_out_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    startStop/counter_out_reg_n_0_[10]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  startStop/counter_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    startStop/counter_out_reg[8]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  startStop/counter_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.029    startStop/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  startStop/counter_out_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    startStop/counter_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 startStop/counter_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop/counter_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    startStop/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  startStop/counter_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  startStop/counter_out_reg[14]/Q
                         net (fo=1, routed)           0.114     1.795    startStop/counter_out_reg_n_0_[14]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  startStop/counter_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    startStop/counter_out_reg[12]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  startStop/counter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.866     2.031    startStop/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  startStop/counter_out_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    startStop/counter_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 startStop/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.513    startStop/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  startStop/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  startStop/counter_out_reg[6]/Q
                         net (fo=1, routed)           0.114     1.792    startStop/counter_out_reg_n_0_[6]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  startStop/counter_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    startStop/counter_out_reg[4]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  startStop/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.028    startStop/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  startStop/counter_out_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134     1.647    startStop/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter0/s_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0/s_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.212ns (52.311%)  route 0.193ns (47.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.606     1.525    counter0/clk_IBUF_BUFG
    SLICE_X88Y59         FDSE                                         r  counter0/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  counter0/s_count_reg[3]/Q
                         net (fo=6, routed)           0.193     1.883    counter0/Q[0]
    SLICE_X88Y59         LUT4 (Prop_lut4_I0_O)        0.048     1.931 r  counter0/s_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    counter0/s_count[2]_i_1_n_0
    SLICE_X88Y59         FDRE                                         r  counter0/s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.878     2.043    counter0/clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  counter0/s_count_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y59         FDRE (Hold_fdre_C_D)         0.131     1.656    counter0/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulseGen/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  pulseGen/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pulseGen/s_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.791    pulseGen/s_counter_reg[10]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  pulseGen/s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    pulseGen/s_counter_reg[8]_i_1_n_5
    SLICE_X86Y70         FDRE                                         r  pulseGen/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.033    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  pulseGen/s_counter_reg[10]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    pulseGen/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y59    counter0/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y59    counter0/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y59    counter0/s_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y59    counter0/s_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y59    counter0/terminalCount_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    counter1/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    counter1/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    counter1/s_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    counter1/s_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    counter1/s_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    counter1/s_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    counter1/s_count_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    counter1/s_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    counter1/terminalCount_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter2/terminalCount_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    counter2/s_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter2/terminalCount_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter3/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter3/s_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter3/s_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    counter3/terminalCount_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    pulseGen/pulseOut_reg/C



