

.PHONY : TARGET0
TARGET0 :
	@cd /home/abdul_waheed/github_files/UET-Pcore-with-c-ext/verif/riscof_work/src/add-01.S/ref;riscv64-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/abdul_waheed/github_files/UETRV-PCore-main/verif/sail_cSim-plugin/env/link.ld         -I /home/abdul_waheed/github_files/UETRV-PCore-main/verif/sail_cSim-plugin/env/         -I /home/abdul_waheed/github_files/UET-Pcore-with-c-ext/verif/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/abdul_waheed/github_files/UET-Pcore-with-c-ext/verif/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/abdul_waheed/github_files/UET-Pcore-with-c-ext/verif/riscof_work/src/add-01.S/ref/Reference-sail_c_simulator.signature ref.elf > add-01.log 2>&1;