<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="63" />
   <export preferredWidth="274" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="306" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="287" />
  </columns>
 </clocktable>
 <window width="1000" height="718" x="644" y="44" />
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Interface Protocols/PCI Express,Project,Library/Qsys Interconnect/Memory-Mapped,Library/University Program,Library,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Basic Functions,Library/Interface Protocols,Library/Qsys Interconnect,Library/University Program/Audio &amp; Video/Video,Library/University Program/Audio &amp; Video,Library/Basic Functions/On Chip Memory" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="1" greybox="1" />
</preferences>
