$date
	Sun Jun 24 16:57:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ramController_tb $end
$scope module s $end
$var wire 9 ! Ain [8:0] $end
$var wire 18 " Aout [17:0] $end
$var wire 1 # CASL_n $end
$var wire 1 $ CASU_n $end
$var wire 1 % CE_n $end
$var wire 1 & LB_n $end
$var wire 1 ' OEin_n $end
$var wire 1 ( OEout_n $end
$var wire 1 ) RAS_n $end
$var wire 1 * UB_n $end
$var wire 1 + WE_n $end
$var wire 9 , rowAddress [8:0] $end
$var reg 18 - addressOut [17:0] $end
$var reg 1 . ce_n $end
$var reg 1 / lb_n $end
$var reg 1 0 ub_n $end
$scope module rowLatch $end
$var wire 9 1 D [8:0] $end
$var wire 9 2 Q [8:0] $end
$var wire 1 3 clk $end
$var wire 1 4 reset_n $end
$var reg 9 5 q [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
14
x3
b0 2
bx 1
x0
x/
x.
b0 -
b0 ,
x+
x*
x)
x(
x'
x&
x%
x$
x#
b0 "
bx !
$end
#20
03
1)
1+
1#
1$
1(
1'
b0 !
b0 1
#40
b10101111 !
b10101111 1
#50
b10101111 ,
b10101111 2
b10101111 5
0%
0.
13
0)
#70
b10011010 !
b10011010 1
#80
0&
0/
0*
00
b10011010010101111 "
b10011010010101111 -
0#
0$
#90
0(
0'
#100
1(
1'
#120
1#
1$
#130
0+
#140
b10011011 !
b10011011 1
#150
1+
#160
b10011011010101111 "
b10011011010101111 -
1&
1/
0$
#170
0(
0'
#180
1(
1'
#200
1$
#210
0+
#220
b10011100 !
b10011100 1
#230
1+
#240
b10011100010101111 "
b10011100010101111 -
0$
#250
0(
0'
#260
03
1)
#270
1(
1'
#280
1$
#290
0+
#340
