Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Sep 14 17:31:52 2018
| Host         : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   146 |
| Unused register locations in slices containing registers |   271 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5256 |         1891 |
| No           | No                    | Yes                    |              20 |            8 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |            2432 |          863 |
| Yes          | No                    | Yes                    |            2204 |          876 |
| Yes          | Yes                   | No                     |              24 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------+-------------------------------------+------------------+----------------+
|             Clock Signal             |         Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------+-------------------------------------+------------------+----------------+
|  KC0/keyAddrCount_reg[5]_LDC_i_1_n_0 |                              | KC0/keyAddrCount_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clkIn_IBUF_BUFG                     |                              | KB0/keyOut_reg[1738]_0              |                1 |              1 |
|  clkIn_IBUF_BUFG                     |                              | KB0/keyOut_reg[208]_0               |                1 |              1 |
|  clkIn_IBUF_BUFG                     | U0/p_3_in                    | KB0/keyOut_reg[208]_0               |                1 |              1 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[10][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                3 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[4][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                1 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[15][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                3 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[11][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[14][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[12][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                1 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[0][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                3 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[1][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                1 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[13][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[2][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                1 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[6][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                3 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[3][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[5][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[7][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[8][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                2 |              3 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[9][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                3 |              3 |
|  clkIn_IBUF_BUFG                     | U0/bit_count                 | U0/tx_buff_reg[4][4]_0              |                1 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[0][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[12][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[14][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                1 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[2][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                1 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[13][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                3 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[1][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[4][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[15][6]_i_1_n_0    | KB0/keyOut_reg[57]_0                |                3 |              4 |
|  clkIn_IBUF_BUFG                     | KC0/keyAddrCount[7]_i_1_n_0  | KC0/keyAddrCount_reg[5]_LDC_i_2_n_0 |                1 |              4 |
|  clkIn_IBUF_BUFG                     | KC0/keyAddrCount[7]_i_1_n_0  | KC0/keyAddrCount_reg[5]_LDC_i_1_n_0 |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[3][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[5][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                2 |              4 |
|  clkIn_IBUF_BUFG                     | KC0/keyAddrCount[7]_i_1_n_0  | KB0/keyOut_reg[6]_0                 |                3 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[6][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                3 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[7][6]_i_1_n_0     | KB0/keyOut_reg[57]_0                |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[9][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[10][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                3 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[8][6]_i_1_n_0     | U0/tx_buff_reg[4][4]_0              |                3 |              4 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[11][6]_i_1_n_0    | U0/tx_buff_reg[4][4]_0              |                2 |              4 |
|  clkIn_IBUF_BUFG                     | U0/byte_count                | KB0/keyOut_reg[57]_0                |                2 |              6 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[16][5]_i_2_n_0    | U0/tx_buff[16][5]_i_1_n_0           |                3 |              6 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[18][5]_i_2_n_0    | U0/tx_buff[18][5]_i_1_n_0           |                4 |              6 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[17][5]_i_2_n_0    | U0/tx_buff[17][5]_i_1_n_0           |                2 |              6 |
|  clkIn_IBUF_BUFG                     | U0/tx_buff[19][5]_i_2_n_0    | U0/tx_buff[19][5]_i_1_n_0           |                2 |              6 |
|  clkIn_IBUF_BUFG                     | DC0/dataAddrCount[7]_i_1_n_0 | KB0/keyOut_reg[1738]_0              |                4 |              8 |
|  clkIn_IBUF_BUFG                     | U0/p_3_in                    | KB0/keyOut_reg[6]_0                 |                2 |             13 |
|  clkIn_IBUF_BUFG                     |                              | U0/tx_buff_reg[4][4]_0              |                6 |             18 |
|  clkIn_IBUF_BUFG                     | DC0/dataOut_reg[127][0]      | KB0/keyOut_reg[1900]_0              |               11 |             21 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[33][31][0]       |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[28][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[52][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[24][31][0]       |                                     |               15 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[2][31][0]        |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[41][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[42][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[36][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[5][31][0]        |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[19][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[25][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[14][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[23][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[44][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[26][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[17][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[21][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[48][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[55][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[6][31][0]        |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[1][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[47][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[49][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[7][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[9][31][0]        |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[31][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[4][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[51][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[43][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[58][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[8][31][0]        |                                     |                7 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[40][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[13][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[50][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[39][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[15][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[16][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[30][31][0]       |                                     |               15 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[32][31][0]       |                                     |               14 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/E[0]                     |                                     |               17 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[0][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[11][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[10][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[6][0][0]         |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[8][31][0]        |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[4][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[2][31][0]        |                                     |                8 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[7][31][0]        |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[13][31][0]       |                                     |                7 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[11][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[14][31][0]       |                                     |                7 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[1][31][0]        |                                     |                8 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[5][31][0]        |                                     |                8 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[0][31][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[12][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[10][0][0]        |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/E[0]                     |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[18][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | DC0/RAM_reg[3][31][0]        |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[3][31][0]        |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[46][31][0]       |                                     |               16 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[9][31][0]        |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[34][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[37][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[45][31][0]       |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[29][31][0]       |                                     |               12 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[56][31][0]       |                                     |               15 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[38][31][0]       |                                     |               11 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[12][31][0]       |                                     |               14 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[53][31][0]       |                                     |                9 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[22][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[35][31][0]       |                                     |               14 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[57][31][0]       |                                     |               17 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[20][31][0]       |                                     |               13 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[27][31][0]       |                                     |               14 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/RAM_reg[54][31][0]       |                                     |               10 |             32 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | U0/tx_buff_reg[4][4]_0              |               21 |             44 |
|  clkIn_IBUF_BUFG                     | DC0/dataOut_reg[127][0]      | KB0/keyOut_reg[1738]_0              |               17 |             46 |
|  clkIn_IBUF_BUFG                     | DC0/dataOut_reg[127][0]      | KB0/keyOut_reg[1838]_0              |               22 |             61 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[1838]_0              |               24 |             62 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[57]_0                |               27 |             62 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[1738]_0              |               22 |             68 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[208]_0               |               31 |             98 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[1900]_0              |               40 |            102 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut_reg[6]_0                 |               37 |            106 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1245]_i_1_n_0            |               48 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1262]_i_1_n_0            |               45 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1560]_i_1_n_0            |               50 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1695]_i_1_n_0            |               48 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1599]_i_1_n_0            |               51 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1737]_i_1_n_0            |               49 |            123 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1183]_i_1_n_0            |               48 |            128 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[575]_i_1_n_0             |               49 |            128 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[383]_i_1_n_0             |               50 |            128 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1023]_i_1_n_0            |               51 |            128 |
|  clkIn_IBUF_BUFG                     | KC0/keyOut_reg[1919][0]      | KB0/keyOut[1727]_i_1_n_0            |               51 |            128 |
|  clkIn_IBUF_BUFG                     |                              |                                     |             1891 |           5256 |
+--------------------------------------+------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 3      |                    16 |
| 4      |                    20 |
| 6      |                     5 |
| 8      |                     1 |
| 13     |                     1 |
| 16+    |                    99 |
+--------+-----------------------+


