<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_adc_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">system_s_axis_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">system_s_axis_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 17 07:49:32 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d344de5c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_adc_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 17 07:49:32 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d344de5c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 17 07:49:32 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9223977d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_adc_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 17 07:49:32 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9223977d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 17 07:57:23 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d344de5c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_tri_o_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ae761a09</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/39bd/hdl/adc_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/39bd/hdl/adc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_adc_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/39bd/hdl/adc_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/39bd/hdl/adc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_adc_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_adc_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_adc_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_adc_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_adc_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_adc_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_ae761a09" spirit:order="3">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_adc_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>adc_v1.1</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0a70f6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d303249_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226b61fd_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226e7935_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0e4da5_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb59958_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29dae3f9_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509e1625_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522c8065_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32de9ec6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159187fc_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab21e67_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541f131d_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d7de8c_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b37f6cb_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444eef04_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bdc934_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648f3b82_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52188626_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3daf9ee7_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a98dd9_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134585d8_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234f52c1_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3096f4a4_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488e94e2_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8eb49b_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e54b958_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c741b6c_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe05bd9_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355ff52e_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646c9dc6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d86458c_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8501b4_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4098b37e_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bc4d02_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323b04b_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8abd6d_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e8b423_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345b64e8_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556c40ad_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1791fa_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac3c078_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fe086_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@feb406d_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc0c69_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b437cf6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7998bea_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38de5e25_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4ad047_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f3c9c2_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfb2f22_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df5ea1_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ed739_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7aefe6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3e4c59_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752df5ac_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d15d19_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559cfe1a_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2add31ab_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14352f98_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d8bc58_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280aebd4_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c0ba1a_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8bb65b_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb742aa_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8b1f0c_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7a70d6_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d9bab7_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c33048e_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597553f1_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9e8974_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fae8805_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16eb64bb_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15856fa7_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db2571f_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fbbc4_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7007497d_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbf7f71_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab70821_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23687337_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fa96d1_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5f9b30_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a55c6d_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de64837_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b5237a_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4085e4c7_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d215a03_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf561a7_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bf5105_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ceb669e_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aacbdd4_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcbf78_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a196183_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f739ae0_ARCHIVE_LOCATION">c:/Users/mp02/Desktop/123/17_hdmi_out/hdmi_out/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36495862_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7a741f_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2812f2fe_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b758be_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5d206c_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2400a95b_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b789526_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3323e269_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a762dcd_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f0fa51_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cb4cb3_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea510bd_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5621917_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612fa810_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ccd00b_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7fe92a_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d314ff8_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a08ead0_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf25225_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291dce08_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0096a2_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6073ca_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9310a_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7913e0_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb70d76_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d59b889_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30178ae7_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647e50de_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e797b8_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73206746_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f34b83_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f56782b_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd1ef46_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8b18f6_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593c5f98_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531c6b6f_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f7f490_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61597f92_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1425fe0a_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8747df_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb0e98c_ARCHIVE_LOCATION">e:/xlinx_zynq_ziliao/xlinx zynq/Z7-Lite_Z7010_2018.3/03_SDK_Demo/23_ADDA_HDMI/ADDA_HDMI/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdbb295_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b07878_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4783e8d1_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d177a4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb8c464_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19495c04_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b5fe2a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653b939a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2bb976_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7b865_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a659d3_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1558a229_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df65df0_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c02004_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f09275_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8e2ac_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11615b68_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbf7fc4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a00da17_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4753dbcd_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783bd17e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d9ade2_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c84b59_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201c63ba_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675f2ba9_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1250dddc_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4bd7c5_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240aee44_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8af23a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293ce0ad_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be322a9_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5150d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d41be6_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab2f344_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4678c9_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5cdb03_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bafba54_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b103430_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518dea23_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5607d5bc_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44467d05_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7cab24_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a9b2de_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67699cf4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183181dc_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317af645_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21416f11_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dc9e07_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f22b28_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92b18d4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f7256a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5838be69_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d145d88_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cc666f_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bb0ef4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532f4198_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4925323e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc215e1_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d74b0e6_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9a2e69_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f39d05a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2345e7ec_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714b46b0_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d209659_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a410cee_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c22869_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c13cd7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3617f3db_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f37bd_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b5d625_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f942c8e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399d9b82_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121f372c_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4362333f_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c259a96_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0bc6a8_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626183e0_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45adc11e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee387d3_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76149f24_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208420f6_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6994ca2b_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbaaf85_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba4b5f2_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f83c70d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271437e3_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3a0af4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72faa629_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c497ea2_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f575c1c_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52317a29_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576c5401_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14b5d7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff4792e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d797fff_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49575dd1_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c3f2b5_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d32f20_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783680f5_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58621395_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c34483b_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c2f426_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5286aef1_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d87ce53_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cef8309_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d21fbd7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790e60a4_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61322de7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5333746_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a150e24_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cd070_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa14019_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424b2374_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330a0c3_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cf4fa5_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101b0e3a_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a5e0b_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e695168_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62284f1d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50943109_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111b3b26_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9d8b26_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b09134_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583b7307_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a680d26_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc00cf9_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3445129d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee2f475_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571ab37e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac1a6a7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aa6ff9_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c4fe98_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df9356e_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696adb72_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1ce3e8_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5b388f_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8d62d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233f530b_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d434aae_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca39b3d_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a259e48_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27bd94_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60257a2c_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111b1496_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5751a730_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6525dcc0_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371bbc21_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c76323_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18324109_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435146d3_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae9b697_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d103a7_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5286ab30_ARCHIVE_LOCATION">c:/Xilinx/repo/ip/adc_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a2a6053"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="43da47aa"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e82556a3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b179f98e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
