@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO106 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\lcddata00.vhdl":52:20:52:27|Found ROM .delname. (in view: work.lcddata00(lcddata0)) with 16 words by 7 bits.
@N: BN362 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\contring00.vhdl":18:4:18:5|Removing sequential instance L07.outcr0[0] (in view: work.toplcd00(toplcd0)) because it does not drive other instances.
@N: BN362 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\contring00.vhdl":18:4:18:5|Removing sequential instance L07.outcr0[1] (in view: work.toplcd00(toplcd0)) because it does not drive other instances.
@N: BN362 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\contring00.vhdl":18:4:18:5|Removing sequential instance L07.outcr0[2] (in view: work.toplcd00(toplcd0)) because it does not drive other instances.
@N: BN362 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\contring00.vhdl":18:4:18:5|Removing sequential instance L07.outcr0[3] (in view: work.toplcd00(toplcd0)) because it does not drive other instances.
@N: FX214 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom\decodifica00.vhdl":21:2:21:5|Generating ROM L08.decenas[34:0] (in view: work.toplcd00(toplcd0)).
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock osc00|OSC_INT_inferred_clock is not used and is being removed
@N: MT617 :|Automatically generated clock div00|outdiv_derived_clock has lost its master clock osc00|OSC_INT_inferred_clock and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\expoESCOM\lcd00\lcd00_lcd00.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
