// Seed: 2425023248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  supply0 id_7;
  assign this = 1;
  assign id_2 = id_2;
  if (id_7 + 1'b0) assign id_6 = id_6;
  else assign id_1 = 1;
  wire id_8;
  supply1 id_9 = 1;
  wire id_10;
  assign id_3 = 1 | id_3;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7 = id_7, id_8;
  module_0(
      id_8, id_6, id_6, id_1, id_7
  );
  wire id_9;
  nor (id_4, id_1, id_5, id_2, id_8, id_3, id_6);
endmodule
