* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Apr 3 2020 17:14:27

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top --outdir D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer --device-file D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev --package TQ144 --lib-file D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib --sdc-file D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc --out-sdc-file D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc --deviceMarketName iCE40HX4K
I2004: Option and Settings Summary
=============================================================
Device file          - D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top
SDC file             - D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer
Timing library       - D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D28, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D30, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FT_TXE, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D25, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D29, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D26, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ICE_SYSCLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D27, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D31, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	429
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2751: Ignoring set_io_ff constraint on UART_RX, since it is conflicting with set_io constraint
W2729: set_io_ff -in constraint specified on 'UART_RX' pin is infeasible. Ignoring the constraint

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	11
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_DEBUG_5_c_THRU_LUT4_0_LC_439", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "GB_BUFFER_DEBUG_5_c_THRU_LUT4_0_LC_439/in3" to pin "GB_BUFFER_DEBUG_5_c_THRU_LUT4_0_LC_439/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	441
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	208
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	159
        CARRY Only       	:	0
        LUT with CARRY   	:	20
    LogicCells    