{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1646320940094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1646320940096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 20:52:19 2022 " "Processing started: Thu Mar 03 20:52:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1646320940096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1646320940096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRC -c toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1646320940097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_85c_slow.vho C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_85c_slow.vho in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320941912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_0c_slow.vho C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_0c_slow.vho in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320942332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_min_1200mv_0c_fast.vho C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_min_1200mv_0c_fast.vho in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320942743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel.vho C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel.vho in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320943166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_85c_vhd_slow.sdo C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320943629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_0c_vhd_slow.sdo C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320944129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_min_1200mv_0c_vhd_fast.sdo C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320944621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_vhd.sdo C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/ simulation " "Generated file toplevel_vhd.sdo in folder \"C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1646320945157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1646320945413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 20:52:25 2022 " "Processing ended: Thu Mar 03 20:52:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1646320945413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1646320945413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1646320945413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1646320945413 ""}
