[2025-09-15 15:37:43] START suite=spec trace=470.lbm-1274B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/470.lbm-1274B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2407483 heartbeat IPC: 4.154 cumulative IPC: 4.154 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4803144 heartbeat IPC: 4.174 cumulative IPC: 4.164 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4803144 cumulative IPC: 4.164 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4803144 cumulative IPC: 4.164 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14479147 heartbeat IPC: 1.033 cumulative IPC: 1.033 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24178025 heartbeat IPC: 1.031 cumulative IPC: 1.032 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33883428 heartbeat IPC: 1.03 cumulative IPC: 1.032 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 43588593 heartbeat IPC: 1.03 cumulative IPC: 1.031 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 53281558 heartbeat IPC: 1.032 cumulative IPC: 1.031 (Simulation time: 00 hr 11 min 12 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 62910264 heartbeat IPC: 1.039 cumulative IPC: 1.033 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 72620078 heartbeat IPC: 1.03 cumulative IPC: 1.032 (Simulation time: 00 hr 15 min 08 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 82322587 heartbeat IPC: 1.031 cumulative IPC: 1.032 (Simulation time: 00 hr 17 min 03 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 92007807 heartbeat IPC: 1.033 cumulative IPC: 1.032 (Simulation time: 00 hr 18 min 58 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 96905051 cumulative IPC: 1.032 (Simulation time: 00 hr 20 min 53 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 96905051 cumulative IPC: 1.032 (Simulation time: 00 hr 20 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/470.lbm-1274B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 100000003 cycles: 96905051
CPU 0 Branch Prediction Accuracy: 99.4% MPKI: 0.08386 Average ROB Occupancy at Mispredict: 233.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.08386
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 73483610
LQ_STALL: 0
SQ_STALL: 1602588


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 598.0703
REPLAY_LOAD: 104.0619
NON_REPLAY_LOAD: 96.322914

== Total ==
ADDR_TRANS: 6507603
REPLAY_LOAD: 1133130
NON_REPLAY_LOAD: 65842877

== Counts ==
ADDR_TRANS: 10881
REPLAY_LOAD: 10889
NON_REPLAY_LOAD: 683564

cpu0->cpu0_STLB TOTAL        ACCESS:      44488 HIT:          0 MISS:      44488 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      44488 HIT:          0 MISS:      44488 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 556 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8771530 HIT:    5867042 MISS:    2904488 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711035 HIT:          0 MISS:     711035 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:    4000478 HIT:    1866171 MISS:    2134307 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    4000831 HIT:    4000831 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59186 HIT:         40 MISS:      59146 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 259.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17073803 HIT:   17073803 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   17073803 HIT:   17073803 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16004006 HIT:   10140632 MISS:    5863374 MSHR_MERGE:    1092319
cpu0->cpu0_L1D LOAD         ACCESS:    5870666 HIT:    4118561 MISS:    1752105 MSHR_MERGE:    1041070
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10044320 HIT:    5992250 MISS:    4052070 MSHR_MERGE:      51236
cpu0->cpu0_L1D TRANSLATION  ACCESS:      89020 HIT:      29821 MISS:      59199 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 171 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12922602 HIT:   12922602 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   12922602 HIT:   12922602 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   15068304 HIT:   14934814 MISS:     133490 MSHR_MERGE:      89002
cpu0->cpu0_DTLB LOAD         ACCESS:   15068304 HIT:   14934814 MISS:     133490 MSHR_MERGE:      89002
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 562 cycles
cpu0->LLC TOTAL        ACCESS:    5038737 HIT:    2135719 MISS:    2903018 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     711032 HIT:          0 MISS:     711032 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:    2134307 HIT:       1467 MISS:    2132840 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2134252 HIT:    2134252 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59146 HIT:          0 MISS:      59146 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 228.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30632
  ROW_BUFFER_MISS:    2872384
  AVG DBUS CONGESTED CYCLE: 3.282
Channel 0 WQ ROW_BUFFER_HIT:     305832
  ROW_BUFFER_MISS:    1826641
  FULL:          0
Channel 0 REFRESHES ISSUED:       8075
[2025-09-15 15:58:36] END   suite=spec trace=470.lbm-1274B (rc=0)
