$date
	Sun Oct 23 07:38:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#261292
b10000 !
1"
#261294
b10000 &
b10000 %
1$
#261295
0"
#261298
b1000 &
b1000 %
#261302
b100 &
b100 %
#261306
b10 &
b10 %
#261310
b1 &
1#
b1 %
#261314
b0 &
b0 %
0#
0$
#1255585
b111 !
1"
#1255586
b111 &
b111 %
1$
#1255587
0"
#1255590
b10110 &
b10110 %
#1255594
b1011 &
b1011 %
#1255598
b100010 &
b100010 %
#1255602
b10001 &
b10001 %
#1255606
b110100 &
b110100 %
#1255610
b11010 &
b11010 %
#1255614
b1101 &
b1101 %
#1255618
b101000 &
b101000 %
#1255622
b10100 &
b10100 %
#1255626
b1010 &
b1010 %
#1255630
b101 &
b101 %
#1255634
b10000 &
b10000 %
#1255638
b1000 &
b1000 %
#1255642
b100 &
b100 %
#1255646
b10 &
b10 %
#1255650
b1 &
b1 %
1#
#1255654
b0 &
0#
b0 %
0$
#2202910
b10100 &
b10100 %
1$
b10100 !
1"
#2202911
0"
#2202914
b1010 &
b1010 %
#2202918
b101 &
b101 %
#2202922
b10000 &
b10000 %
#2202926
b1000 &
b1000 %
#2202930
b100 &
b100 %
#2202934
b10 &
b10 %
#2202938
b1 &
b1 %
1#
#2202942
b0 &
0#
b0 %
0$
#4500012
