# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/1_bit_adder.v" \
"../../../../ALU.srcs/sources_1/new/2-compliment.v" \
"../../../../ALU.srcs/sources_1/new/ALU.v" \
"../../../../ALU.srcs/sources_1/new/Ripple_Carry.v" \
"../../../../ALU.srcs/sources_1/new/full_adder.v" \
"../../../../ALU.srcs/sources_1/new/mux2_1.v" \
"../../../../ALU.srcs/sources_1/new/mux3_1.v" \
"../../../../ALU.srcs/sim_1/new/ALU Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
