<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.12.04.16:24:35"
 outputDirectory="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS066N3F40E2SGE2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="fifo_input" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="data" direction="input" role="datain" width="10" />
   <port name="wrreq" direction="input" role="wrreq" width="1" />
   <port name="rdreq" direction="input" role="rdreq" width="1" />
   <port name="clock" direction="input" role="clk" width="1" />
   <port name="sclr" direction="input" role="sclr" width="1" />
  </interface>
  <interface name="fifo_output" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="q" direction="output" role="dataout" width="10" />
  </interface>
 </perimeter>
 <entity kind="varint_in_index" version="1.0" name="varint_in_index">
  <parameter name="AUTO_GENERATION_ID" value="1512422674" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/fpga/workspace/intelFPGA/16.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="varint_in_index">"Generating: varint_in_index"</message>
   <message level="Info" culprit="varint_in_index">"Generating: varint_in_index_fifo_161_juzcywa"</message>
  </messages>
 </entity>
 <entity kind="fifo" version="16.1" name="varint_in_index_fifo_161_juzcywa">
  <parameter name="GUI_Full" value="false" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="Auto" />
  <parameter name="GUI_Empty" value="false" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="1" />
  <parameter name="GUI_Depth" value="1024" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="false" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="10" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="false" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="0" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="true" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="10" />
  <generatedFiles>
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/fpga/workspace/intelFPGA/16.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="varint_in_index" as="fifo_0" />
  <messages>
   <message level="Info" culprit="varint_in_index">"Generating: varint_in_index_fifo_161_juzcywa"</message>
  </messages>
 </entity>
</deploy>
