Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: finalCircuit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "finalCircuit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "finalCircuit"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : finalCircuit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\DigitalLab6\lab9\to_1_2_10_100_1000Hz.vf" into library work
Parsing module <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <to_1_2_10_100_1000Hz>.
Analyzing Verilog file "D:\DigitalLab6\lab9\rreal_selector.vf" into library work
Parsing module <INV4_HXILINX_rreal_selector>.
Parsing module <M4_1E_HXILINX_rreal_selector>.
Parsing module <D2_4E_HXILINX_rreal_selector>.
Parsing module <rreal_selector>.
Analyzing Verilog file "D:\DigitalLab6\lab9\my_XOR_8.vf" into library work
Parsing module <my_XOR_8>.
Analyzing Verilog file "D:\DigitalLab6\lab9\myShifterTest.vf" into library work
Parsing module <BRLSHFT8_HXILINX_myShifterTest>.
Parsing module <myShifterTest>.
Analyzing Verilog file "D:\DigitalLab6\lab9\ModeSelector.vf" into library work
Parsing module <M4_1E_HXILINX_ModeSelector>.
Parsing module <ModeSelector>.
Analyzing Verilog file "D:\DigitalLab6\lab9\BCDtoHex7segment.vf" into library work
Parsing module <D4_16E_HXILINX_BCDtoHex7segment>.
Parsing module <NOR6_HXILINX_BCDtoHex7segment>.
Parsing module <BCDtoHex7segment>.
Analyzing Verilog file "D:\DigitalLab6\lab9\finalCircuit.vf" into library work
Parsing module <D4_16E_HXILINX_finalCircuit>.
Parsing module <BRLSHFT8_HXILINX_finalCircuit>.
Parsing module <ADD8_HXILINX_finalCircuit>.
Parsing module <NOR6_HXILINX_finalCircuit>.
Parsing module <INV4_HXILINX_finalCircuit>.
Parsing module <INV8_HXILINX_finalCircuit>.
Parsing module <CD4CE_HXILINX_finalCircuit>.
Parsing module <M4_1E_HXILINX_finalCircuit>.
Parsing module <FJKC_HXILINX_finalCircuit>.
Parsing module <D2_4E_HXILINX_finalCircuit>.
Parsing module <CB2CE_HXILINX_finalCircuit>.
Parsing module <myShifterTest_MUSER_finalCircuit>.
Parsing module <BCDtoHex7segment_MUSER_finalCircuit>.
Parsing module <to_1_2_10_100_1000Hz_MUSER_finalCircuit>.
Parsing module <ModeSelector_MUSER_finalCircuit>.
Parsing module <rreal_selector_MUSER_finalCircuit>.
Parsing module <my_XOR_8_MUSER_finalCircuit>.
Parsing module <finalCircuit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <finalCircuit>.

Elaborating module <FJKC_HXILINX_finalCircuit>.

Elaborating module <VCC>.

Elaborating module <D2_4E_HXILINX_finalCircuit>.

Elaborating module <OR2>.

Elaborating module <AND2>.

Elaborating module <ADD8_HXILINX_finalCircuit>.

Elaborating module <GND>.

Elaborating module <my_XOR_8_MUSER_finalCircuit>.

Elaborating module <XOR2>.

Elaborating module <INV8_HXILINX_finalCircuit>.

Elaborating module <rreal_selector_MUSER_finalCircuit>.

Elaborating module <M4_1E_HXILINX_finalCircuit>.

Elaborating module <INV4_HXILINX_finalCircuit>.

Elaborating module <CB2CE_HXILINX_finalCircuit>.
WARNING:HDLCompiler:413 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 387: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <to_1_2_10_100_1000Hz_MUSER_finalCircuit>.

Elaborating module <CD4CE_HXILINX_finalCircuit>.
WARNING:HDLCompiler:413 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 251: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <INV>.

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 568: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 580: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 592: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 604: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 616: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 628: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 640: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 647: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 667: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 673: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 679: Input port CLR is not connected on this instance

Elaborating module <ModeSelector_MUSER_finalCircuit>.

Elaborating module <BCDtoHex7segment_MUSER_finalCircuit>.

Elaborating module <D4_16E_HXILINX_finalCircuit>.

Elaborating module <NOR5>.

Elaborating module <NOR6_HXILINX_finalCircuit>.

Elaborating module <NOR4>.

Elaborating module <NOR3>.

Elaborating module <myShifterTest_MUSER_finalCircuit>.

Elaborating module <BRLSHFT8_HXILINX_finalCircuit>.
WARNING:HDLCompiler:1127 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 423: Assignment to XLXN_14 ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 405: Input port S0 is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 964: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 971: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\DigitalLab6\lab9\finalCircuit.vf" Line 1022: Input port carry is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_3_32" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_7_31" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_9_30" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_84_33" for instance <XLXI_84>.
    Set property "HU_SET = XLXI_88_34" for instance <XLXI_88>.
    Set property "HU_SET = XLXI_96_35" for instance <XLXI_96>.
    Set property "HU_SET = XLXI_99_36" for instance <XLXI_99>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_7', is tied to GND.
WARNING:Xst:2898 - Port 'carry', unconnected in block instance 'XLXI_98', is tied to GND.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 978: Output port <D0> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1001: Output port <CO> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1001: Output port <OFL> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1009: Output port <CO> of the instance <XLXI_88> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1009: Output port <OFL> of the instance <XLXI_88> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1022: Output port <CM2> of the instance <XLXI_98> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1022: Output port <CM3> of the instance <XLXI_98> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1031: Output port <CEO> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1031: Output port <TC> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1040: Output port <to1hz> of the instance <XLXI_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1040: Output port <to2hz> of the instance <XLXI_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1040: Output port <to10hz> of the instance <XLXI_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 1040: Output port <to100hz> of the instance <XLXI_108> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <finalCircuit> synthesized.

Synthesizing Unit <FJKC_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <D2_4E_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <ADD8_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Found 9-bit adder for signal <n0019> created at line 159.
    Found 9-bit adder for signal <n0010> created at line 159.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <my_XOR_8_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	no macro.
Unit <my_XOR_8_MUSER_finalCircuit> synthesized.

Synthesizing Unit <INV8_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	no macro.
Unit <INV8_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <rreal_selector_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_1_27" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_23_24" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_24_25" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_26" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_34_29" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_36_28" for instance <XLXI_36>.
    Summary:
	no macro.
Unit <rreal_selector_MUSER_finalCircuit> synthesized.

Synthesizing Unit <M4_1E_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 282.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <INV4_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	no macro.
Unit <INV4_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <CB2CE_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_15_o_add_0_OUT> created at line 387.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <to_1_2_10_100_1000Hz_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_31_5" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_33_6" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_36_7" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_8" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_52_9" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_10" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_63_12" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_67_11" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_137_13" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_138_14" for instance <XLXI_138>.
    Set property "HU_SET = XLXI_139_15" for instance <XLXI_139>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_31', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_33', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_36', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_38', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_52', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_54', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_63', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_67', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_137', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_138', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_139', is tied to GND.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 568: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 568: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 568: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 568: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 568: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 580: Output port <CEO> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 580: Output port <Q0> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 580: Output port <Q1> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 580: Output port <Q2> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 580: Output port <Q3> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 592: Output port <CEO> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 592: Output port <Q0> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 592: Output port <Q1> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 592: Output port <Q2> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 592: Output port <Q3> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 604: Output port <CEO> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 604: Output port <Q0> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 604: Output port <Q1> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 604: Output port <Q2> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 604: Output port <Q3> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 616: Output port <CEO> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 616: Output port <Q0> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 616: Output port <Q1> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 616: Output port <Q2> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 616: Output port <Q3> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 628: Output port <CEO> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 628: Output port <Q0> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 628: Output port <Q1> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 628: Output port <Q2> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 628: Output port <Q3> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 647: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 647: Output port <Q0> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 647: Output port <Q1> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 647: Output port <Q2> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 647: Output port <Q3> of the instance <XLXI_67> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <to_1_2_10_100_1000Hz_MUSER_finalCircuit> synthesized.

Synthesizing Unit <CD4CE_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_17_o_add_4_OUT> created at line 251.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <ModeSelector_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_1_19" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_23_16" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_24_17" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_18" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_37_20" for instance <XLXI_37>.
    Set property "HU_SET = XLXI_38_21" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_39_22" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_40_23" for instance <XLXI_40>.
    Summary:
	no macro.
Unit <ModeSelector_MUSER_finalCircuit> synthesized.

Synthesizing Unit <BCDtoHex7segment_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_79_2" for instance <XLXI_79>.
    Set property "HU_SET = XLXI_82_3" for instance <XLXI_82>.
    Set property "HU_SET = XLXI_83_4" for instance <XLXI_83>.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 464: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BCDtoHex7segment_MUSER_finalCircuit> synthesized.

Synthesizing Unit <D4_16E_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <NOR6_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	no macro.
Unit <NOR6_HXILINX_finalCircuit> synthesized.

Synthesizing Unit <myShifterTest_MUSER_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
WARNING:Xst:2898 - Port 'S0', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'S1', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'S2', unconnected in block instance 'XLXI_1', is tied to GND.
INFO:Xst:3210 - "D:\DigitalLab6\lab9\finalCircuit.vf" line 405: Output port <O7> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <myShifterTest_MUSER_finalCircuit> synthesized.

Synthesizing Unit <BRLSHFT8_HXILINX_finalCircuit>.
    Related source file is "D:\DigitalLab6\lab9\finalCircuit.vf".
    Summary:
	no macro.
Unit <BRLSHFT8_HXILINX_finalCircuit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 7
 9-bit adder                                           : 4
# Registers                                            : 36
 1-bit register                                        : 36
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 97
 1-bit 4-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_108>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 1
 4-bit adder                                           : 7
 9-bit adder carry in                                  : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 97
 1-bit 4-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <finalCircuit> ...

Optimizing unit <my_XOR_8_MUSER_finalCircuit> ...

Optimizing unit <BRLSHFT8_HXILINX_finalCircuit> ...

Optimizing unit <to_1_2_10_100_1000Hz_MUSER_finalCircuit> ...

Optimizing unit <ModeSelector_MUSER_finalCircuit> ...

Optimizing unit <BCDtoHex7segment_MUSER_finalCircuit> ...

Optimizing unit <ADD8_HXILINX_finalCircuit> ...

Optimizing unit <INV8_HXILINX_finalCircuit> ...

Optimizing unit <CD4CE_HXILINX_finalCircuit> ...

Optimizing unit <FJKC_HXILINX_finalCircuit> ...

Optimizing unit <M4_1E_HXILINX_finalCircuit> ...

Optimizing unit <CB2CE_HXILINX_finalCircuit> ...

Optimizing unit <D2_4E_HXILINX_finalCircuit> ...

Optimizing unit <INV4_HXILINX_finalCircuit> ...

Optimizing unit <D4_16E_HXILINX_finalCircuit> ...

Optimizing unit <NOR6_HXILINX_finalCircuit> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_108/XLXI_63> is unconnected in block <finalCircuit>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block finalCircuit, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : finalCircuit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 158
#      AND2                        : 2
#      BUF                         : 4
#      GND                         : 1
#      INV                         : 30
#      LUT2                        : 22
#      LUT3                        : 14
#      LUT4                        : 33
#      LUT5                        : 1
#      LUT6                        : 10
#      MUXCY                       : 14
#      OR2                         : 2
#      VCC                         : 1
#      XOR2                        : 8
#      XORCY                       : 16
# FlipFlops/Latches                : 35
#      FDC                         : 5
#      FDCE                        : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 18
#      OBUF                        : 13
# Logical                          : 4
#      NOR3                        : 1
#      NOR4                        : 1
#      NOR5                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  11440     0%  
 Number of Slice LUTs:                  110  out of   5720     1%  
    Number used as Logic:               110  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    145
   Number with an unused Flip Flop:     110  out of    145    75%  
   Number with an unused LUT:            35  out of    145    24%  
   Number of fully used LUT-FF pairs:     0  out of    145     0%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    102    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+-----------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)       | Load  |
-------------------------------------------------+-----------------------------+-------+
XLXI_108/XLXI_54/TC(XLXI_108/XLXI_54/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_67/Q3)| 5     |
XLXI_108/XLXI_52/TC(XLXI_108/XLXI_52/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_54/Q3)| 5     |
XLXI_108/XLXI_38/TC(XLXI_108/XLXI_38/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_52/Q3)| 5     |
XLXI_108/XLXI_36/TC(XLXI_108/XLXI_36/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_38/Q3)| 4     |
XLXI_108/XLXI_33/TC(XLXI_108/XLXI_33/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_36/Q3)| 4     |
XLXI_108/XLXI_31/TC(XLXI_108/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_108/XLXI_33/Q3)| 4     |
OSC123                                           | BUFGP                       | 4     |
XLXN_292(XLXI_33:O)                              | NONE(*)(XLXI_7/Q)           | 1     |
XLXN_291(XLXI_32:O)                              | NONE(*)(XLXI_3/Q)           | 1     |
XLXI_108/XLXI_139/Q                              | NONE(XLXI_99/Q0)            | 2     |
-------------------------------------------------+-----------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.242ns (Maximum Frequency: 446.100MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.656ns
   Maximum combinational path delay: 11.013ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_67/Q0 (FF)
  Destination:       XLXI_108/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_54/TC falling
  Destination Clock: XLXI_108/XLXI_54/TC falling

  Data Path: XLXI_108/XLXI_67/Q0 to XLXI_108/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_54/Q0 (FF)
  Destination:       XLXI_108/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_52/TC falling
  Destination Clock: XLXI_108/XLXI_52/TC falling

  Data Path: XLXI_108/XLXI_54/Q0 to XLXI_108/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_52/Q0 (FF)
  Destination:       XLXI_108/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_38/TC falling
  Destination Clock: XLXI_108/XLXI_38/TC falling

  Data Path: XLXI_108/XLXI_52/Q0 to XLXI_108/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_38/Q0 (FF)
  Destination:       XLXI_108/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_36/TC falling
  Destination Clock: XLXI_108/XLXI_36/TC falling

  Data Path: XLXI_108/XLXI_38/Q0 to XLXI_108/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_36/Q0 (FF)
  Destination:       XLXI_108/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_33/TC falling
  Destination Clock: XLXI_108/XLXI_33/TC falling

  Data Path: XLXI_108/XLXI_36/Q0 to XLXI_108/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_33/Q0 (FF)
  Destination:       XLXI_108/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_31/TC falling
  Destination Clock: XLXI_108/XLXI_31/TC falling

  Data Path: XLXI_108/XLXI_33/Q0 to XLXI_108/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC123'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_108/XLXI_31/Q0 (FF)
  Destination:       XLXI_108/XLXI_31/Q0 (FF)
  Source Clock:      OSC123 rising
  Destination Clock: OSC123 rising

  Data Path: XLXI_108/XLXI_31/Q0 to XLXI_108/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_17_o_MUX_26_o11_INV_0 (Q3_GND_17_o_MUX_26_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_292'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            XLXI_7/Q (FF)
  Destination:       XLXI_7/Q (FF)
  Source Clock:      XLXN_292 rising
  Destination Clock: XLXN_292 rising

  Data Path: XLXI_7/Q to XLXI_7/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.908  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_291'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            XLXI_3/Q (FF)
  Destination:       XLXI_3/Q (FF)
  Source Clock:      XLXN_291 rising
  Destination Clock: XLXN_291 rising

  Data Path: XLXI_3/Q to XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.908  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_108/XLXI_139/Q'
  Clock period: 2.135ns (frequency: 468.296MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.135ns (Levels of Logic = 1)
  Source:            XLXI_99/Q0 (FF)
  Destination:       XLXI_99/Q0 (FF)
  Source Clock:      XLXI_108/XLXI_139/Q rising
  Destination Clock: XLXI_108/XLXI_139/Q rising

  Data Path: XLXI_99/Q0 to XLXI_99/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   0.802  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_15_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_15_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.135ns (0.755ns logic, 1.380ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_291'
  Total number of paths / destination ports: 284 / 9
-------------------------------------------------------------------------
Offset:              8.656ns (Levels of Logic = 9)
  Source:            XLXI_3/Q (FF)
  Destination:       G7 (PAD)
  Source Clock:      XLXN_291 rising

  Data Path: XLXI_3/Q to G7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.273  Q (Q)
     end scope: 'XLXI_3:Q'
     begin scope: 'XLXI_136/XLXI_24:S0'
     LUT6:I0->O            1   0.203   0.684  Mmux_O11 (O)
     end scope: 'XLXI_136/XLXI_24:O'
     begin scope: 'XLXI_98/XLXI_24:D0'
     LUT4:I2->O           15   0.203   1.210  Mmux_O11 (O)
     end scope: 'XLXI_98/XLXI_24:O'
     begin scope: 'XLXI_155/XLXI_1:A2'
     LUT4:I1->O            5   0.205   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_155/XLXI_1:D1'
     NOR3:I1->O            1   0.223   0.579  XLXI_155/XLXI_84 (G7_OBUF)
     OBUF:I->O                 2.571          G7_OBUF (G7)
    ----------------------------------------
    Total                      8.656ns (3.852ns logic, 4.804ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_292'
  Total number of paths / destination ports: 284 / 9
-------------------------------------------------------------------------
Offset:              8.653ns (Levels of Logic = 9)
  Source:            XLXI_7/Q (FF)
  Destination:       G7 (PAD)
  Source Clock:      XLXN_292 rising

  Data Path: XLXI_7/Q to G7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.253  Q (Q)
     end scope: 'XLXI_7:Q'
     begin scope: 'XLXI_136/XLXI_1:S1'
     LUT5:I0->O            1   0.203   0.684  Mmux_O11 (O)
     end scope: 'XLXI_136/XLXI_1:O'
     begin scope: 'XLXI_98/XLXI_1:D0'
     LUT4:I2->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_98/XLXI_1:O'
     begin scope: 'XLXI_155/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_155/XLXI_1:D1'
     NOR3:I1->O            1   0.223   0.579  XLXI_155/XLXI_84 (G7_OBUF)
     OBUF:I->O                 2.571          G7_OBUF (G7)
    ----------------------------------------
    Total                      8.653ns (3.850ns logic, 4.803ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_108/XLXI_139/Q'
  Total number of paths / destination ports: 284 / 9
-------------------------------------------------------------------------
Offset:              7.546ns (Levels of Logic = 7)
  Source:            XLXI_99/Q0 (FF)
  Destination:       G7 (PAD)
  Source Clock:      XLXI_108/XLXI_139/Q rising

  Data Path: XLXI_99/Q0 to G7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.031  Q0 (Q0)
     end scope: 'XLXI_99:Q0'
     begin scope: 'XLXI_98/XLXI_1:S0'
     LUT4:I1->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_98/XLXI_1:O'
     begin scope: 'XLXI_155/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_155/XLXI_1:D1'
     NOR3:I1->O            1   0.223   0.579  XLXI_155/XLXI_84 (G7_OBUF)
     OBUF:I->O                 2.571          G7_OBUF (G7)
    ----------------------------------------
    Total                      7.546ns (3.649ns logic, 3.897ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7805 / 7
-------------------------------------------------------------------------
Delay:               11.013ns (Levels of Logic = 16)
  Source:            BIn<0> (PAD)
  Destination:       G7 (PAD)

  Data Path: BIn<0> to G7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  BIn_0_IBUF (BIn_0_IBUF)
     begin scope: 'XLXI_96:I<0>'
     INV:I->O              1   0.206   0.580  O<0>1_INV_0 (O<0>)
     end scope: 'XLXI_96:O<0>'
     begin scope: 'XLXI_88:B<0>'
     LUT2:I1->O            1   0.205   0.000  Madd_n0010_Madd_lut<0> (Madd_n0010_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0010_Madd_cy<0> (Madd_n0010_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<1> (Madd_n0010_Madd_cy<1>)
     XORCY:CI->O           1   0.180   0.808  Madd_n0010_Madd_xor<2> (S<2>)
     end scope: 'XLXI_88:S<2>'
     begin scope: 'XLXI_136/XLXI_24:D1'
     LUT6:I3->O            1   0.205   0.684  Mmux_O11 (O)
     end scope: 'XLXI_136/XLXI_24:O'
     begin scope: 'XLXI_98/XLXI_24:D0'
     LUT4:I2->O           15   0.203   1.210  Mmux_O11 (O)
     end scope: 'XLXI_98/XLXI_24:O'
     begin scope: 'XLXI_155/XLXI_1:A2'
     LUT4:I1->O            5   0.205   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_155/XLXI_1:D1'
     NOR3:I1->O            1   0.223   0.579  XLXI_155/XLXI_84 (G7_OBUF)
     OBUF:I->O                 2.571          G7_OBUF (G7)
    ----------------------------------------
    Total                     11.013ns (5.411ns logic, 5.602ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC123         |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_139/Q
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_139/Q|    2.135|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_31/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_31/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_33/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_33/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_36/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_36/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_38/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_38/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_52/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_52/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_108/XLXI_54/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_108/XLXI_54/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_291
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_291       |    2.242|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_292
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_292       |    2.242|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.21 secs
 
--> 

Total memory usage is 4486940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   51 (   0 filtered)

