--------------------------------------------------------------------------------
Release 7.1.01i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:2798 - The output clock dcm_0/dcm_0/CLKFX_BUF from DCM
   dcm_0/dcm_0/DCM_INST has a period (frequency) specification of 3333 ps
   (300.00 Mhz).  This violates the minimum period (maximum frequency) of 4166
   ps (240.04 Mhz).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TSCLK2CLK90_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 = MAXDELAY FROM TIMEGRP
        
"PLB_Clk_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" TO TIMEGRP
        "Clk90_in_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" 2.5 ns;

 56 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.497ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin
        HIGH 50%;

 811172 items analyzed, 110 timing errors detected. (110 setup errors, 0 hold errors)
 Minimum period is  10.961ns.
--------------------------------------------------------------------------------
Slack:                  -0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3 (FF)
  Destination:          accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.961ns (Levels of Logic = 66)
  Clock Path Skew:      0.000ns
  Source Clock:         isocm_porta_BRAM_Clk rising at 0.000ns
  Destination Clock:    isocm_porta_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Data Path: accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3 to accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.XQ      Tcko                  0.370   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0<3>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3
    SLICE_X21Y18.G1      net (fanout=2)        0.762   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0<3>
    SLICE_X21Y18.Y       Tilo                  0.275   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<5>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<3>1
    SLICE_X20Y1.G2       net (fanout=2)        0.776   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<3>
    SLICE_X20Y1.COUT     Topcyg                0.569   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130
    SLICE_X20Y2.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
    SLICE_X20Y2.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132
    SLICE_X20Y3.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
    SLICE_X20Y3.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134
    SLICE_X20Y4.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
    SLICE_X20Y4.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136
    SLICE_X20Y5.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
    SLICE_X20Y5.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138
    SLICE_X20Y6.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
    SLICE_X20Y6.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140
    SLICE_X20Y7.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
    SLICE_X20Y7.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142
    SLICE_X20Y8.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
    SLICE_X20Y8.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144
    SLICE_X20Y9.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
    SLICE_X20Y9.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146
    SLICE_X20Y10.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
    SLICE_X20Y10.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148
    SLICE_X20Y11.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
    SLICE_X20Y11.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150
    SLICE_X20Y12.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
    SLICE_X20Y12.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152
    SLICE_X20Y13.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
    SLICE_X20Y13.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154
    SLICE_X20Y14.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
    SLICE_X20Y14.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156
    SLICE_X20Y15.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
    SLICE_X20Y15.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158
    SLICE_X20Y16.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
    SLICE_X20Y16.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160
    SLICE_X20Y17.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
    SLICE_X20Y17.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
    SLICE_X20Y18.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
    SLICE_X20Y19.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
    SLICE_X20Y20.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
    SLICE_X20Y21.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
    SLICE_X20Y22.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
    SLICE_X20Y23.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
    SLICE_X20Y24.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
    SLICE_X20Y25.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
    SLICE_X20Y26.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
    SLICE_X20Y27.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
    SLICE_X20Y28.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
    SLICE_X20Y29.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
    SLICE_X20Y30.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
    SLICE_X20Y31.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
    SLICE_X20Y32.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
    SLICE_X20Y33.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
    SLICE_X20Y34.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196
    SLICE_X20Y35.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
    SLICE_X20Y35.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198
    SLICE_X20Y36.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
    SLICE_X20Y36.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200
    SLICE_X20Y37.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
    SLICE_X20Y37.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202
    SLICE_X20Y38.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
    SLICE_X20Y38.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204
    SLICE_X20Y39.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
    SLICE_X20Y39.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206
    SLICE_X20Y40.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
    SLICE_X20Y40.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
    SLICE_X20Y41.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
    SLICE_X20Y42.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212
    SLICE_X20Y43.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
    SLICE_X20Y43.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214
    SLICE_X20Y44.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
    SLICE_X20Y44.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216
    SLICE_X20Y45.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
    SLICE_X20Y45.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
    SLICE_X20Y46.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220
    SLICE_X20Y47.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
    SLICE_X20Y47.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222
    SLICE_X20Y48.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
    SLICE_X20Y48.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224
    SLICE_X20Y49.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
    SLICE_X20Y49.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226
    SLICE_X20Y50.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
    SLICE_X20Y50.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228
    SLICE_X20Y51.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
    SLICE_X20Y51.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230
    SLICE_X20Y52.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
    SLICE_X20Y52.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232
    SLICE_X20Y53.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
    SLICE_X20Y53.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234
    SLICE_X20Y54.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
    SLICE_X20Y54.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236
    SLICE_X20Y55.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
    SLICE_X20Y55.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238
    SLICE_X20Y56.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
    SLICE_X20Y56.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240
    SLICE_X20Y57.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
    SLICE_X20Y57.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242
    SLICE_X20Y58.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
    SLICE_X20Y58.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
    SLICE_X20Y59.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246
    SLICE_X20Y60.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
    SLICE_X20Y60.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
    SLICE_X20Y61.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
    SLICE_X20Y62.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
    SLICE_X20Y63.YB      Tcinyb                0.452   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254
    SLICE_X14Y42.F3      net (fanout=18)       1.260   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
    SLICE_X14Y42.X       Tilo                  0.254   accel_sort_plb_0/N6530
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87_SW0
    SLICE_X18Y42.F3      net (fanout=1)        0.437   accel_sort_plb_0/N6530
    SLICE_X18Y42.X       Tilo                  0.254   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc<0>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87
    SLICE_X19Y17.BY      net (fanout=4)        0.925   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>
    SLICE_X19Y17.CLK     Tdick                 0.174   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (6.801ns logic, 4.160ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1 (FF)
  Destination:          accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.931ns (Levels of Logic = 66)
  Clock Path Skew:      0.000ns
  Source Clock:         isocm_porta_BRAM_Clk rising at 0.000ns
  Destination Clock:    isocm_porta_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Data Path: accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1 to accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.YQ      Tcko                  0.370   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1
    SLICE_X21Y19.G2      net (fanout=15)       0.647   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1
    SLICE_X21Y19.Y       Tilo                  0.275   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<6>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<2>1
    SLICE_X20Y1.F2       net (fanout=2)        0.759   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<2>
    SLICE_X20Y1.COUT     Topcyf                0.671   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut130
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_129
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130
    SLICE_X20Y2.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
    SLICE_X20Y2.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132
    SLICE_X20Y3.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
    SLICE_X20Y3.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134
    SLICE_X20Y4.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
    SLICE_X20Y4.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136
    SLICE_X20Y5.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
    SLICE_X20Y5.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138
    SLICE_X20Y6.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
    SLICE_X20Y6.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140
    SLICE_X20Y7.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
    SLICE_X20Y7.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142
    SLICE_X20Y8.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
    SLICE_X20Y8.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144
    SLICE_X20Y9.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
    SLICE_X20Y9.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146
    SLICE_X20Y10.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
    SLICE_X20Y10.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148
    SLICE_X20Y11.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
    SLICE_X20Y11.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150
    SLICE_X20Y12.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
    SLICE_X20Y12.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152
    SLICE_X20Y13.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
    SLICE_X20Y13.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154
    SLICE_X20Y14.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
    SLICE_X20Y14.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156
    SLICE_X20Y15.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
    SLICE_X20Y15.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158
    SLICE_X20Y16.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
    SLICE_X20Y16.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160
    SLICE_X20Y17.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
    SLICE_X20Y17.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
    SLICE_X20Y18.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
    SLICE_X20Y19.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
    SLICE_X20Y20.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
    SLICE_X20Y21.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
    SLICE_X20Y22.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
    SLICE_X20Y23.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
    SLICE_X20Y24.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
    SLICE_X20Y25.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
    SLICE_X20Y26.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
    SLICE_X20Y27.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
    SLICE_X20Y28.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
    SLICE_X20Y29.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
    SLICE_X20Y30.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
    SLICE_X20Y31.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
    SLICE_X20Y32.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
    SLICE_X20Y33.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
    SLICE_X20Y34.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196
    SLICE_X20Y35.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
    SLICE_X20Y35.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198
    SLICE_X20Y36.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
    SLICE_X20Y36.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200
    SLICE_X20Y37.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
    SLICE_X20Y37.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202
    SLICE_X20Y38.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
    SLICE_X20Y38.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204
    SLICE_X20Y39.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
    SLICE_X20Y39.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206
    SLICE_X20Y40.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
    SLICE_X20Y40.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
    SLICE_X20Y41.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
    SLICE_X20Y42.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212
    SLICE_X20Y43.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
    SLICE_X20Y43.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214
    SLICE_X20Y44.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
    SLICE_X20Y44.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216
    SLICE_X20Y45.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
    SLICE_X20Y45.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
    SLICE_X20Y46.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220
    SLICE_X20Y47.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
    SLICE_X20Y47.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222
    SLICE_X20Y48.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
    SLICE_X20Y48.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224
    SLICE_X20Y49.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
    SLICE_X20Y49.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226
    SLICE_X20Y50.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
    SLICE_X20Y50.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228
    SLICE_X20Y51.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
    SLICE_X20Y51.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230
    SLICE_X20Y52.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
    SLICE_X20Y52.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232
    SLICE_X20Y53.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
    SLICE_X20Y53.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234
    SLICE_X20Y54.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
    SLICE_X20Y54.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236
    SLICE_X20Y55.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
    SLICE_X20Y55.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238
    SLICE_X20Y56.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
    SLICE_X20Y56.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240
    SLICE_X20Y57.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
    SLICE_X20Y57.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242
    SLICE_X20Y58.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
    SLICE_X20Y58.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
    SLICE_X20Y59.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246
    SLICE_X20Y60.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
    SLICE_X20Y60.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
    SLICE_X20Y61.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
    SLICE_X20Y62.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
    SLICE_X20Y63.YB      Tcinyb                0.452   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254
    SLICE_X14Y42.F3      net (fanout=18)       1.260   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
    SLICE_X14Y42.X       Tilo                  0.254   accel_sort_plb_0/N6530
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87_SW0
    SLICE_X18Y42.F3      net (fanout=1)        0.437   accel_sort_plb_0/N6530
    SLICE_X18Y42.X       Tilo                  0.254   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc<0>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87
    SLICE_X19Y17.BY      net (fanout=4)        0.925   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>
    SLICE_X19Y17.CLK     Tdick                 0.174   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.931ns (6.903ns logic, 4.028ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1 (FF)
  Destination:          accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.919ns (Levels of Logic = 67)
  Clock Path Skew:      0.000ns
  Source Clock:         isocm_porta_BRAM_Clk rising at 0.000ns
  Destination Clock:    isocm_porta_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Data Path: accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1 to accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.YQ      Tcko                  0.370   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1
    SLICE_X18Y15.F1      net (fanout=14)       0.694   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1
    SLICE_X18Y15.X       Tilo                  0.254   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_rd_1<0>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r2_wd_235<0>1
    SLICE_X20Y0.F3       net (fanout=2)        0.648   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r2_wd_235<0>
    SLICE_X20Y0.COUT     Topcyf                0.671   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo129
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut128
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_127
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_128
    SLICE_X20Y1.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo129
    SLICE_X20Y1.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_129
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130
    SLICE_X20Y2.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131
    SLICE_X20Y2.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132
    SLICE_X20Y3.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133
    SLICE_X20Y3.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134
    SLICE_X20Y4.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135
    SLICE_X20Y4.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136
    SLICE_X20Y5.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137
    SLICE_X20Y5.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138
    SLICE_X20Y6.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139
    SLICE_X20Y6.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140
    SLICE_X20Y7.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141
    SLICE_X20Y7.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142
    SLICE_X20Y8.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143
    SLICE_X20Y8.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144
    SLICE_X20Y9.CIN      net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145
    SLICE_X20Y9.COUT     Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146
    SLICE_X20Y10.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147
    SLICE_X20Y10.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148
    SLICE_X20Y11.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149
    SLICE_X20Y11.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150
    SLICE_X20Y12.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151
    SLICE_X20Y12.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152
    SLICE_X20Y13.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153
    SLICE_X20Y13.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154
    SLICE_X20Y14.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155
    SLICE_X20Y14.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156
    SLICE_X20Y15.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157
    SLICE_X20Y15.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158
    SLICE_X20Y16.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159
    SLICE_X20Y16.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160
    SLICE_X20Y17.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161
    SLICE_X20Y17.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163
    SLICE_X20Y18.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165
    SLICE_X20Y19.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167
    SLICE_X20Y20.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169
    SLICE_X20Y21.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171
    SLICE_X20Y22.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173
    SLICE_X20Y23.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175
    SLICE_X20Y24.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177
    SLICE_X20Y25.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179
    SLICE_X20Y26.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181
    SLICE_X20Y27.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183
    SLICE_X20Y28.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185
    SLICE_X20Y29.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187
    SLICE_X20Y30.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189
    SLICE_X20Y31.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191
    SLICE_X20Y32.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193
    SLICE_X20Y33.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195
    SLICE_X20Y34.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196
    SLICE_X20Y35.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197
    SLICE_X20Y35.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198
    SLICE_X20Y36.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199
    SLICE_X20Y36.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200
    SLICE_X20Y37.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201
    SLICE_X20Y37.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202
    SLICE_X20Y38.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203
    SLICE_X20Y38.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204
    SLICE_X20Y39.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205
    SLICE_X20Y39.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206
    SLICE_X20Y40.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207
    SLICE_X20Y40.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209
    SLICE_X20Y41.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211
    SLICE_X20Y42.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212
    SLICE_X20Y43.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213
    SLICE_X20Y43.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214
    SLICE_X20Y44.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215
    SLICE_X20Y44.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216
    SLICE_X20Y45.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217
    SLICE_X20Y45.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219
    SLICE_X20Y46.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220
    SLICE_X20Y47.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221
    SLICE_X20Y47.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222
    SLICE_X20Y48.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223
    SLICE_X20Y48.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224
    SLICE_X20Y49.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225
    SLICE_X20Y49.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226
    SLICE_X20Y50.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227
    SLICE_X20Y50.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228
    SLICE_X20Y51.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229
    SLICE_X20Y51.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230
    SLICE_X20Y52.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231
    SLICE_X20Y52.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232
    SLICE_X20Y53.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233
    SLICE_X20Y53.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234
    SLICE_X20Y54.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235
    SLICE_X20Y54.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236
    SLICE_X20Y55.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237
    SLICE_X20Y55.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238
    SLICE_X20Y56.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239
    SLICE_X20Y56.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240
    SLICE_X20Y57.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241
    SLICE_X20Y57.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242
    SLICE_X20Y58.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243
    SLICE_X20Y58.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245
    SLICE_X20Y59.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246
    SLICE_X20Y60.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247
    SLICE_X20Y60.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249
    SLICE_X20Y61.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251
    SLICE_X20Y62.COUT    Tbyp                  0.073   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253
    SLICE_X20Y63.YB      Tcinyb                0.452   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254
    SLICE_X14Y42.F3      net (fanout=18)       1.260   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255
    SLICE_X14Y42.X       Tilo                  0.254   accel_sort_plb_0/N6530
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87_SW0
    SLICE_X18Y42.F3      net (fanout=1)        0.437   accel_sort_plb_0/N6530
    SLICE_X18Y42.X       Tilo                  0.254   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc<0>
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>87
    SLICE_X19Y17.BY      net (fanout=4)        0.925   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc<0>
    SLICE_X19Y17.CLK     Tdick                 0.174   accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
                                                       accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.919ns (6.955ns logic, 3.964ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK90_BUF"
        TS_sys_clk_pin PHASE 2.5 ns HIGH 50%;

 56 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.794ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLKFX_BUF"
        TS_sys_clk_pin / 3 HIGH 50%;

 3 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.471ns.
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |   10.961|    4.963|    4.623|    4.963|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 110  Score: 19859

Constraints cover 811287 paths, 0 nets, and 50926 connections

Design statistics:
   Minimum period:  10.961ns (Maximum frequency:  91.233MHz)
   Maximum path delay from/to any node:   2.497ns


Analysis completed Thu May 05 17:47:47 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 273 MB
