; ModuleID = '/home/ecelrc/students/rli3/Vivado/hls_projects/sobel_1212/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@sobel_stream_y_OC_V_s = internal unnamed_addr constant [19 x i8] c"sobel_stream_y.V.V\00"
@sobel_stream_x_OC_V_s = internal unnamed_addr constant [19 x i8] c"sobel_stream_x.V.V\00"
@out_stream_OC_V_OC_V = internal unnamed_addr constant [15 x i8] c"out_stream.V.V\00"
@out_OC_V_c_str = internal unnamed_addr constant [8 x i8] c"out.V_c\00"
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@in_stream_OC_V_OC_V_s = internal unnamed_addr constant [14 x i8] c"in_stream.V.V\00"
@image_filter_str = internal unnamed_addr constant [13 x i8] c"image_filter\00"
@hls_KD_KD_LineBuffe = internal unnamed_addr constant [60 x i8] c"hls::LineBuffer<3, 512, ap_uint<8>, 0>::LineBuffer.1.region\00"
@gray_stream_OC_V_OC_s = internal unnamed_addr constant [16 x i8] c"gray_stream.V.V\00"
@gaussian_stream_y_OC = internal unnamed_addr constant [22 x i8] c"gaussian_stream_y.V.V\00"
@gaussian_stream_x_OC = internal unnamed_addr constant [22 x i8] c"gaussian_stream_x.V.V\00"
@ap_fifo_str = internal unnamed_addr constant [8 x i8] c"ap_fifo\00"
@addWeight_stream_OC_s = internal unnamed_addr constant [21 x i8] c"addWeight_stream.V.V\00"
@p_str9 = private unnamed_addr constant [12 x i8] c"hls_label_1\00", align 1
@p_str8 = private unnamed_addr constant [12 x i8] c"hls_label_0\00", align 1
@p_str7 = private unnamed_addr constant [10 x i8] c"hostmem_2\00", align 1
@p_str6 = private unnamed_addr constant [6 x i8] c"slave\00", align 1
@p_str5 = private unnamed_addr constant [10 x i8] c"hostmem_1\00", align 1
@p_str4 = private unnamed_addr constant [6 x i8] c"m_axi\00", align 1
@p_str37 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str36 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str35 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str34 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str33 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str32 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str30 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str3 = private unnamed_addr constant [12 x i8] c"CONTROL_BUS\00", align 1
@p_str29 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str28 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str27 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str26 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str25 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str24 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str23 = private unnamed_addr constant [12 x i8] c"hls_label_6\00", align 1
@p_str22 = private unnamed_addr constant [12 x i8] c"hls_label_7\00", align 1
@p_str21 = private unnamed_addr constant [12 x i8] c"hls_label_8\00", align 1
@p_str20 = private unnamed_addr constant [12 x i8] c"hls_label_9\00", align 1
@p_str2 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str19 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str18 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str173 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str172 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str171 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str170 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str17 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str169 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str168 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str167 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str166 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str165 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str164 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str163 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str162 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str161 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str160 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str16 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str159 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str158 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str157 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str156 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str155 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str154 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str153 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str152 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str151 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str150 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str15 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str149 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str148 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str147 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str146 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str145 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str144 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str143 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str142 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str141 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str140 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str14 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str139 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str138 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str137 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str136 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str135 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str134 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str133 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str132 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str131 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str130 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str13 = private unnamed_addr constant [12 x i8] c"hls_label_5\00", align 1
@p_str129 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str128 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str127 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str126 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str125 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str124 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str123 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str122 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str121 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str120 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str12 = private unnamed_addr constant [12 x i8] c"hls_label_4\00", align 1
@p_str119 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str118 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str11 = private unnamed_addr constant [12 x i8] c"hls_label_3\00", align 1
@p_str10 = private unnamed_addr constant [12 x i8] c"hls_label_2\00", align 1
@p_str = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1

define internal fastcc void @sobel_y(i8* %src_V_V, i8* %dst_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)
  %lineBuff_val_0_V = alloca [512 x i8], align 1
  %lineBuff_val_1_V = alloca [512 x i8], align 1
  %lineBuff_val_2_V = alloca [512 x i8], align 1
  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffe) nounwind
  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind
  br label %1

; <label>:1                                       ; preds = %._crit_edge245, %0
  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge245 ]
  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge245 ]
  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge245 ]
  %countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge245 ]
  %exitcond1 = icmp eq i19 %countWait, -262143
  br i1 %exitcond1, label %.preheader.preheader, label %.preheader.preheader.i.i_ifconv

.preheader.preheader:                             ; preds = %1
  br label %.preheader

.preheader.preheader.i.i_ifconv:                  ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)
  %tmp_2 = zext i32 %col_assign to i64
  %lineBuff_val_1_V_ad = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_2
  %lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1
  %lineBuff_val_0_V_ad = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_2
  store i8 %lineBuff_val_1_V_lo, i8* %lineBuff_val_0_V_ad, align 1
  %lineBuff_val_2_V_ad = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_2
  %lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1
  store i8 %lineBuff_val_2_V_lo, i8* %lineBuff_val_1_V_ad, align 1
  store i8 %tmp_V_1, i8* %lineBuff_val_2_V_ad, align 1
  %tmp_5 = zext i32 %pixConvolved to i64
  %lineBuff_val_0_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_5
  %lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_1, align 1
  %val_V_0_cast_cast = zext i8 %lineBuff_val_0_V_lo to i9
  %pixConvolved_3 = add nsw i32 1, %pixConvolved
  %tmp_13_0_1 = zext i32 %pixConvolved_3 to i64
  %lineBuff_val_0_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_1
  %lineBuff_val_0_V_lo_1 = load i8* %lineBuff_val_0_V_ad_2, align 1
  %val_V_1_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_0_V_lo_1, i1 false)
  %val_V_1_0_1_cast = zext i9 %val_V_1_0_1 to i10
  %col_assign_1_0_2 = add nsw i32 2, %pixConvolved
  %tmp_13_0_2 = zext i32 %col_assign_1_0_2 to i64
  %lineBuff_val_0_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_2
  %lineBuff_val_0_V_lo_2 = load i8* %lineBuff_val_0_V_ad_3, align 1
  %val_V_0_2_cast_cast = zext i8 %lineBuff_val_0_V_lo_2 to i9
  %lineBuff_val_2_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_5
  %lineBuff_val_2_V_lo_1 = load i8* %lineBuff_val_2_V_ad_1, align 1
  %val_V_2_cast = zext i8 %lineBuff_val_2_V_lo_1 to i11
  %lineBuff_val_2_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_1
  %lineBuff_val_2_V_lo_2 = load i8* %lineBuff_val_2_V_ad_2, align 1
  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_2_V_lo_2, i1 false)
  %p_shl_cast = zext i9 %p_shl to i11
  %tmp_1 = shl i8 %lineBuff_val_2_V_lo_2, 1
  %lineBuff_val_2_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_2
  %lineBuff_val_2_V_lo_3 = load i8* %lineBuff_val_2_V_ad_3, align 1
  %val_V_2_2_cast = zext i8 %lineBuff_val_2_V_lo_3 to i11
  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)
  %icmp = icmp sgt i31 %tmp_3, 0
  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)
  %icmp1 = icmp sgt i31 %tmp_4, 0
  %or_cond = and i1 %icmp, %icmp1
  %tmp_9 = shl i8 %lineBuff_val_0_V_lo_1, 1
  %tmp1 = add i9 %val_V_0_cast_cast, %val_V_0_2_cast_cast
  %tmp1_cast = zext i9 %tmp1 to i10
  %accumulator_V_0_2 = add i10 %tmp1_cast, %val_V_1_0_1_cast
  %accumulator_V_0_2_ca = zext i10 %accumulator_V_0_2 to i11
  %tmp2 = add i8 %lineBuff_val_0_V_lo_2, %tmp_9
  %tmp_6 = add i8 %tmp2, %lineBuff_val_0_V_lo
  %accumulator_V_2 = sub i11 %accumulator_V_0_2_ca, %val_V_2_cast
  %tmp_7 = sub i8 %tmp_6, %lineBuff_val_2_V_lo_1
  %accumulator_V_2_1 = sub i11 %accumulator_V_2, %p_shl_cast
  %tmp_8 = sub i8 %tmp_7, %tmp_1
  %accumulator_V_2_2 = sub i11 %accumulator_V_2_1, %val_V_2_2_cast
  %out_V = sub i8 %tmp_8, %lineBuff_val_2_V_lo_3
  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %accumulator_V_2_2, i32 10)
  %out_V_1 = sub i8 0, %out_V
  %out_V_2 = select i1 %tmp_12, i8 %out_V_1, i8 %out_V
  %tmp_V = select i1 %or_cond, i8 %out_V_2, i8 0
  %pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved
  %tmp_s = icmp slt i32 %col_assign, 511
  %idxCol = add nsw i32 1, %col_assign
  %idxRow_2 = add nsw i32 1, %idxRow
  %idxCol_1 = select i1 %tmp_s, i32 %idxCol, i32 0
  %idxRow_1 = select i1 %tmp_s, i32 %idxRow, i32 %idxRow_2
  %pixConvolved_2 = select i1 %tmp_s, i32 %pixConvolved_1, i32 0
  %tmp_10 = icmp ugt i19 %countWait, 513
  br i1 %tmp_10, label %2, label %._crit_edge245

; <label>:2                                       ; preds = %.preheader.preheader.i.i_ifconv
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %tmp_V)
  br label %._crit_edge245

._crit_edge245:                                   ; preds = %2, %.preheader.preheader.i.i_ifconv
  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)
  %phitmp = add i19 %countWait, 1
  br label %1

.preheader:                                       ; preds = %.preheader.preheader, %3
  %countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]
  %exitcond = icmp eq i10 %countWait_1, -511
  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)
  %countWait_2 = add i10 %countWait_1, 1
  br i1 %exitcond, label %4, label %3

; <label>:3                                       ; preds = %.preheader
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 0)
  br label %.preheader

; <label>:4                                       ; preds = %.preheader
  ret void
}

define internal fastcc void @sobel_x(i8* %src_V_V, i8* %dst_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)
  %lineBuff_val_0_V = alloca [512 x i8], align 1
  %lineBuff_val_1_V = alloca [512 x i8], align 1
  %lineBuff_val_2_V = alloca [512 x i8], align 1
  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffe) nounwind
  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind
  br label %1

; <label>:1                                       ; preds = %._crit_edge245, %0
  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge245 ]
  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge245 ]
  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge245 ]
  %countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge245 ]
  %exitcond6 = icmp eq i19 %countWait, -262143
  br i1 %exitcond6, label %.preheader.preheader, label %.preheader.preheader.i.i_ifconv

.preheader.preheader:                             ; preds = %1
  br label %.preheader

.preheader.preheader.i.i_ifconv:                  ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)
  %tmp_s = zext i32 %col_assign to i64
  %lineBuff_val_1_V_ad = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_s
  %lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1
  %lineBuff_val_0_V_ad = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_s
  store i8 %lineBuff_val_1_V_lo, i8* %lineBuff_val_0_V_ad, align 1
  %lineBuff_val_2_V_ad = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_s
  %lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1
  store i8 %lineBuff_val_2_V_lo, i8* %lineBuff_val_1_V_ad, align 1
  store i8 %tmp_V_2, i8* %lineBuff_val_2_V_ad, align 1
  %tmp_12 = zext i32 %pixConvolved to i64
  %lineBuff_val_0_V_ad_4 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_12
  %lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_4, align 1
  %val_V_0_cast = zext i8 %lineBuff_val_0_V_lo to i9
  %pixConvolved_4 = add nsw i32 1, %pixConvolved
  %col_assign_4_0_2 = add nsw i32 2, %pixConvolved
  %tmp_40_0_2 = zext i32 %col_assign_4_0_2 to i64
  %lineBuff_val_0_V_ad_5 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_40_0_2
  %lineBuff_val_0_V_lo_3 = load i8* %lineBuff_val_0_V_ad_5, align 1
  %val_V_0_2_cast = zext i8 %lineBuff_val_0_V_lo_3 to i9
  %lineBuff_val_1_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_12
  %lineBuff_val_1_V_lo_1 = load i8* %lineBuff_val_1_V_ad_1, align 1
  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_1_V_lo_1, i1 false)
  %p_shl_cast = zext i9 %p_shl to i11
  %tmp_13 = shl i8 %lineBuff_val_1_V_lo_1, 1
  %lineBuff_val_1_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_40_0_2
  %lineBuff_val_1_V_lo_2 = load i8* %lineBuff_val_1_V_ad_2, align 1
  %val_V_2_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_1_V_lo_2, i1 false)
  %val_V_2_1_2_cast = zext i9 %val_V_2_1_2 to i11
  %lineBuff_val_2_V_ad_4 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_12
  %lineBuff_val_2_V_lo_4 = load i8* %lineBuff_val_2_V_ad_4, align 1
  %val_V_27_cast = zext i8 %lineBuff_val_2_V_lo_4 to i11
  %lineBuff_val_2_V_ad_5 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_40_0_2
  %lineBuff_val_2_V_lo_5 = load i8* %lineBuff_val_2_V_ad_5, align 1
  %val_V_27_2_cast = zext i8 %lineBuff_val_2_V_lo_5 to i11
  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)
  %icmp = icmp sgt i31 %tmp_14, 0
  %tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)
  %icmp2 = icmp sgt i31 %tmp_17, 0
  %or_cond = and i1 %icmp, %icmp2
  %accumulator_V_0_2 = sub i9 %val_V_0_2_cast, %val_V_0_cast
  %accumulator_V_0_2_ca = sext i9 %accumulator_V_0_2 to i11
  %tmp_10 = sub i8 %lineBuff_val_0_V_lo_3, %lineBuff_val_0_V_lo
  %accumulator_V_1 = sub i11 %accumulator_V_0_2_ca, %p_shl_cast
  %tmp_11 = sub i8 %tmp_10, %tmp_13
  %tmp_20 = shl i8 %lineBuff_val_1_V_lo_2, 1
  %accumulator_V_1_2 = add i11 %accumulator_V_1, %val_V_2_1_2_cast
  %tmp_15 = add i8 %tmp_20, %tmp_11
  %accumulator_V_2 = sub i11 %accumulator_V_1_2, %val_V_27_cast
  %tmp_16 = sub i8 %tmp_15, %lineBuff_val_2_V_lo_4
  %accumulator_V_2_2 = add i11 %accumulator_V_2, %val_V_27_2_cast
  %out_V = add i8 %lineBuff_val_2_V_lo_5, %tmp_16
  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %accumulator_V_2_2, i32 10)
  %out_V_3 = sub i8 0, %out_V
  %out_V_4 = select i1 %tmp_21, i8 %out_V_3, i8 %out_V
  %tmp_V = select i1 %or_cond, i8 %out_V_4, i8 0
  %pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_4, i32 %pixConvolved
  %tmp_18 = icmp slt i32 %col_assign, 511
  %idxCol = add nsw i32 1, %col_assign
  %idxRow_3 = add nsw i32 1, %idxRow
  %idxCol_1 = select i1 %tmp_18, i32 %idxCol, i32 0
  %idxRow_1 = select i1 %tmp_18, i32 %idxRow, i32 %idxRow_3
  %pixConvolved_2 = select i1 %tmp_18, i32 %pixConvolved_1, i32 0
  %tmp_19 = icmp ugt i19 %countWait, 513
  br i1 %tmp_19, label %2, label %._crit_edge245

; <label>:2                                       ; preds = %.preheader.preheader.i.i_ifconv
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %tmp_V)
  br label %._crit_edge245

._crit_edge245:                                   ; preds = %2, %.preheader.preheader.i.i_ifconv
  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)
  %phitmp = add i19 %countWait, 1
  br label %1

.preheader:                                       ; preds = %.preheader.preheader, %3
  %countWait_1 = phi i10 [ %countWait_3, %3 ], [ 0, %.preheader.preheader ]
  %exitcond = icmp eq i10 %countWait_1, -511
  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)
  %countWait_3 = add i10 %countWait_1, 1
  br i1 %exitcond, label %4, label %3

; <label>:3                                       ; preds = %.preheader
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 0)
  br label %.preheader

; <label>:4                                       ; preds = %.preheader
  ret void
}

declare i64 @llvm.part.select.i64(i64, i32, i32) nounwind readnone

declare i55 @llvm.part.select.i55(i55, i32, i32) nounwind readnone

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare i16 @llvm.part.select.i16(i16, i32, i32) nounwind readnone

declare i113 @llvm.part.select.i113(i113, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define void @image_filter(i32* %hostmem_1, i32* %hostmem_2, i32 %in_V, i32 %out_V, i32 %rows, i32 %cols) {
  %out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)
  %in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)
  %out_V_c = alloca i32, align 4
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_2), !map !154
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_1), !map !160
  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !164
  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !170
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @image_filter_str) nounwind
  %in_stream_V_V = alloca i32, align 4
  %empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @in_stream_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 128, i32 128, i32* %in_stream_V_V, i32* %in_stream_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  %gray_stream_V_V = alloca i8, align 1
  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @gray_stream_OC_V_OC_s, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 128, i32 128, i8* %gray_stream_V_V, i8* %gray_stream_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %gray_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)
  %gaussian_stream_x_V_s = alloca i8, align 1
  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_x_OC, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 128, i32 128, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_x_V_s)
  call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_x_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)
  %gaussian_stream_y_V_s = alloca i8, align 1
  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_y_OC, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 128, i32 128, i8* %gaussian_stream_y_V_s, i8* %gaussian_stream_y_V_s)
  call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_y_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)
  %sobel_stream_x_V_V = alloca i8, align 1
  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_x_OC_V_s, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 128, i32 128, i8* %sobel_stream_x_V_V, i8* %sobel_stream_x_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)
  %sobel_stream_y_V_V = alloca i8, align 1
  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_y_OC_V_s, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 128, i32 128, i8* %sobel_stream_y_V_V, i8* %sobel_stream_y_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)
  %addWeight_stream_V_V = alloca i8, align 1
  %empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @addWeight_stream_OC_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 128, i32 128, i8* %addWeight_stream_V_V, i8* %addWeight_stream_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %addWeight_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)
  %out_stream_V_V = alloca i32, align 4
  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_stream_OC_V_OC_V, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 128, i32 128, i32* %out_stream_V_V, i32* %out_stream_V_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_2, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out_OC_V_c_str, i32 1, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 6, i32 0, i32* %out_V_c, i32* %out_V_c)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)
  call fastcc void @Mem2Stream_Batch9(i32* %hostmem_1, i32 %in_V_read, i32* %in_stream_V_V, i32 %out_V_read, i32* %out_V_c)
  call fastcc void @bgr2gray(i32* %in_stream_V_V, i8* %gray_stream_V_V)
  call fastcc void @gaussianBlur(i8* %gray_stream_V_V, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_y_V_s)
  call fastcc void @sobel_x(i8* %gaussian_stream_x_V_s, i8* %sobel_stream_x_V_V)
  call fastcc void @sobel_y(i8* %gaussian_stream_y_V_s, i8* %sobel_stream_y_V_V)
  call fastcc void @addWeighted(i8* %sobel_stream_x_V_V, i8* %sobel_stream_y_V_V, i8* %addWeight_stream_V_V)
  call fastcc void @gray2bgr(i8* %addWeight_stream_V_V, i32* %out_stream_V_V)
  call fastcc void @Stream2Mem_Batch(i32* %out_stream_V_V, i32* %hostmem_2, i32* nocapture %out_V_c)
  ret void
}

define internal fastcc void @gray2bgr(i8* %src_V_V, i32* %dst_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i19 [ 0, %0 ], [ %i_1, %2 ]
  %exitcond = icmp eq i19 %i, -262144
  %i_1 = add i19 %i, 1
  br i1 %exitcond, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)
  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 -1, i8 %tmp_V, i8 %tmp_V, i8 %tmp_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %dst_V_V, i32 %p_Result_s)
  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)
  br label %1

; <label>:3                                       ; preds = %1
  ret void
}

define internal fastcc void @gaussianBlur(i8* %src_V_V, i8* %dst_x_V_V, i8* %dst_y_V_V) {
.preheader237.preheader:
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)
  %lineBuff_val_0_V = alloca [512 x i8], align 1
  %lineBuff_val_1_V = alloca [512 x i8], align 1
  %lineBuff_val_2_V = alloca [512 x i8], align 1
  br label %.preheader237

.preheader237:                                    ; preds = %.preheader237, %.preheader237.preheader
  %i = phi i4 [ 0, %.preheader237.preheader ], [ %i_2, %.preheader237 ]
  %exitcond2 = icmp eq i4 %i, -7
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)
  %i_2 = add i4 %i, 1
  br i1 %exitcond2, label %0, label %.preheader237

; <label>:0                                       ; preds = %.preheader237
  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffe) nounwind
  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind
  br label %1

; <label>:1                                       ; preds = %._crit_edge238, %0
  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge238 ]
  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge238 ]
  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge238 ]
  %countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge238 ]
  %exitcond3 = icmp eq i19 %countWait, -262143
  br i1 %exitcond3, label %.preheader.preheader, label %.preheader.preheader.i.i_ifconv

.preheader.preheader:                             ; preds = %1
  br label %.preheader

.preheader.preheader.i.i_ifconv:                  ; preds = %1
  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)
  %tmp_s = zext i32 %col_assign to i64
  %lineBuff_val_1_V_ad = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_s
  %lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1
  %lineBuff_val_0_V_ad = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_s
  store i8 %lineBuff_val_1_V_lo, i8* %lineBuff_val_0_V_ad, align 1
  %lineBuff_val_2_V_ad = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_s
  %lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1
  store i8 %lineBuff_val_2_V_lo, i8* %lineBuff_val_1_V_ad, align 1
  store i8 %tmp_V_4, i8* %lineBuff_val_2_V_ad, align 1
  %tmp_20 = zext i32 %pixConvolved to i64
  %lineBuff_val_0_V_ad_6 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_20
  %lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_6, align 1
  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_0_V_lo, i5 0)
  %p_shl1 = zext i13 %tmp to i14
  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %lineBuff_val_0_V_lo, i3 0)
  %p_shl2 = zext i11 %tmp_22 to i14
  %val_V_3 = sub i14 %p_shl1, %p_shl2
  %pixConvolved_5 = add nsw i32 %pixConvolved, 1
  %tmp_118_0_1 = zext i32 %pixConvolved_5 to i64
  %lineBuff_val_0_V_ad_7 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_118_0_1
  %lineBuff_val_0_V_lo_4 = load i8* %lineBuff_val_0_V_ad_7, align 1
  %tmp_25 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_0_V_lo_4, i5 0)
  %p_shl3 = zext i13 %tmp_25 to i14
  %tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_0_V_lo_4, i1 false)
  %p_shl4 = zext i9 %tmp_26 to i14
  %val_V_3_0_1 = sub i14 %p_shl3, %p_shl4
  %col_assign_7_0_2 = add nsw i32 %pixConvolved, 2
  %tmp_118_0_2 = zext i32 %col_assign_7_0_2 to i64
  %lineBuff_val_0_V_ad_8 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_118_0_2
  %lineBuff_val_0_V_lo_5 = load i8* %lineBuff_val_0_V_ad_8, align 1
  %tmp_27 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_0_V_lo_5, i5 0)
  %p_shl5 = zext i13 %tmp_27 to i14
  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %lineBuff_val_0_V_lo_5, i3 0)
  %p_shl6 = zext i11 %tmp_28 to i14
  %val_V_3_0_2 = sub i14 %p_shl5, %p_shl6
  %lineBuff_val_1_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_20
  %lineBuff_val_1_V_lo_3 = load i8* %lineBuff_val_1_V_ad_3, align 1
  %tmp_29 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_1_V_lo_3, i5 0)
  %p_shl7 = zext i13 %tmp_29 to i14
  %tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_1_V_lo_3, i1 false)
  %p_shl8 = zext i9 %tmp_30 to i14
  %val_V_3_1 = sub i14 %p_shl7, %p_shl8
  %lineBuff_val_1_V_ad_4 = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_118_0_1
  %lineBuff_val_1_V_lo_4 = load i8* %lineBuff_val_1_V_ad_4, align 1
  %val_V_1_1_cast = zext i8 %lineBuff_val_1_V_lo_4 to i15
  %val_V_3_1_1 = mul i15 %val_V_1_1_cast, 37
  %lineBuff_val_1_V_ad_5 = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_118_0_2
  %lineBuff_val_1_V_lo_5 = load i8* %lineBuff_val_1_V_ad_5, align 1
  %tmp_31 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_1_V_lo_5, i5 0)
  %p_shl9 = zext i13 %tmp_31 to i14
  %tmp_32 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_1_V_lo_5, i1 false)
  %p_shl10 = zext i9 %tmp_32 to i14
  %val_V_3_1_2 = sub i14 %p_shl9, %p_shl10
  %val_V_3_1_2_cast = zext i14 %val_V_3_1_2 to i15
  %lineBuff_val_2_V_ad_6 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_20
  %lineBuff_val_2_V_lo_6 = load i8* %lineBuff_val_2_V_ad_6, align 1
  %tmp_33 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_2_V_lo_6, i5 0)
  %p_shl11 = zext i13 %tmp_33 to i14
  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %lineBuff_val_2_V_lo_6, i3 0)
  %p_shl12 = zext i11 %tmp_34 to i14
  %val_V_3_2 = sub i14 %p_shl11, %p_shl12
  %val_V_3_2_cast = zext i14 %val_V_3_2 to i15
  %lineBuff_val_2_V_ad_7 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_118_0_1
  %lineBuff_val_2_V_lo_7 = load i8* %lineBuff_val_2_V_ad_7, align 1
  %tmp_35 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_2_V_lo_7, i5 0)
  %p_shl13 = zext i13 %tmp_35 to i14
  %tmp_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_2_V_lo_7, i1 false)
  %p_shl14 = zext i9 %tmp_36 to i14
  %val_V_3_2_1 = sub i14 %p_shl13, %p_shl14
  %lineBuff_val_2_V_ad_8 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_118_0_2
  %lineBuff_val_2_V_lo_8 = load i8* %lineBuff_val_2_V_ad_8, align 1
  %tmp_37 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %lineBuff_val_2_V_lo_8, i5 0)
  %p_shl = zext i13 %tmp_37 to i14
  %tmp_38 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %lineBuff_val_2_V_lo_8, i3 0)
  %p_shl15 = zext i11 %tmp_38 to i14
  %val_V_3_2_2 = sub i14 %p_shl, %p_shl15
  %tmp_39 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)
  %icmp = icmp sgt i31 %tmp_39, 0
  %tmp_40 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)
  %icmp3 = icmp sgt i31 %tmp_40, 0
  %or_cond = and i1 %icmp, %icmp3
  %tmp2 = add i14 %val_V_3, %val_V_3_0_1
  %tmp2_cast = zext i14 %tmp2 to i15
  %tmp3 = add i14 %val_V_3_0_2, %val_V_3_1
  %tmp3_cast = zext i14 %tmp3 to i15
  %tmp1 = add i15 %tmp3_cast, %tmp2_cast
  %tmp1_cast = zext i15 %tmp1 to i16
  %tmp5 = add i15 %val_V_3_1_1, %val_V_3_1_2_cast
  %tmp5_cast = zext i15 %tmp5 to i16
  %tmp7 = add i14 %val_V_3_2_1, %val_V_3_2_2
  %tmp7_cast = zext i14 %tmp7 to i15
  %tmp6 = add i15 %tmp7_cast, %val_V_3_2_cast
  %tmp6_cast = zext i15 %tmp6 to i16
  %tmp4 = add i16 %tmp6_cast, %tmp5_cast
  %accumulator_V_2_2 = add i16 %tmp4, %tmp1_cast
  %out_x_V = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %accumulator_V_2_2, i32 8, i32 15)
  %tmp_V = select i1 %or_cond, i8 %out_x_V, i8 0
  %pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_5, i32 %pixConvolved
  %tmp_21 = icmp slt i32 %col_assign, 511
  %idxCol = add nsw i32 %col_assign, 1
  %idxRow_4 = add nsw i32 %idxRow, 1
  %idxCol_1 = select i1 %tmp_21, i32 %idxCol, i32 0
  %idxRow_1 = select i1 %tmp_21, i32 %idxRow, i32 %idxRow_4
  %pixConvolved_2 = select i1 %tmp_21, i32 %pixConvolved_1, i32 0
  %tmp_23 = icmp ugt i19 %countWait, 513
  br i1 %tmp_23, label %2, label %._crit_edge238

; <label>:2                                       ; preds = %.preheader.preheader.i.i_ifconv
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_x_V_V, i8 %tmp_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_y_V_V, i8 %tmp_V)
  br label %._crit_edge238

._crit_edge238:                                   ; preds = %2, %.preheader.preheader.i.i_ifconv
  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_17)
  %phitmp = add i19 %countWait, 1
  br label %1

.preheader:                                       ; preds = %.preheader.preheader, %3
  %countWait_1 = phi i10 [ %countWait_4, %3 ], [ 0, %.preheader.preheader ]
  %exitcond = icmp eq i10 %countWait_1, -511
  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)
  %countWait_4 = add i10 %countWait_1, 1
  br i1 %exitcond, label %4, label %3

; <label>:3                                       ; preds = %.preheader
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_x_V_V, i8 0)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_y_V_V, i8 0)
  br label %.preheader

; <label>:4                                       ; preds = %.preheader
  ret void
}

define internal fastcc void @bgr2gray(i32* %src_V_V, i8* %dst_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)
  call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i19 [ 0, %0 ], [ %i_3, %2 ]
  %exitcond = icmp eq i19 %i, -262144
  %i_3 = add i19 %i, 1
  br i1 %exitcond, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_V_V)
  %blue_V = trunc i32 %tmp_V_5 to i8
  %green_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 8, i32 15)
  %red_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)
  %tmp = zext i8 %blue_V to i32
  %tmp_s = sitofp i32 %tmp to double
  %tmp_24 = fmul double %tmp_s, 1.140000e-01
  %tmp_25 = zext i8 %green_V to i32
  %tmp_26 = sitofp i32 %tmp_25 to double
  %tmp_27 = fmul double %tmp_26, 5.870000e-01
  %tmp_28 = fadd double %tmp_24, %tmp_27
  %tmp_29 = zext i8 %red_V to i32
  %tmp_30 = sitofp i32 %tmp_29 to double
  %tmp_31 = fmul double %tmp_30, 2.990000e-01
  %tmp_32 = fadd double %tmp_28, %tmp_31
  %tmp_6 = fptrunc double %tmp_32 to float
  %p_Val2_1 = bitcast float %tmp_6 to i32
  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind
  %loc_V_1 = trunc i32 %p_Val2_1 to i23
  %tmp_26_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)
  %tmp_26_i_i_i_cast2 = zext i25 %tmp_26_i_i_i to i55
  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9
  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast
  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)
  %tmp_27_i_i_i = sub i8 127, %loc_V
  %tmp_27_i_i_i_cast = sext i8 %tmp_27_i_i_i to i9
  %sh_assign_2 = select i1 %isNeg, i9 %tmp_27_i_i_i_cast, i9 %sh_assign
  %sh_assign_2_i_i_i_ca = sext i9 %sh_assign_2 to i32
  %sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_2 to i25
  %tmp_28_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i55
  %tmp_29_i_i_i = lshr i25 %tmp_26_i_i_i, %sh_assign_2_i_i_i_ca_1
  %tmp_30_i_i_i = shl i55 %tmp_26_i_i_i_cast2, %tmp_28_i_i_i
  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_29_i_i_i, i32 24)
  %tmp_33 = zext i1 %tmp_44 to i8
  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_30_i_i_i, i32 24, i32 31)
  %p_Val2_s = select i1 %isNeg, i8 %tmp_33, i8 %tmp_34
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %p_Val2_s)
  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_18)
  br label %1

; <label>:3                                       ; preds = %1
  ret void
}

define internal fastcc void @addWeighted(i8* %src_x_V_V, i8* %src_y_V_V, i8* %dst_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i19 [ 0, %0 ], [ %i_4, %2 ]
  %exitcond = icmp eq i19 %i, -262144
  %i_4 = add i19 %i, 1
  br i1 %exitcond, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_x_V_V)
  %tmp_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_y_V_V)
  %tmp = zext i8 %tmp_V_7 to i32
  %tmp_s = sitofp i32 %tmp to double
  %tmp_34 = fmul double %tmp_s, 5.000000e-01
  %tmp_35 = zext i8 %tmp_V_8 to i32
  %tmp_36 = sitofp i32 %tmp_35 to double
  %tmp_37 = fmul double %tmp_36, 5.000000e-01
  %val_assign = fadd double %tmp_34, %tmp_37
  %p_Val2_s = bitcast double %val_assign to i64
  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind
  %loc_V_2 = trunc i64 %p_Val2_s to i52
  %tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_2, i1 false)
  %tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i113
  %tmp_i_i_i_i_cast = zext i11 %loc_V to i12
  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast
  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)
  %tmp_32_i_i_i = sub i11 1023, %loc_V
  %tmp_32_i_i_i_cast = sext i11 %tmp_32_i_i_i to i12
  %sh_assign_3 = select i1 %isNeg, i12 %tmp_32_i_i_i_cast, i12 %sh_assign
  %sh_assign_3_i_i_i_ca = sext i12 %sh_assign_3 to i32
  %tmp_33_i_i_i = zext i32 %sh_assign_3_i_i_i_ca to i113
  %tmp_33_i_i_i_cast = zext i32 %sh_assign_3_i_i_i_ca to i54
  %tmp_34_i_i_i = lshr i54 %tmp_i_i_i, %tmp_33_i_i_i_cast
  %tmp_35_i_i_i = shl i113 %tmp_i_i_i_cast, %tmp_33_i_i_i
  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_34_i_i_i, i32 53)
  %tmp_38 = zext i1 %tmp_47 to i8
  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i113.i32.i32(i113 %tmp_35_i_i_i, i32 53, i32 60)
  %p_Val2_8 = select i1 %isNeg, i8 %tmp_38, i8 %tmp_39
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %p_Val2_8)
  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_20)
  br label %1

; <label>:3                                       ; preds = %1
  ret void
}

define weak i1 @_ssdm_op_WriteResp.m_axi.i32P(i32*) {
entry:
  ret i1 true
}

define weak i1 @_ssdm_op_WriteReq.m_axi.i32P(i32*, i32) {
entry:
  ret i1 true
}

define weak void @_ssdm_op_Write.m_axi.i32P(i32*, i32, i4) {
entry:
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8*, i8) {
entry:
  %empty = call i8 @_autotb_FifoWrite_i8(i8* %0, i8 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32*, i32) {
entry:
  %empty = call i32 @_autotb_FifoWrite_i32(i32* %0, i32 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.i32P(i32*, i32) {
entry:
  %empty = call i32 @_autotb_FifoWrite_i32(i32* %0, i32 %1)
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecLoopTripCount(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecDataflowPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecChannel(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak i1 @_ssdm_op_ReadReq.m_axi.i32P(i32*, i32) {
entry:
  ret i1 true
}

define weak i32 @_ssdm_op_Read.s_axilite.i32(i32) {
entry:
  ret i32 %0
}

define weak i32 @_ssdm_op_Read.m_axi.i32P(i32*) {
entry:
  %empty = load i32* %0
  ret i32 %empty
}

define weak i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8*) {
entry:
  %empty = call i8 @_autotb_FifoRead_i8(i8* %0)
  ret i8 %empty
}

define weak i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32*) {
entry:
  %empty = call i32 @_autotb_FifoRead_i32(i32* %0)
  ret i32 %empty
}

define weak i32 @_ssdm_op_Read.ap_fifo.i32P(i32*) {
entry:
  %empty = call i32 @_autotb_FifoRead_i32(i32* %0)
  ret i32 %empty
}

define weak i32 @_ssdm_op_Read.ap_auto.i32(i32) {
entry:
  ret i32 %0
}

define weak i30 @_ssdm_op_Read.ap_auto.i30(i30) {
entry:
  ret i30 %0
}

define weak i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55, i32, i32) nounwind readnone {
entry:
  %empty = call i55 @llvm.part.select.i55(i55 %0, i32 %1, i32 %2)
  %empty_33 = trunc i55 %empty to i8
  ret i8 %empty_33
}

define weak i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_34 = trunc i32 %empty to i8
  ret i8 %empty_34
}

define weak i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16, i32, i32) nounwind readnone {
entry:
  %empty = call i16 @llvm.part.select.i16(i16 %0, i32 %1, i32 %2)
  %empty_35 = trunc i16 %empty to i8
  ret i8 %empty_35
}

define weak i8 @_ssdm_op_PartSelect.i8.i113.i32.i32(i113, i32, i32) nounwind readnone {
entry:
  %empty = call i113 @llvm.part.select.i113(i113 %0, i32 %1, i32 %2)
  %empty_36 = trunc i113 %empty to i8
  ret i8 %empty_36
}

declare i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8, i32, i32) nounwind readnone

declare i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64, i32, i32) nounwind readnone

declare i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_37 = trunc i32 %empty to i31
  ret i31 %empty_37
}

define weak i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_38 = trunc i32 %empty to i30
  ret i30 %empty_38
}

declare i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_39 = trunc i64 %empty to i11
  ret i11 %empty_39
}

define weak i1 @_ssdm_op_BitSelect.i1.i9.i32(i9, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i9
  %empty_40 = shl i9 1, %empty
  %empty_41 = and i9 %0, %empty_40
  %empty_42 = icmp ne i9 %empty_41, 0
  ret i1 %empty_42
}

define weak i1 @_ssdm_op_BitSelect.i1.i54.i32(i54, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i54
  %empty_43 = shl i54 1, %empty
  %empty_44 = and i54 %0, %empty_43
  %empty_45 = icmp ne i54 %empty_44, 0
  ret i1 %empty_45
}

define weak i1 @_ssdm_op_BitSelect.i1.i25.i32(i25, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i25
  %empty_46 = shl i25 1, %empty
  %empty_47 = and i25 %0, %empty_46
  %empty_48 = icmp ne i25 %empty_47, 0
  ret i1 %empty_48
}

define weak i1 @_ssdm_op_BitSelect.i1.i12.i32(i12, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i12
  %empty_49 = shl i12 1, %empty
  %empty_50 = and i12 %0, %empty_49
  %empty_51 = icmp ne i12 %empty_50, 0
  ret i1 %empty_51
}

define weak i1 @_ssdm_op_BitSelect.i1.i11.i32(i11, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i11
  %empty_52 = shl i11 1, %empty
  %empty_53 = and i11 %0, %empty_52
  %empty_54 = icmp ne i11 %empty_53, 0
  ret i1 %empty_54
}

define weak i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8, i1) nounwind readnone {
entry:
  %empty = zext i8 %0 to i9
  %empty_55 = zext i1 %1 to i9
  %empty_56 = shl i9 %empty, 1
  %empty_57 = or i9 %empty_56, %empty_55
  ret i9 %empty_57
}

declare i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7, i1) nounwind readnone

define weak i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1, i52, i1) nounwind readnone {
entry:
  %empty = zext i52 %1 to i53
  %empty_58 = zext i1 %2 to i53
  %empty_59 = shl i53 %empty, 1
  %empty_60 = or i53 %empty_59, %empty_58
  %empty_61 = zext i1 %0 to i54
  %empty_62 = zext i53 %empty_60 to i54
  %empty_63 = shl i54 %empty_61, 53
  %empty_64 = or i54 %empty_63, %empty_62
  ret i54 %empty_64
}

define weak i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8, i8, i8, i8) nounwind readnone {
entry:
  %empty = zext i8 %2 to i16
  %empty_65 = zext i8 %3 to i16
  %empty_66 = shl i16 %empty, 8
  %empty_67 = or i16 %empty_66, %empty_65
  %empty_68 = zext i8 %1 to i24
  %empty_69 = zext i16 %empty_67 to i24
  %empty_70 = shl i24 %empty_68, 16
  %empty_71 = or i24 %empty_70, %empty_69
  %empty_72 = zext i8 %0 to i32
  %empty_73 = zext i24 %empty_71 to i32
  %empty_74 = shl i32 %empty_72, 24
  %empty_75 = or i32 %empty_74, %empty_73
  ret i32 %empty_75
}

declare i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14, i18) nounwind readnone

define weak i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1, i23, i1) nounwind readnone {
entry:
  %empty = zext i23 %1 to i24
  %empty_76 = zext i1 %2 to i24
  %empty_77 = shl i24 %empty, 1
  %empty_78 = or i24 %empty_77, %empty_76
  %empty_79 = zext i1 %0 to i25
  %empty_80 = zext i24 %empty_78 to i25
  %empty_81 = shl i25 %empty_79, 24
  %empty_82 = or i25 %empty_81, %empty_80
  ret i25 %empty_82
}

define weak i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8, i5) nounwind readnone {
entry:
  %empty = zext i8 %0 to i13
  %empty_83 = zext i5 %1 to i13
  %empty_84 = shl i13 %empty, 5
  %empty_85 = or i13 %empty_84, %empty_83
  ret i13 %empty_85
}

define weak i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8, i3) nounwind readnone {
entry:
  %empty = zext i8 %0 to i11
  %empty_86 = zext i3 %1 to i11
  %empty_87 = shl i11 %empty, 3
  %empty_88 = or i11 %empty_87, %empty_86
  ret i11 %empty_88
}

declare void @_ssdm_SpecDependence(...) nounwind

declare i8 @_autotb_FifoWrite_i8(i8*, i8)

declare i32 @_autotb_FifoWrite_i32(i32*, i32)

declare i8 @_autotb_FifoRead_i8(i8*)

declare i32 @_autotb_FifoRead_i32(i32*)

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

define internal fastcc void @Stream2Mem_Batch(i32* %in_V_V, i32* %out_V, i32* nocapture %out_V_offset) {
entry:
  %rep = alloca i32
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str32, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36, [1 x i8]* @p_str37)
  %out_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %out_V_offset)
  %out_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_V_offset_read, i32 2, i32 31)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  store i32 0, i32* %rep
  br label %.backedge.i

.backedge.i:                                      ; preds = %.backedge.i.backedge, %entry
  %rep_load = load i32* %rep
  %tmp_i = icmp eq i32 %rep_load, 1
  br i1 %tmp_i, label %.exit, label %0

; <label>:0                                       ; preds = %.backedge.i
  %tmp = trunc i32 %rep_load to i4
  %tmp_i_89 = icmp eq i4 %tmp, 1
  %tmp_48 = shl i32 %rep_load, 18
  br i1 %tmp_i_89, label %1, label %2

; <label>:1                                       ; preds = %0
  call fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)
  %rep_1 = add i32 %rep_load, 16
  store i32 %rep_1, i32* %rep
  br label %.backedge.i.backedge

; <label>:2                                       ; preds = %0
  call fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)
  %rep_2 = add i32 %rep_load, 1
  store i32 %rep_2, i32* %rep
  br label %.backedge.i.backedge

.backedge.i.backedge:                             ; preds = %2, %1
  br label %.backedge.i

.exit:                                            ; preds = %.backedge.i
  ret void
}

define internal fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset, i32 %out_V_offset1) {
  %out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)
  %out_V_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %out_V_offset)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  %tmp_16_cast = zext i32 %out_V_offset1_read to i33
  %sext_cast = zext i30 %out_V_offset_read to i33
  %sum2 = add i33 %tmp_16_cast, %sext_cast
  %sum2_cast = zext i33 %sum2 to i64
  %out_V_addr = getelementptr i32* %out_V, i64 %sum2_cast
  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %out_V_addr, i32 262144)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i19 [ 0, %0 ], [ %i_5, %2 ]
  %tmp = icmp eq i19 %i, -262144
  %i_5 = add i19 %i, 1
  br i1 %tmp, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)
  call void @_ssdm_op_Write.m_axi.i32P(i32* %out_V_addr, i32 %tmp_V, i4 -1)
  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_22)
  br label %1

; <label>:3                                       ; preds = %1
  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)
  ret void
}

define internal fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset, i32 %out_V_offset1) {
  %out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)
  %out_V_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %out_V_offset)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  %tmp_12_cast = zext i32 %out_V_offset1_read to i33
  %sext_cast = zext i30 %out_V_offset_read to i33
  %sum2 = add i33 %tmp_12_cast, %sext_cast
  %sum2_cast = zext i33 %sum2 to i64
  %out_V_addr = getelementptr i32* %out_V, i64 %sum2_cast
  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %out_V_addr, i32 4194304)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i23 [ 0, %0 ], [ %i_5, %2 ]
  %tmp = icmp eq i23 %i, -4194304
  %i_5 = add i23 %i, 1
  br i1 %tmp, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4194304, i64 4194304, i64 4194304)
  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)
  call void @_ssdm_op_Write.m_axi.i32P(i32* %out_V_addr, i32 %tmp_V, i4 -1)
  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_21)
  br label %1

; <label>:3                                       ; preds = %1
  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)
  ret void
}

define internal fastcc void @Mem2Stream_Batch9(i32* %in_V, i32 %in_V_offset, i32* %out_V_V, i32 %out_V, i32* %out_V_out) {
entry:
  %rep = alloca i32
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)
  %out_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V)
  %in_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V_offset)
  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_V_out, i32 %out_V_read)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  %in_V_offset1_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_V_offset_read, i32 2, i32 31)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  store i32 0, i32* %rep
  br label %.backedge.i.i

.backedge.i.i:                                    ; preds = %.backedge.i.i.backedge, %entry
  %rep_load = load i32* %rep
  %tmp_i_i = icmp eq i32 %rep_load, 1
  br i1 %tmp_i_i, label %.exit, label %0

; <label>:0                                       ; preds = %.backedge.i.i
  %tmp = trunc i32 %rep_load to i4
  %tmp_i_i_92 = icmp eq i4 %tmp, 1
  %tmp_49 = shl i32 %rep_load, 18
  br i1 %tmp_i_i_92, label %1, label %2

; <label>:1                                       ; preds = %0
  call fastcc void @Mem2Stream(i32* %in_V, i30 %in_V_offset1_i_i, i32 %tmp_49, i32* %out_V_V)
  %rep_3 = add i32 %rep_load, 16
  store i32 %rep_3, i32* %rep
  br label %.backedge.i.i.backedge

; <label>:2                                       ; preds = %0
  call fastcc void @Mem2Stream.1(i32* %in_V, i30 %in_V_offset1_i_i, i32 %tmp_49, i32* %out_V_V)
  %rep_4 = add i32 %rep_load, 1
  store i32 %rep_4, i32* %rep
  br label %.backedge.i.i.backedge

.backedge.i.i.backedge:                           ; preds = %2, %1
  br label %.backedge.i.i

.exit:                                            ; preds = %.backedge.i.i
  ret void
}

define internal fastcc void @Mem2Stream.1(i32* %in_V, i30 %in_V_offset, i32 %in_V_offset1, i32* %out_V_V) {
  %in_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V_offset1)
  %in_V_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %in_V_offset)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  %tmp_25_cast = zext i32 %in_V_offset1_read to i33
  %sext_cast = zext i30 %in_V_offset_read to i33
  %sum2 = add i33 %tmp_25_cast, %sext_cast
  %sum2_cast = zext i33 %sum2 to i64
  %in_V_addr = getelementptr i32* %in_V, i64 %sum2_cast
  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_V_addr, i32 262144)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i19 [ 0, %0 ], [ %i_6, %2 ]
  %tmp = icmp eq i19 %i, -262144
  %i_6 = add i19 %i, 1
  br i1 %tmp, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)
  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %e_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %in_V_addr)
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %e_V)
  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_24)
  br label %1

; <label>:3                                       ; preds = %1
  ret void
}

define internal fastcc void @Mem2Stream(i32* %in_V, i30 %in_V_offset, i32 %in_V_offset1, i32* %out_V_V) {
  %in_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V_offset1)
  %in_V_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %in_V_offset)
  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)
  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)
  %tmp_20_cast = zext i32 %in_V_offset1_read to i33
  %sext_cast = zext i30 %in_V_offset_read to i33
  %sum2 = add i33 %tmp_20_cast, %sext_cast
  %sum2_cast = zext i33 %sum2 to i64
  %in_V_addr = getelementptr i32* %in_V, i64 %sum2_cast
  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_V_addr, i32 4194304)
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i = phi i23 [ 0, %0 ], [ %i_7, %2 ]
  %tmp = icmp eq i23 %i, -4194304
  %i_7 = add i23 %i, 1
  br i1 %tmp, label %3, label %2

; <label>:2                                       ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4194304, i64 4194304, i64 4194304)
  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  %e_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %in_V_addr)
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %e_V)
  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_23)
  br label %1

; <label>:3                                       ; preds = %1
  ret void
}

!opencl.kernels = !{!0, !7, !13, !15, !21, !21, !23, !25, !25, !31, !31, !31, !37, !37, !31, !40, !31, !31, !31, !43, !43, !45, !45, !47, !37, !37, !31, !49, !52, !52, !54, !54, !31, !31, !56, !31, !31, !31, !58, !58, !43, !43, !52, !52, !31, !31, !60, !60, !61, !62, !31, !31, !43, !43, !64, !64, !66, !66, !67, !67, !69, !72, !74, !74, !76, !31, !31, !31, !58, !58, !78, !66, !66, !81, !81, !84, !84, !76, !31, !31, !31, !58, !58, !64, !64, !78, !86, !86, !89, !89, !91, !93, !31, !94, !96, !31, !31, !31, !60, !60, !84, !84, !31, !98, !49, !99, !31, !31, !31, !31, !31, !31, !101, !103, !103, !105, !108, !110, !110, !112, !114, !114, !66, !66, !31, !115, !103, !103, !117, !31, !119, !119, !119, !31, !31, !122, !127, !127, !131, !134, !134, !31, !31, !31, !31, !31, !31, !66, !66, !137, !138, !140, !140, !31, !31, !31, !31}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!143}
!axi4.master.portmap = !{!150, !151}
!axi4.slave.bundlemap = !{!152, !153}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<32>*", metadata !"ap_uint<32>*", metadata !"int", metadata !"int"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"in", metadata !"out", metadata !"rows", metadata !"cols"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<32> > &", metadata !"hls::stream<ap_uint<8> > &"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"src", metadata !"dst"}
!13 = metadata !{null, metadata !8, metadata !9, metadata !14, metadata !11, metadata !12, metadata !6}
!14 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<8> > &", metadata !"hls::stream<ap_uint<32> > &"}
!15 = metadata !{null, metadata !16, metadata !17, metadata !18, metadata !19, metadata !20, metadata !6}
!16 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!17 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!18 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<8> > &", metadata !"hls::stream<ap_uint<8> > &", metadata !"hls::stream<ap_uint<8> > &"}
!19 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!20 = metadata !{metadata !"kernel_arg_name", metadata !"src", metadata !"dst_x", metadata !"dst_y"}
!21 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !12, metadata !6}
!22 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<8> > &", metadata !"hls::stream<ap_uint<8> > &"}
!23 = metadata !{null, metadata !16, metadata !17, metadata !18, metadata !19, metadata !24, metadata !6}
!24 = metadata !{metadata !"kernel_arg_name", metadata !"src_x", metadata !"src_y", metadata !"dst"}
!25 = metadata !{null, metadata !26, metadata !27, metadata !28, metadata !29, metadata !30, metadata !6}
!26 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!27 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!28 = metadata !{metadata !"kernel_arg_type", metadata !"double"}
!29 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!30 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!31 = metadata !{null, metadata !32, metadata !33, metadata !34, metadata !35, metadata !36, metadata !6}
!32 = metadata !{metadata !"kernel_arg_addr_space"}
!33 = metadata !{metadata !"kernel_arg_access_qual"}
!34 = metadata !{metadata !"kernel_arg_type"}
!35 = metadata !{metadata !"kernel_arg_type_qual"}
!36 = metadata !{metadata !"kernel_arg_name"}
!37 = metadata !{null, metadata !26, metadata !27, metadata !38, metadata !29, metadata !39, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!39 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!40 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !42, metadata !6}
!41 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"const ap_int_base<16, true> &"}
!42 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!43 = metadata !{null, metadata !26, metadata !27, metadata !44, metadata !29, metadata !39, metadata !6}
!44 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &"}
!45 = metadata !{null, metadata !26, metadata !27, metadata !46, metadata !29, metadata !39, metadata !6}
!46 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &"}
!47 = metadata !{null, metadata !8, metadata !9, metadata !48, metadata !11, metadata !42, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &", metadata !"int"}
!49 = metadata !{null, metadata !26, metadata !27, metadata !50, metadata !29, metadata !51, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!51 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!52 = metadata !{null, metadata !26, metadata !27, metadata !53, metadata !29, metadata !39, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<16> &"}
!54 = metadata !{null, metadata !26, metadata !27, metadata !55, metadata !29, metadata !39, metadata !6}
!55 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<18, true> &"}
!56 = metadata !{null, metadata !8, metadata !9, metadata !57, metadata !11, metadata !42, metadata !6}
!57 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &", metadata !"const ap_int_base<16, false> &"}
!58 = metadata !{null, metadata !26, metadata !27, metadata !59, metadata !29, metadata !39, metadata !6}
!59 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, false> &"}
!60 = metadata !{null, metadata !26, metadata !27, metadata !50, metadata !29, metadata !39, metadata !6}
!61 = metadata !{null, metadata !26, metadata !27, metadata !53, metadata !29, metadata !51, metadata !6}
!62 = metadata !{null, metadata !8, metadata !9, metadata !63, metadata !11, metadata !42, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &", metadata !"const ap_int_base<16, true> &"}
!64 = metadata !{null, metadata !26, metadata !27, metadata !65, metadata !29, metadata !39, metadata !6}
!65 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<8> &"}
!66 = metadata !{null, metadata !26, metadata !27, metadata !38, metadata !29, metadata !30, metadata !6}
!67 = metadata !{null, metadata !26, metadata !27, metadata !68, metadata !29, metadata !39, metadata !6}
!68 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<17, true> &"}
!69 = metadata !{null, metadata !8, metadata !9, metadata !70, metadata !11, metadata !71, metadata !6}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, false> &", metadata !"int"}
!71 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!72 = metadata !{null, metadata !8, metadata !9, metadata !73, metadata !11, metadata !42, metadata !6}
!73 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, false> &", metadata !"const ap_int_base<32, true> &"}
!74 = metadata !{null, metadata !26, metadata !27, metadata !75, metadata !29, metadata !39, metadata !6}
!75 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<17, false> &"}
!76 = metadata !{null, metadata !8, metadata !9, metadata !77, metadata !11, metadata !42, metadata !6}
!77 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, false> &", metadata !"const ap_int_base<16, false> &"}
!78 = metadata !{null, metadata !8, metadata !9, metadata !79, metadata !11, metadata !80, metadata !6}
!79 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!80 = metadata !{metadata !"kernel_arg_name", metadata !"row", metadata !"col"}
!81 = metadata !{null, metadata !16, metadata !17, metadata !82, metadata !19, metadata !83, metadata !6}
!82 = metadata !{metadata !"kernel_arg_type", metadata !"struct ap_uint<16>", metadata !"int", metadata !"int"}
!83 = metadata !{metadata !"kernel_arg_name", metadata !"value", metadata !"row", metadata !"col"}
!84 = metadata !{null, metadata !26, metadata !27, metadata !85, metadata !29, metadata !39, metadata !6}
!85 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, false> &"}
!86 = metadata !{null, metadata !8, metadata !9, metadata !87, metadata !11, metadata !88, metadata !6}
!87 = metadata !{metadata !"kernel_arg_type", metadata !"struct ap_uint<8>", metadata !"int"}
!88 = metadata !{metadata !"kernel_arg_name", metadata !"value", metadata !"col"}
!89 = metadata !{null, metadata !26, metadata !27, metadata !38, metadata !29, metadata !90, metadata !6}
!90 = metadata !{metadata !"kernel_arg_name", metadata !"col"}
!91 = metadata !{null, metadata !26, metadata !27, metadata !38, metadata !29, metadata !92, metadata !6}
!92 = metadata !{metadata !"kernel_arg_name", metadata !""}
!93 = metadata !{null, metadata !26, metadata !27, metadata !46, metadata !29, metadata !51, metadata !6}
!94 = metadata !{null, metadata !8, metadata !9, metadata !95, metadata !11, metadata !71, metadata !6}
!95 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, false> &", metadata !"int"}
!96 = metadata !{null, metadata !8, metadata !9, metadata !97, metadata !11, metadata !42, metadata !6}
!97 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, false> &", metadata !"const ap_int_base<32, true> &"}
!98 = metadata !{null, metadata !8, metadata !9, metadata !95, metadata !11, metadata !42, metadata !6}
!99 = metadata !{null, metadata !26, metadata !27, metadata !100, metadata !29, metadata !51, metadata !6}
!100 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<32> &"}
!101 = metadata !{null, metadata !26, metadata !27, metadata !102, metadata !29, metadata !51, metadata !6}
!102 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<16> &"}
!103 = metadata !{null, metadata !26, metadata !27, metadata !104, metadata !29, metadata !30, metadata !6}
!104 = metadata !{metadata !"kernel_arg_type", metadata !"float"}
!105 = metadata !{null, metadata !26, metadata !27, metadata !106, metadata !29, metadata !107, metadata !6}
!106 = metadata !{metadata !"kernel_arg_type", metadata !"const struct ap_uint<32> &"}
!107 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!108 = metadata !{null, metadata !26, metadata !27, metadata !109, metadata !29, metadata !30, metadata !6}
!109 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!110 = metadata !{null, metadata !26, metadata !27, metadata !111, metadata !29, metadata !39, metadata !6}
!111 = metadata !{metadata !"kernel_arg_type", metadata !"ap_ulong"}
!112 = metadata !{null, metadata !26, metadata !27, metadata !113, metadata !29, metadata !30, metadata !6}
!113 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<8, false> &"}
!114 = metadata !{null, metadata !26, metadata !27, metadata !113, metadata !29, metadata !39, metadata !6}
!115 = metadata !{null, metadata !26, metadata !27, metadata !116, metadata !29, metadata !107, metadata !6}
!116 = metadata !{metadata !"kernel_arg_type", metadata !"const struct ap_uint<8> &"}
!117 = metadata !{null, metadata !8, metadata !9, metadata !118, metadata !11, metadata !71, metadata !6}
!118 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<8, false> &", metadata !"double"}
!119 = metadata !{null, metadata !26, metadata !27, metadata !120, metadata !29, metadata !121, metadata !6}
!120 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<32, false> &"}
!121 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!122 = metadata !{null, metadata !123, metadata !17, metadata !124, metadata !125, metadata !126, metadata !6}
!123 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 1, i32 0}
!124 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<32U> > &", metadata !"ap_uint<32U>*", metadata !"uint"}
!125 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"const"}
!126 = metadata !{metadata !"kernel_arg_name", metadata !"in", metadata !"out", metadata !"numReps"}
!127 = metadata !{null, metadata !128, metadata !9, metadata !129, metadata !11, metadata !130, metadata !6}
!128 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 1}
!129 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<ap_uint<32U> > &", metadata !"ap_uint<32U>*"}
!130 = metadata !{metadata !"kernel_arg_name", metadata !"in", metadata !"out"}
!131 = metadata !{null, metadata !132, metadata !17, metadata !133, metadata !125, metadata !126, metadata !6}
!132 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!133 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<32U>*", metadata !"hls::stream<ap_uint<32U> > &", metadata !"uint"}
!134 = metadata !{null, metadata !135, metadata !9, metadata !136, metadata !11, metadata !130, metadata !6}
!135 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!136 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<32U>*", metadata !"hls::stream<ap_uint<32U> > &"}
!137 = metadata !{null, metadata !26, metadata !27, metadata !65, metadata !29, metadata !51, metadata !6}
!138 = metadata !{null, metadata !8, metadata !9, metadata !79, metadata !11, metadata !139, metadata !6}
!139 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!140 = metadata !{null, metadata !132, metadata !17, metadata !141, metadata !19, metadata !142, metadata !6}
!141 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int", metadata !"int"}
!142 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!143 = metadata !{metadata !144, [1 x i32]* @llvm_global_ctors_0}
!144 = metadata !{metadata !145}
!145 = metadata !{i32 0, i32 31, metadata !146}
!146 = metadata !{metadata !147}
!147 = metadata !{metadata !"llvm.global_ctors.0", metadata !148, metadata !"", i32 0, i32 31}
!148 = metadata !{metadata !149}
!149 = metadata !{i32 0, i32 0, i32 1}
!150 = metadata !{metadata !"hostmem_1", metadata !"in.V", metadata !"READONLY"}
!151 = metadata !{metadata !"hostmem_2", metadata !"out.V", metadata !"WRITEONLY"}
!152 = metadata !{metadata !"in.V", metadata !"CONTROL_BUS"}
!153 = metadata !{metadata !"out.V", metadata !"CONTROL_BUS"}
!154 = metadata !{metadata !155}
!155 = metadata !{i32 0, i32 31, metadata !156}
!156 = metadata !{metadata !157}
!157 = metadata !{metadata !"out.V", metadata !158, metadata !"uint32", i32 0, i32 31}
!158 = metadata !{metadata !159}
!159 = metadata !{i32 0, i32 255, i32 1}
!160 = metadata !{metadata !161}
!161 = metadata !{i32 0, i32 31, metadata !162}
!162 = metadata !{metadata !163}
!163 = metadata !{metadata !"in.V", metadata !158, metadata !"uint32", i32 0, i32 31}
!164 = metadata !{metadata !165}
!165 = metadata !{i32 0, i32 31, metadata !166}
!166 = metadata !{metadata !167}
!167 = metadata !{metadata !"rows", metadata !168, metadata !"int", i32 0, i32 31}
!168 = metadata !{metadata !169}
!169 = metadata !{i32 0, i32 0, i32 0}
!170 = metadata !{metadata !171}
!171 = metadata !{i32 0, i32 31, metadata !172}
!172 = metadata !{metadata !173}
!173 = metadata !{metadata !"cols", metadata !168, metadata !"int", i32 0, i32 31}
