

================================================================
== Vivado HLS Report for 'invntt_tomont'
================================================================
* Date:           Tue Apr  4 22:25:19 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         4|          -|          -|     ?|    no    |
        |- Loop 2         |      512|      512|         2|          -|          -|   256|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_4 = alloca i32"   --->   Operation 11 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_offset)" [ntt.c:87]   --->   Operation 12 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_offset_read, i8 0)" [ntt.c:87]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %tmp to i12" [ntt.c:77]   --->   Operation 14 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "store i32 256, i32* %k_4" [ntt.c:83]   --->   Operation 15 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:83]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%len_0 = phi i9 [ 1, %0 ], [ %len, %6 ]"   --->   Operation 17 'phi' 'len_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i9 %len_0 to i10" [ntt.c:83]   --->   Operation 18 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %len_0, i32 8)" [ntt.c:83]   --->   Operation 19 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.preheader.preheader, label %.preheader1.preheader" [ntt.c:83]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader1" [ntt.c:84]   --->   Operation 22 'br' <Predicate = (!tmp_11)> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:95]   --->   Operation 23 'br' <Predicate = (tmp_11)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i10 [ %add_ln84, %5 ], [ 0, %.preheader1.preheader ]" [ntt.c:84]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i10 %j to i32" [ntt.c:84]   --->   Operation 25 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %j, i32 8, i32 9)" [ntt.c:84]   --->   Operation 26 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln84 = icmp eq i2 %tmp_12, 0" [ntt.c:84]   --->   Operation 27 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %2, label %6" [ntt.c:84]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_4_load = load i32* %k_4" [ntt.c:85]   --->   Operation 29 'load' 'k_4_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%k = add i32 -1, %k_4_load" [ntt.c:85]   --->   Operation 30 'add' 'k' <Predicate = (icmp_ln84)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i32 %k to i64" [ntt.c:85]   --->   Operation 31 'zext' 'zext_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %zext_ln85" [ntt.c:85]   --->   Operation 32 'getelementptr' 'zetas_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:85]   --->   Operation 33 'load' 'zetas_load' <Predicate = (icmp_ln84)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%len = shl i9 %len_0, 1" [ntt.c:83]   --->   Operation 34 'shl' 'len' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:83]   --->   Operation 35 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.76>
ST_4 : Operation 36 [1/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:85]   --->   Operation 36 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 37 [1/1] (1.98ns)   --->   "%zeta = sub i23 0, %zetas_load" [ntt.c:85]   --->   Operation 37 'sub' 'zeta' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.74ns)   --->   "%add_ln86 = add i10 %zext_ln83, %j" [ntt.c:86]   --->   Operation 38 'add' 'add_ln86' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %add_ln86 to i32" [ntt.c:86]   --->   Operation 39 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.43ns)   --->   "%empty_80 = icmp ugt i10 %j, %add_ln86" [ntt.c:84]   --->   Operation 40 'icmp' 'empty_80' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i10 %j to i9" [ntt.c:84]   --->   Operation 41 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln84_1 = add i9 %trunc_ln84, %len_0" [ntt.c:84]   --->   Operation 42 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.07ns)   --->   "%start = select i1 %empty_80, i9 %trunc_ln84, i9 %add_ln84_1" [ntt.c:84]   --->   Operation 43 'select' 'start' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i9 %start to i10" [ntt.c:84]   --->   Operation 44 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i23 %zeta to i54" [ntt.c:86]   --->   Operation 45 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:86]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %zext_ln84, %2 ], [ %j_4, %4 ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.11ns)   --->   "%icmp_ln86 = icmp ult i32 %j_0, %zext_ln86" [ntt.c:86]   --->   Operation 48 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %4, label %5" [ntt.c:86]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %j_0 to i12" [ntt.c:87]   --->   Operation 50 'trunc' 'trunc_ln87' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.77ns)   --->   "%add_ln87 = add i12 %zext_ln77, %trunc_ln87" [ntt.c:87]   --->   Operation 51 'add' 'add_ln87' <Predicate = (icmp_ln86)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i12 %add_ln87 to i64" [ntt.c:87]   --->   Operation 52 'zext' 'zext_ln87' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln87" [ntt.c:87]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.77ns)   --->   "%t = load i32* %a_addr, align 4" [ntt.c:87]   --->   Operation 54 'load' 't' <Predicate = (icmp_ln86)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %j_0 to i12" [ntt.c:88]   --->   Operation 55 'trunc' 'trunc_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %len_0 to i12" [ntt.c:88]   --->   Operation 56 'zext' 'zext_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i12 %zext_ln88, %trunc_ln88" [ntt.c:88]   --->   Operation 57 'add' 'add_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (3.16ns) (root node of TernaryAdder)   --->   "%add_ln88_2 = add i12 %zext_ln77, %add_ln88" [ntt.c:88]   --->   Operation 58 'add' 'add_ln88_2' <Predicate = (icmp_ln86)> <Delay = 3.16> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i12 %add_ln88_2 to i64" [ntt.c:88]   --->   Operation 59 'zext' 'zext_ln88_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln88_3" [ntt.c:88]   --->   Operation 60 'getelementptr' 'a_addr_15' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (2.77ns)   --->   "%a_load_20 = load i32* %a_addr_15, align 4" [ntt.c:88]   --->   Operation 61 'load' 'a_load_20' <Predicate = (icmp_ln86)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 62 [1/1] (2.18ns)   --->   "%j_4 = add i32 1, %j_0" [ntt.c:86]   --->   Operation 62 'add' 'j_4' <Predicate = (icmp_ln86)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln84 = add i10 %zext_ln84_1, %zext_ln83" [ntt.c:84]   --->   Operation 63 'add' 'add_ln84' <Predicate = (!icmp_ln86)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.35ns)   --->   "store i32 %k, i32* %k_4" [ntt.c:84]   --->   Operation 64 'store' <Predicate = (!icmp_ln86)> <Delay = 1.35>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader1" [ntt.c:84]   --->   Operation 65 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.72>
ST_6 : Operation 66 [1/2] (2.77ns)   --->   "%t = load i32* %a_addr, align 4" [ntt.c:87]   --->   Operation 66 'load' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%a_load_20 = load i32* %a_addr_15, align 4" [ntt.c:88]   --->   Operation 67 'load' 'a_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 68 [1/1] (2.18ns)   --->   "%add_ln88_1 = add nsw i32 %t, %a_load_20" [ntt.c:88]   --->   Operation 68 'add' 'add_ln88_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.77ns)   --->   "store i32 %add_ln88_1, i32* %a_addr, align 4" [ntt.c:88]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 70 [2/2] (2.77ns)   --->   "%a_load_21 = load i32* %a_addr_15, align 4" [ntt.c:89]   --->   Operation 70 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 31.1>
ST_8 : Operation 71 [1/2] (2.77ns)   --->   "%a_load_21 = load i32* %a_addr_15, align 4" [ntt.c:89]   --->   Operation 71 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 72 [1/1] (2.18ns)   --->   "%sub_ln89 = sub nsw i32 %t, %a_load_21" [ntt.c:89]   --->   Operation 72 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i32 %sub_ln89 to i54" [ntt.c:90]   --->   Operation 73 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (6.88ns)   --->   "%mul_ln90 = mul i54 %sext_ln86, %sext_ln90" [ntt.c:90]   --->   Operation 74 'mul' 'mul_ln90' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i54 %mul_ln90 to i56" [ntt.c:90]   --->   Operation 75 'sext' 'sext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i54 %mul_ln90 to i32" [reduce.c:18->ntt.c:90]   --->   Operation 76 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (6.88ns)   --->   "%t_11 = mul nsw i32 58728449, %trunc_ln18_3" [reduce.c:18->ntt.c:90]   --->   Operation 77 'mul' 't_11' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i32 %t_11 to i55" [reduce.c:19->ntt.c:90]   --->   Operation 78 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (6.88ns)   --->   "%mul_ln19_2 = mul i55 -8380417, %sext_ln19_11" [reduce.c:19->ntt.c:90]   --->   Operation 79 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i55 %mul_ln19_2 to i56" [reduce.c:19->ntt.c:90]   --->   Operation 80 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.77ns)   --->   "%add_ln19_2 = add i56 %sext_ln90_1, %sext_ln19_12" [reduce.c:19->ntt.c:90]   --->   Operation 81 'add' 'add_ln19_2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19_2, i32 32, i32 55)" [reduce.c:19->ntt.c:90]   --->   Operation 82 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%t_12 = sext i24 %trunc_ln19_1 to i32" [reduce.c:19->ntt.c:90]   --->   Operation 83 'sext' 't_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (2.77ns)   --->   "store i32 %t_12, i32* %a_addr_15, align 4" [ntt.c:90]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:86]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 4.53>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 86 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.34ns)   --->   "%icmp_ln95 = icmp eq i9 %j_1, -256" [ntt.c:95]   --->   Operation 87 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 88 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.73ns)   --->   "%j_3 = add i9 %j_1, 1" [ntt.c:95]   --->   Operation 89 'add' 'j_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %8, label %7" [ntt.c:95]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %j_1 to i12" [ntt.c:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.76ns)   --->   "%add_ln96 = add i12 %zext_ln96, %zext_ln77" [ntt.c:96]   --->   Operation 92 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i12 %add_ln96 to i64" [ntt.c:96]   --->   Operation 93 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%a_addr55 = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln96_1" [ntt.c:96]   --->   Operation 94 'getelementptr' 'a_addr55' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (2.77ns)   --->   "%a_load = load i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 95 'load' 'a_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [ntt.c:98]   --->   Operation 96 'ret' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 28.9>
ST_10 : Operation 97 [1/2] (2.77ns)   --->   "%a_load = load i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 97 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %a_load to i49" [ntt.c:96]   --->   Operation 98 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (6.88ns)   --->   "%mul_ln96 = mul i49 41978, %sext_ln96" [ntt.c:96]   --->   Operation 99 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i49 %mul_ln96 to i56" [ntt.c:96]   --->   Operation 100 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i49 %mul_ln96 to i32" [reduce.c:18->ntt.c:96]   --->   Operation 101 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (6.88ns)   --->   "%t_9 = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->ntt.c:96]   --->   Operation 102 'mul' 't_9' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t_9 to i55" [reduce.c:19->ntt.c:96]   --->   Operation 103 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->ntt.c:96]   --->   Operation 104 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i55 %mul_ln19 to i56" [reduce.c:19->ntt.c:96]   --->   Operation 105 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_9, %sext_ln96_1" [reduce.c:19->ntt.c:96]   --->   Operation 106 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [reduce.c:19->ntt.c:96]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%t_10 = sext i24 %trunc_ln to i32" [reduce.c:19->ntt.c:96]   --->   Operation 108 'sext' 't_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.77ns)   --->   "store i32 %t_10, i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:95]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'store' operation ('store_ln83', ntt.c:83) of constant 256 on local variable 'k' [9]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ntt.c:84) with incoming values : ('add_ln84', ntt.c:84) [20]  (1.35 ns)

 <State 3>: 4.95ns
The critical path consists of the following:
	'load' operation ('k_4_load', ntt.c:85) on local variable 'k' [26]  (0 ns)
	'add' operation ('k', ntt.c:85) [27]  (2.18 ns)
	'getelementptr' operation ('zetas_addr', ntt.c:85) [29]  (0 ns)
	'load' operation ('zetas_load', ntt.c:85) on array 'zetas' [30]  (2.77 ns)

 <State 4>: 4.76ns
The critical path consists of the following:
	'load' operation ('zetas_load', ntt.c:85) on array 'zetas' [30]  (2.77 ns)
	'sub' operation ('zeta', ntt.c:85) [31]  (1.99 ns)

 <State 5>: 5.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('zext_ln84', ntt.c:84) ('j', ntt.c:86) [42]  (0 ns)
	'add' operation ('add_ln88', ntt.c:88) [53]  (0 ns)
	'add' operation ('add_ln88_2', ntt.c:88) [54]  (3.17 ns)
	'getelementptr' operation ('a_addr_15', ntt.c:88) [56]  (0 ns)
	'load' operation ('a_load_20', ntt.c:88) on array 'a' [57]  (2.77 ns)

 <State 6>: 7.72ns
The critical path consists of the following:
	'load' operation ('t', ntt.c:87) on array 'a' [50]  (2.77 ns)
	'add' operation ('add_ln88_1', ntt.c:88) [58]  (2.18 ns)
	'store' operation ('store_ln88', ntt.c:88) of variable 'add_ln88_1', ntt.c:88 on array 'a' [59]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_load_21', ntt.c:89) on array 'a' [60]  (2.77 ns)

 <State 8>: 31.1ns
The critical path consists of the following:
	'load' operation ('a_load_21', ntt.c:89) on array 'a' [60]  (2.77 ns)
	'sub' operation ('sub_ln89', ntt.c:89) [61]  (2.18 ns)
	'mul' operation ('a', ntt.c:90) [63]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->ntt.c:90) [66]  (6.88 ns)
	'mul' operation ('mul_ln19_2', reduce.c:19->ntt.c:90) [68]  (6.88 ns)
	'add' operation ('add_ln19_2', reduce.c:19->ntt.c:90) [70]  (2.78 ns)
	'store' operation ('store_ln90', ntt.c:90) of variable 't', reduce.c:19->ntt.c:90 on array 'a' [73]  (2.77 ns)

 <State 9>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ntt.c:95) [86]  (0 ns)
	'add' operation ('add_ln96', ntt.c:96) [93]  (1.76 ns)
	'getelementptr' operation ('a_addr55', ntt.c:96) [95]  (0 ns)
	'load' operation ('a_load', ntt.c:96) on array 'a' [96]  (2.77 ns)

 <State 10>: 29ns
The critical path consists of the following:
	'load' operation ('a_load', ntt.c:96) on array 'a' [96]  (2.77 ns)
	'mul' operation ('a', ntt.c:96) [98]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->ntt.c:96) [101]  (6.88 ns)
	'mul' operation ('mul_ln19', reduce.c:19->ntt.c:96) [103]  (6.88 ns)
	'add' operation ('add_ln19', reduce.c:19->ntt.c:96) [105]  (2.78 ns)
	'store' operation ('store_ln96', ntt.c:96) of variable 't', reduce.c:19->ntt.c:96 on array 'a' [108]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
