                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Tue Dec 10 13:36:34 2024

Design Information
------------------

Command line:   map -i Final_impl_1_syn.udb -pdc
     Z:/es4/Final-20241122T182447Z-001/Final/test.pdc -o Final_impl_1_map.udb
     -mp Final_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 311 out of  5280 (6%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           1649 out of  5280 (31%)
      Number of logic LUT4s:             1134
      Number of inserted feedthru LUT4s:  37
      Number of ripple logic:            239 (478 LUT4s)
   Number of IO sites used:   13 out of 39 (33%)
      Number of IO sites used for general PIO: 13
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 13 out of 36 (36%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 13 out of 39 (33%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net intclk: 232 loads, 232 rising, 0 falling (Driver: Pin
     pllinst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net game1.my_randomizer.clk: 2 loads, 2 rising, 0 falling (Driver: Pin
     game1.my_randomizer.osc.osc_inst/CLKHF)
      Net clkNesOne_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     controllerOne.clock_inferred_clock_RNO/Z)
      Net clkNesTwo_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     controllerTwo.clock_inferred_clock_RNO/Z)
      Net vgaclk_c: 1 loads, 1 rising, 0 falling (Driver: Port vgaclk)
   Number of Clock Enables:  18
      Net game1.arrow_types_7_0_sqmuxa_i: 4 loads, 4 SLICEs
      Net game1.N_78: 4 loads, 4 SLICEs
      Net game1.guardOnee_0_i: 13 loads, 13 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net game1.guardTwoe_0_i: 13 loads, 13 SLICEs
      Net game1.arrow_types_6_0_sqmuxa_i: 4 loads, 4 SLICEs
      Net game1.arrow_types_2_0_sqmuxa_i: 4 loads, 4 SLICEs
      Net game1.arrow_types_3_0_sqmuxa_i: 4 loads, 4 SLICEs
      Net game1.pressedArrowOne_4_sqmuxa_i: 4 loads, 4 SLICEs
      Net game1.arrow_y_poss_1_0_sqmuxa_1_i_0: 2 loads, 2 SLICEs
      Net game1.arrow_y_poss_3_0_sqmuxa_1_i_0: 2 loads, 2 SLICEs
      Net game1.arrow_y_poss_6_0_sqmuxa_1_i_0: 2 loads, 2 SLICEs
      Net game1.arrow_y_poss_7_0_sqmuxa_1_i_0: 1 loads, 1 SLICEs
      Net game1.arrow_y_poss_5_0_sqmuxa_1_i_0: 1 loads, 1 SLICEs
      Net game1.N_46_0: 2 loads, 2 SLICEs
      Net game1.arrow_y_poss_0_0_sqmuxa_1_i_0: 1 loads, 1 SLICEs
      Net game1.arrow_y_poss_2_0_sqmuxa_1_i_0: 1 loads, 1 SLICEs
      Net vgaclkout_obuf.vcc: 1 loads, 0 SLICEs
      Net vga1.un1_colcount_0_i_0_0: 4 loads, 4 SLICEs
   Number of LSRs:  11
      Net game1.arrow_enables_RNIPRAJU[6]: 12 loads, 12 SLICEs
      Net game1.arrow_enables_RNI9ST1O[1]: 15 loads, 15 SLICEs
      Net game1.arrow_enables_RNI4R5781[7]: 8 loads, 8 SLICEs
      Net game1.arrow_enables_RNIQ12HK[4]: 11 loads, 11 SLICEs
      Net game1.checkFailOne_RNINCEV6: 1 loads, 1 SLICEs
      Net game1.N_177_0: 1 loads, 1 SLICEs
      Net game1.arrow_enables_RNIOANRE[0]: 15 loads, 15 SLICEs
      Net game1.arrow_enables_RNIGAKF21[5]: 14 loads, 14 SLICEs
      Net game1.arrow_enables_RNIJSTJD1[3]: 15 loads, 15 SLICEs
      Net game1.arrow_enables_RNIRABU41[2]: 8 loads, 8 SLICEs
      Net vga1.rowcount_esr_RNIDJF18[9]: 7 loads, 7 SLICEs
   Top 10 highest fanout non-clock nets:
      Net col[4]: 54 loads
      Net row[1]: 49 loads
      Net vgaclkout_obuf.vcc: 44 loads
      Net game1.un7_dropcounter: 39 loads
      Net mypattern.result_2_inferred_clock_RNIOVVN3: 38 loads
      Net col[3]: 34 loads
      Net row[2]: 32 loads
      Net col[1]: 31 loads
      Net col[2]: 28 loads
      Net col[8]: 28 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| vgaclk              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataNesOne          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataNesTwo          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vgaclkout           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latchNesOne         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clkNesOne           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latchNesTwo         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clkNesTwo           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block vgaclk_ibuf.vlo_inst was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pllinst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      vgaclk_c
  Output Clock(CoreA):                 PIN      vgaclkout_c
  Output Clock(GlobalA):               NODE     intclk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pllinst.lscc_pll_inst.intfbout_w
  Internal Feedback output:            NODE     pllinst.lscc_pll_inst.intfbout_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            game1/my_randomizer/osc.osc_inst
  Power UP:                            NODE     vgaclkout_obuf.vcc
  Enable Signal:                       NODE     vgaclkout_obuf.vcc
  OSC Output:                          NODE     game1.my_randomizer.clk
  DIV Setting:                                  11

ASIC Components
---------------

Instance Name: game1/my_randomizer/osc.osc_inst
         Type: HFOSC
Instance Name: pllinst/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 16
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 77 MB




















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
