#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000006618b0 .scope module, "TB" "TB" 2 9;
 .timescale 0 0;
v00000000006b2d50_0 .var "A", 0 0;
v00000000006b3070_0 .var "B", 0 0;
v00000000006b2b70_0 .net "OUT", 0 0, v00000000006229e0_0;  1 drivers
v00000000006b36b0_0 .var "SEL", 0 0;
S_0000000000661c90 .scope module, "a" "MY_MUX" 2 16, 2 1 0, S_00000000006618b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0000000000622a80_0 .net "A", 0 0, v00000000006b2d50_0;  1 drivers
v00000000006555a0_0 .net "B", 0 0, v00000000006b3070_0;  1 drivers
v00000000006b31b0_0 .net "NOT_SEL", 0 0, v00000000006573d0_0;  1 drivers
v00000000006b3570_0 .net "OUT", 0 0, v00000000006229e0_0;  alias, 1 drivers
v00000000006b3750_0 .net "SEL", 0 0, v00000000006b36b0_0;  1 drivers
v00000000006b3250_0 .net "x1", 0 0, v000000000098dfc0_0;  1 drivers
v00000000006b3610_0 .net "x2", 0 0, v0000000000657110_0;  1 drivers
S_0000000000661e10 .scope module, "g1" "MY_AND" 2 4, 3 2 0, S_0000000000661c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
v000000000098de80_0 .net "A", 0 0, v00000000006b2d50_0;  alias, 1 drivers
v000000000098df20_0 .net "B", 0 0, v00000000006b36b0_0;  alias, 1 drivers
v000000000098dfc0_0 .var "OUT", 0 0;
E_000000000065c920 .event edge, v000000000098de80_0, v000000000098df20_0;
S_000000000098e060 .scope module, "g2" "MY_AND" 2 5, 3 2 0, S_0000000000661c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
v000000000098e1e0_0 .net "A", 0 0, v00000000006b3070_0;  alias, 1 drivers
v0000000000657070_0 .net "B", 0 0, v00000000006573d0_0;  alias, 1 drivers
v0000000000657110_0 .var "OUT", 0 0;
E_000000000065cc20 .event edge, v000000000098e1e0_0, v0000000000657070_0;
S_00000000006571b0 .scope module, "g3" "MY_NOT" 2 6, 4 1 0, S_0000000000661c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
v0000000000657330_0 .net "IN", 0 0, v00000000006b36b0_0;  alias, 1 drivers
v00000000006573d0_0 .var "OUT", 0 0;
E_000000000065c520 .event edge, v000000000098df20_0;
S_0000000000622720 .scope module, "g4" "MY_OR" 2 7, 5 2 0, S_0000000000661c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
v00000000006228a0_0 .net "A", 0 0, v000000000098dfc0_0;  alias, 1 drivers
v0000000000622940_0 .net "B", 0 0, v0000000000657110_0;  alias, 1 drivers
v00000000006229e0_0 .var "OUT", 0 0;
E_000000000065bda0 .event edge, v000000000098dfc0_0, v0000000000657110_0;
    .scope S_0000000000661e10;
T_0 ;
    %wait E_000000000065c920;
    %load/vec4 v000000000098de80_0;
    %load/vec4 v000000000098df20_0;
    %and;
    %store/vec4 v000000000098dfc0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000098e060;
T_1 ;
    %wait E_000000000065cc20;
    %load/vec4 v000000000098e1e0_0;
    %load/vec4 v0000000000657070_0;
    %and;
    %store/vec4 v0000000000657110_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000006571b0;
T_2 ;
    %wait E_000000000065c520;
    %load/vec4 v0000000000657330_0;
    %inv;
    %store/vec4 v00000000006573d0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000622720;
T_3 ;
    %wait E_000000000065bda0;
    %load/vec4 v00000000006228a0_0;
    %load/vec4 v0000000000622940_0;
    %or;
    %store/vec4 v00000000006229e0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000006618b0;
T_4 ;
    %vpi_call 2 11 "$dumpfile", "testing.dump" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000006618b0;
T_5 ;
    %vpi_call 2 18 "$monitor", "When A= ", v00000000006b2d50_0, " And B= ", v00000000006b3070_0, " And SEL= ", v00000000006b36b0_0, " The output is ", v00000000006b2b70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006b2d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006b3070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006b36b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006b2d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006b3070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006b36b0_0, 0, 1;
    %delay 5, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "add.v";
    "and.v";
    "not.v";
    "or.v";
