<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Corners &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Splitters" href="splitter.html" />
    <link rel="prev" title="Input/Output" href="io.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">XC5200</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Corners</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#cnr-bl"><code class="docutils literal notranslate"><span class="pre">CNR.BL</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#cnr-br"><code class="docutils literal notranslate"><span class="pre">CNR.BR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#cnr-tl"><code class="docutils literal notranslate"><span class="pre">CNR.TL</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#cnr-tr"><code class="docutils literal notranslate"><span class="pre">CNR.TR</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="splitter.html">Splitters</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../coolrunner2/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">XC5200</a></li>
      <li class="breadcrumb-item active">Corners</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/xc5200/corner.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="corners">
<h1>Corners<a class="headerlink" href="#corners" title="Link to this heading"></a></h1>
<section id="cnr-bl">
<h2><code class="docutils literal notranslate"><span class="pre">CNR.BL</span></code><a class="headerlink" href="#cnr-bl" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="8">CNR.BL bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="7">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-MISC:SCAN_TEST" title="MISC:SCAN_TEST[1]">MISC:SCAN_TEST[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-MISC:SCAN_TEST" title="MISC:SCAN_TEST[0]">MISC:SCAN_TEST[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc5k-CNR.BL-MISC:SCAN_TEST" title="MISC:SCAN_TEST[2]">MISC:SCAN_TEST[2]</a></td><td><a href="#bits-xc5k-CNR.BL-MISC:READ_ABORT" title="~MISC:READ_ABORT">~MISC:READ_ABORT</a></td><td><a href="#bits-xc5k-CNR.BL-MISC:READ_CAPTURE" title="~MISC:READ_CAPTURE">~MISC:READ_CAPTURE</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td><a href="#bits-xc5k-CNR.BL-RDBK:READ_CLK" title="RDBK:READ_CLK">RDBK:READ_CLK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H6.LONG.V6" title="~INT:BIPASS.LONG.H6.LONG.V6">~INT:BIPASS.LONG.H6.LONG.V6</a></td><td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H7.LONG.V7" title="~INT:BIPASS.LONG.H7.LONG.V7">~INT:BIPASS.LONG.H7.LONG.V7</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H5.LONG.V5" title="~INT:BIPASS.LONG.H5.LONG.V5">~INT:BIPASS.LONG.H5.LONG.V5</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H3.LONG.V3" title="~INT:BIPASS.LONG.H3.LONG.V3">~INT:BIPASS.LONG.H3.LONG.V3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H4.LONG.V4" title="~INT:BIPASS.LONG.H4.LONG.V4">~INT:BIPASS.LONG.H4.LONG.V4</a></td><td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H0.LONG.V0" title="~INT:BIPASS.LONG.H0.LONG.V0">~INT:BIPASS.LONG.H0.LONG.V0</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H1.LONG.V1" title="~INT:BIPASS.LONG.H1.LONG.V1">~INT:BIPASS.LONG.H1.LONG.V1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H0.OUT.RDBK.RIP" title="~INT:PASS.LONG.H0.OUT.RDBK.RIP">~INT:PASS.LONG.H0.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:BIPASS.LONG.H2.LONG.V2" title="~INT:BIPASS.LONG.H2.LONG.V2">~INT:BIPASS.LONG.H2.LONG.V2</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[0]">INT:MUX.IMUX.BUFG[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H1.OUT.RDBK.RIP" title="~INT:PASS.LONG.H1.OUT.RDBK.RIP">~INT:PASS.LONG.H1.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[1]">INT:MUX.IMUX.BUFG[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N1.OUT.RDBK.RIP" title="~INT:PASS.IO.SINGLE.L.N1.OUT.RDBK.RIP">~INT:PASS.IO.SINGLE.L.N1.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N0.OUT.RDBK.RIP" title="~INT:PASS.IO.SINGLE.L.N0.OUT.RDBK.RIP">~INT:PASS.IO.SINGLE.L.N0.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[2]">INT:MUX.IMUX.BUFG[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[3]">INT:MUX.IMUX.BUFG[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H2.OUT.RDBK.RIP" title="~INT:PASS.LONG.H2.OUT.RDBK.RIP">~INT:PASS.LONG.H2.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H3.OUT.RDBK.RIP" title="~INT:PASS.LONG.H3.OUT.RDBK.RIP">~INT:PASS.LONG.H3.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[4]">INT:MUX.IMUX.BUFG[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N3.OUT.RDBK.RIP" title="~INT:PASS.IO.SINGLE.L.N3.OUT.RDBK.RIP">~INT:PASS.IO.SINGLE.L.N3.OUT.RDBK.RIP</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N2.OUT.RDBK.RIP" title="~INT:PASS.IO.SINGLE.L.N2.OUT.RDBK.RIP">~INT:PASS.IO.SINGLE.L.N2.OUT.RDBK.RIP</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H4.OUT.RDBK.DATA" title="~INT:PASS.LONG.H4.OUT.RDBK.DATA">~INT:PASS.LONG.H4.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H5.OUT.RDBK.DATA" title="~INT:PASS.LONG.H5.OUT.RDBK.DATA">~INT:PASS.LONG.H5.OUT.RDBK.DATA</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N4.OUT.RDBK.DATA" title="~INT:PASS.IO.SINGLE.L.N4.OUT.RDBK.DATA">~INT:PASS.IO.SINGLE.L.N4.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.RCLK" title="INT:MUX.IMUX.RDBK.RCLK[0]">INT:MUX.IMUX.RDBK.RCLK[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N5.OUT.RDBK.DATA" title="~INT:PASS.IO.SINGLE.L.N5.OUT.RDBK.DATA">~INT:PASS.IO.SINGLE.L.N5.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H7.OUT.RDBK.DATA" title="~INT:PASS.LONG.H7.OUT.RDBK.DATA">~INT:PASS.LONG.H7.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.RCLK" title="INT:MUX.IMUX.RDBK.RCLK[2]">INT:MUX.IMUX.RDBK.RCLK[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.RCLK" title="INT:MUX.IMUX.RDBK.RCLK[1]">INT:MUX.IMUX.RDBK.RCLK[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.LONG.H6.OUT.RDBK.DATA" title="~INT:PASS.LONG.H6.OUT.RDBK.DATA">~INT:PASS.LONG.H6.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N6.OUT.RDBK.DATA" title="~INT:PASS.IO.SINGLE.L.N6.OUT.RDBK.DATA">~INT:PASS.IO.SINGLE.L.N6.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.TRIG" title="INT:MUX.IMUX.RDBK.TRIG[0]">INT:MUX.IMUX.RDBK.TRIG[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[7]">INT:MUX.IMUX.BUFG[7]</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[6]">INT:MUX.IMUX.BUFG[6]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N7.OUT.RDBK.DATA" title="~INT:PASS.IO.SINGLE.L.N7.OUT.RDBK.DATA">~INT:PASS.IO.SINGLE.L.N7.OUT.RDBK.DATA</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.TRIG" title="INT:MUX.IMUX.RDBK.TRIG[1]">INT:MUX.IMUX.RDBK.TRIG[1]</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.TRIG" title="INT:MUX.IMUX.RDBK.TRIG[2]">INT:MUX.IMUX.RDBK.TRIG[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[8]">INT:MUX.IMUX.BUFG[8]</a></td><td><a href="#bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[5]">INT:MUX.IMUX.BUFG[5]</a></td></tr>
</table>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H0.LONG.V0"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H1.LONG.V1"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H2.LONG.V2"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H3.LONG.V3"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H4.LONG.V4"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H5.LONG.V5"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H6.LONG.V6"></div>
<div id="bits-xc5k-CNR.BL-INT:BIPASS.LONG.H7.LONG.V7"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N0.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N1.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N2.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N3.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N4.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N5.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N6.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.IO.SINGLE.L.N7.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H0.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H1.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H2.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H3.OUT.RDBK.RIP"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H4.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H5.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H6.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-INT:PASS.LONG.H7.OUT.RDBK.DATA"></div>
<div id="bits-xc5k-CNR.BL-MISC:READ_ABORT"></div>
<div id="bits-xc5k-CNR.BL-MISC:READ_CAPTURE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:BIPASS.LONG.H0.LONG.V0</th><th>[0, 1, 11]</th></tr>
<tr><th>INT:BIPASS.LONG.H1.LONG.V1</th><th>[0, 1, 13]</th></tr>
<tr><th>INT:BIPASS.LONG.H2.LONG.V2</th><th>[0, 1, 14]</th></tr>
<tr><th>INT:BIPASS.LONG.H3.LONG.V3</th><th>[0, 0, 10]</th></tr>
<tr><th>INT:BIPASS.LONG.H4.LONG.V4</th><th>[0, 0, 11]</th></tr>
<tr><th>INT:BIPASS.LONG.H5.LONG.V5</th><th>[0, 1, 9]</th></tr>
<tr><th>INT:BIPASS.LONG.H6.LONG.V6</th><th>[0, 0, 8]</th></tr>
<tr><th>INT:BIPASS.LONG.H7.LONG.V7</th><th>[0, 1, 8]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N0.OUT.RDBK.RIP</th><th>[0, 1, 16]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N1.OUT.RDBK.RIP</th><th>[0, 0, 16]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N2.OUT.RDBK.RIP</th><th>[0, 1, 20]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N3.OUT.RDBK.RIP</th><th>[0, 0, 20]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N4.OUT.RDBK.DATA</th><th>[0, 1, 23]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N5.OUT.RDBK.DATA</th><th>[0, 0, 24]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N6.OUT.RDBK.DATA</th><th>[0, 1, 26]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.L.N7.OUT.RDBK.DATA</th><th>[0, 0, 27]</th></tr>
<tr><th>INT:PASS.LONG.H0.OUT.RDBK.RIP</th><th>[0, 0, 14]</th></tr>
<tr><th>INT:PASS.LONG.H1.OUT.RDBK.RIP</th><th>[0, 1, 15]</th></tr>
<tr><th>INT:PASS.LONG.H2.OUT.RDBK.RIP</th><th>[0, 0, 18]</th></tr>
<tr><th>INT:PASS.LONG.H3.OUT.RDBK.RIP</th><th>[0, 1, 18]</th></tr>
<tr><th>INT:PASS.LONG.H4.OUT.RDBK.DATA</th><th>[0, 0, 22]</th></tr>
<tr><th>INT:PASS.LONG.H5.OUT.RDBK.DATA</th><th>[0, 1, 22]</th></tr>
<tr><th>INT:PASS.LONG.H6.OUT.RDBK.DATA</th><th>[0, 0, 26]</th></tr>
<tr><th>INT:PASS.LONG.H7.OUT.RDBK.DATA</th><th>[0, 1, 24]</th></tr>
<tr><th>MISC:READ_ABORT</th><th>[0, 1, 4]</th></tr>
<tr><th>MISC:READ_CAPTURE</th><th>[0, 2, 4]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5k-CNR.BL-RDBK:READ_CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>RDBK:READ_CLK</th><th>[0, 1, 6]</th></tr>
<tr><td>RDBK</td><td>0</td></tr>
<tr><td>CCLK</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BL-MISC:SCAN_TEST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SCAN_TEST</th><th>[0, 0, 4]</th><th>[0, 2, 2]</th><th>[0, 2, 3]</th></tr>
<tr><td>ENABLE</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>ENLL</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>NE7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DISABLE</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BL-INT:MUX.IMUX.BUFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BUFG</th><th>[0, 5, 27]</th><th>[0, 5, 26]</th><th>[0, 6, 26]</th><th>[0, 6, 27]</th><th>[0, 2, 18]</th><th>[0, 2, 17]</th><th>[0, 2, 16]</th><th>[0, 2, 15]</th><th>[0, 2, 14]</th></tr>
<tr><td>IO.SINGLE.L.N0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.L.N1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.L.N2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.L.N3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V4</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V5</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V6</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V7</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OUT.CLKIOB</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.RCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.RDBK.RCLK</th><th>[0, 2, 24]</th><th>[0, 2, 25]</th><th>[0, 2, 23]</th></tr>
<tr><td>LONG.H1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LONG.H0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H3</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N2</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.H2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N3</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BL-INT:MUX.IMUX.RDBK.TRIG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.RDBK.TRIG</th><th>[0, 2, 27]</th><th>[0, 1, 27]</th><th>[0, 2, 26]</th></tr>
<tr><td>LONG.H4</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N4</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LONG.H5</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.L.N6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.H7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="cnr-br">
<h2><code class="docutils literal notranslate"><span class="pre">CNR.BR</span></code><a class="headerlink" href="#cnr-br" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="8">CNR.BR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="7">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:CRC" title="STARTUP:CRC">STARTUP:CRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[1]">STARTUP:CONFIG_RATE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[0]">STARTUP:CONFIG_RATE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[5]">INT:MUX.IMUX.BUFG[5]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[8]">INT:MUX.IMUX.BUFG[8]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H0.LONG.V0" title="~INT:BIPASS.LONG.H0.LONG.V0">~INT:BIPASS.LONG.H0.LONG.V0</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc5k-CNR.BR-DONE:PULL" title="DONE:PULL">DONE:PULL</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[7]">INT:MUX.IMUX.BUFG[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc5k-CNR.BR-PROG:PULL" title="PROG:PULL">PROG:PULL</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[6]">INT:MUX.IMUX.BUFG[6]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H1.LONG.V1" title="~INT:BIPASS.LONG.H1.LONG.V1">~INT:BIPASS.LONG.H1.LONG.V1</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:OUTPUTS_ACTIVE" title="STARTUP:OUTPUTS_ACTIVE[1]">STARTUP:OUTPUTS_ACTIVE[1]</a></td><td><a href="#bits-xc5k-CNR.BR-STARTUP:SYNC_TO_DONE" title="~STARTUP:SYNC_TO_DONE">~STARTUP:SYNC_TO_DONE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:GSR_INACTIVE" title="STARTUP:GSR_INACTIVE[0]">STARTUP:GSR_INACTIVE[0]</a></td><td><a href="#bits-xc5k-CNR.BR-STARTUP:OUTPUTS_ACTIVE" title="STARTUP:OUTPUTS_ACTIVE[0]">STARTUP:OUTPUTS_ACTIVE[0]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H2.LONG.V2" title="~INT:BIPASS.LONG.H2.LONG.V2">~INT:BIPASS.LONG.H2.LONG.V2</a></td><td><a href="#bits-xc5k-CNR.BR-OSC:OSC2" title="OSC:OSC2[2]">OSC:OSC2[2]</a></td><td><a href="#bits-xc5k-CNR.BR-OSC:OSC2" title="OSC:OSC2[0]">OSC:OSC2[0]</a></td><td><a href="#bits-xc5k-CNR.BR-OSC:OSC1" title="OSC:OSC1[0]">OSC:OSC1[0]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:GSR_INACTIVE" title="STARTUP:GSR_INACTIVE[1]">STARTUP:GSR_INACTIVE[1]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[4]">INT:MUX.IMUX.BUFG[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BR-OSC:CMUX" title="OSC:CMUX">OSC:CMUX</a></td><td><a href="#bits-xc5k-CNR.BR-OSC:OSC2" title="OSC:OSC2[1]">OSC:OSC2[1]</a></td><td><a href="#bits-xc5k-CNR.BR-OSC:OSC1" title="OSC:OSC1[1]">OSC:OSC1[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:INV.GR" title="~STARTUP:INV.GR">~STARTUP:INV.GR</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[3]">INT:MUX.IMUX.BUFG[3]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H3.LONG.V3" title="~INT:BIPASS.LONG.H3.LONG.V3">~INT:BIPASS.LONG.H3.LONG.V3</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V0.OUT.STARTUP.DONEIN" title="~INT:PASS.LONG.V0.OUT.STARTUP.DONEIN">~INT:PASS.LONG.V0.OUT.STARTUP.DONEIN</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V1.OUT.STARTUP.DONEIN" title="~INT:PASS.LONG.V1.OUT.STARTUP.DONEIN">~INT:PASS.LONG.V1.OUT.STARTUP.DONEIN</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:ENABLE.GTS" title="~STARTUP:ENABLE.GTS">~STARTUP:ENABLE.GTS</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[2]">INT:MUX.IMUX.BUFG[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W0.OUT.STARTUP.DONEIN" title="~INT:PASS.IO.SINGLE.B.W0.OUT.STARTUP.DONEIN">~INT:PASS.IO.SINGLE.B.W0.OUT.STARTUP.DONEIN</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W1.OUT.STARTUP.DONEIN" title="~INT:PASS.IO.SINGLE.B.W1.OUT.STARTUP.DONEIN">~INT:PASS.IO.SINGLE.B.W1.OUT.STARTUP.DONEIN</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:INV.GTS" title="~STARTUP:INV.GTS">~STARTUP:INV.GTS</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[1]">INT:MUX.IMUX.BUFG[1]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H4.LONG.V4" title="~INT:BIPASS.LONG.H4.LONG.V4">~INT:BIPASS.LONG.H4.LONG.V4</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GRST" title="INT:MUX.IMUX.STARTUP.GRST[2]">INT:MUX.IMUX.STARTUP.GRST[2]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V2.OUT.STARTUP.Q3" title="~INT:PASS.LONG.V2.OUT.STARTUP.Q3">~INT:PASS.LONG.V2.OUT.STARTUP.Q3</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V3.OUT.STARTUP.Q3" title="~INT:PASS.LONG.V3.OUT.STARTUP.Q3">~INT:PASS.LONG.V3.OUT.STARTUP.Q3</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:DONE_ACTIVE" title="STARTUP:DONE_ACTIVE[1]">STARTUP:DONE_ACTIVE[1]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[0]">INT:MUX.IMUX.BUFG[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GRST" title="INT:MUX.IMUX.STARTUP.GRST[1]">INT:MUX.IMUX.STARTUP.GRST[1]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W2.OUT.STARTUP.Q3" title="~INT:PASS.IO.SINGLE.B.W2.OUT.STARTUP.Q3">~INT:PASS.IO.SINGLE.B.W2.OUT.STARTUP.Q3</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W3.OUT.STARTUP.Q3" title="~INT:PASS.IO.SINGLE.B.W3.OUT.STARTUP.Q3">~INT:PASS.IO.SINGLE.B.W3.OUT.STARTUP.Q3</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:DONE_ACTIVE" title="STARTUP:DONE_ACTIVE[0]">STARTUP:DONE_ACTIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H5.LONG.V5" title="~INT:BIPASS.LONG.H5.LONG.V5">~INT:BIPASS.LONG.H5.LONG.V5</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GRST" title="INT:MUX.IMUX.STARTUP.GRST[0]">INT:MUX.IMUX.STARTUP.GRST[0]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V4.OUT.STARTUP.Q2" title="~INT:PASS.LONG.V4.OUT.STARTUP.Q2">~INT:PASS.LONG.V4.OUT.STARTUP.Q2</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V5.OUT.STARTUP.Q2" title="~INT:PASS.LONG.V5.OUT.STARTUP.Q2">~INT:PASS.LONG.V5.OUT.STARTUP.Q2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:ENABLE.GR" title="~STARTUP:ENABLE.GR">~STARTUP:ENABLE.GR</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.SCLK" title="INT:MUX.IMUX.STARTUP.SCLK[0]">INT:MUX.IMUX.STARTUP.SCLK[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GTS" title="INT:MUX.IMUX.STARTUP.GTS[2]">INT:MUX.IMUX.STARTUP.GTS[2]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W4.OUT.STARTUP.Q2" title="~INT:PASS.IO.SINGLE.B.W4.OUT.STARTUP.Q2">~INT:PASS.IO.SINGLE.B.W4.OUT.STARTUP.Q2</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W5.OUT.STARTUP.Q2" title="~INT:PASS.IO.SINGLE.B.W5.OUT.STARTUP.Q2">~INT:PASS.IO.SINGLE.B.W5.OUT.STARTUP.Q2</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc5k-CNR.BR-STARTUP:STARTUP_CLK" title="STARTUP:STARTUP_CLK">STARTUP:STARTUP_CLK</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.SCLK" title="INT:MUX.IMUX.STARTUP.SCLK[1]">INT:MUX.IMUX.STARTUP.SCLK[1]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H6.LONG.V6" title="~INT:BIPASS.LONG.H6.LONG.V6">~INT:BIPASS.LONG.H6.LONG.V6</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GTS" title="INT:MUX.IMUX.STARTUP.GTS[1]">INT:MUX.IMUX.STARTUP.GTS[1]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V6.OUT.STARTUP.Q1Q4" title="~INT:PASS.LONG.V6.OUT.STARTUP.Q1Q4">~INT:PASS.LONG.V6.OUT.STARTUP.Q1Q4</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.LONG.V7.OUT.STARTUP.Q1Q4" title="~INT:PASS.LONG.V7.OUT.STARTUP.Q1Q4">~INT:PASS.LONG.V7.OUT.STARTUP.Q1Q4</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc5k-CNR.BR-MISC:TCTEST" title="~MISC:TCTEST">~MISC:TCTEST</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.SCLK" title="INT:MUX.IMUX.STARTUP.SCLK[2]">INT:MUX.IMUX.STARTUP.SCLK[2]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.BR-INT:BIPASS.LONG.H7.LONG.V7" title="~INT:BIPASS.LONG.H7.LONG.V7">~INT:BIPASS.LONG.H7.LONG.V7</a></td><td><a href="#bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GTS" title="INT:MUX.IMUX.STARTUP.GTS[0]">INT:MUX.IMUX.STARTUP.GTS[0]</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W6.OUT.STARTUP.Q1Q4" title="~INT:PASS.IO.SINGLE.B.W6.OUT.STARTUP.Q1Q4">~INT:PASS.IO.SINGLE.B.W6.OUT.STARTUP.Q1Q4</a></td><td><a href="#bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W7.OUT.STARTUP.Q1Q4" title="~INT:PASS.IO.SINGLE.B.W7.OUT.STARTUP.Q1Q4">~INT:PASS.IO.SINGLE.B.W7.OUT.STARTUP.Q1Q4</a></td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:CRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:CRC</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:CONFIG_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:CONFIG_RATE</th><th>[0, 0, 1]</th><th>[0, 0, 2]</th></tr>
<tr><td>SLOW</td><td>0</td><td>0</td></tr>
<tr><td>MED</td><td>0</td><td>1</td></tr>
<tr><td>FAST</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-DONE:PULL"></div>
<div id="bits-xc5k-CNR.BR-PROG:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DONE:PULL</th><th>[0, 0, 15]</th></tr>
<tr><th>PROG:PULL</th><th>[0, 0, 16]</th></tr>
<tr><td>PULLNONE</td><td>0</td></tr>
<tr><td>PULLUP</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:GSR_INACTIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:GSR_INACTIVE</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th></tr>
<tr><td>DONE_IN</td><td>0</td><td>0</td></tr>
<tr><td>Q3</td><td>0</td><td>1</td></tr>
<tr><td>Q1Q4</td><td>1</td><td>0</td></tr>
<tr><td>Q2</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H0.LONG.V0"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H1.LONG.V1"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H2.LONG.V2"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H3.LONG.V3"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H4.LONG.V4"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H5.LONG.V5"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H6.LONG.V6"></div>
<div id="bits-xc5k-CNR.BR-INT:BIPASS.LONG.H7.LONG.V7"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W0.OUT.STARTUP.DONEIN"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W1.OUT.STARTUP.DONEIN"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W2.OUT.STARTUP.Q3"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W3.OUT.STARTUP.Q3"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W4.OUT.STARTUP.Q2"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W5.OUT.STARTUP.Q2"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W6.OUT.STARTUP.Q1Q4"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.IO.SINGLE.B.W7.OUT.STARTUP.Q1Q4"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V0.OUT.STARTUP.DONEIN"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V1.OUT.STARTUP.DONEIN"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V2.OUT.STARTUP.Q3"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V3.OUT.STARTUP.Q3"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V4.OUT.STARTUP.Q2"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V5.OUT.STARTUP.Q2"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V6.OUT.STARTUP.Q1Q4"></div>
<div id="bits-xc5k-CNR.BR-INT:PASS.LONG.V7.OUT.STARTUP.Q1Q4"></div>
<div id="bits-xc5k-CNR.BR-MISC:TCTEST"></div>
<div id="bits-xc5k-CNR.BR-STARTUP:ENABLE.GR"></div>
<div id="bits-xc5k-CNR.BR-STARTUP:ENABLE.GTS"></div>
<div id="bits-xc5k-CNR.BR-STARTUP:INV.GR"></div>
<div id="bits-xc5k-CNR.BR-STARTUP:INV.GTS"></div>
<div id="bits-xc5k-CNR.BR-STARTUP:SYNC_TO_DONE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:BIPASS.LONG.H0.LONG.V0</th><th>[0, 3, 14]</th></tr>
<tr><th>INT:BIPASS.LONG.H1.LONG.V1</th><th>[0, 3, 16]</th></tr>
<tr><th>INT:BIPASS.LONG.H2.LONG.V2</th><th>[0, 3, 18]</th></tr>
<tr><th>INT:BIPASS.LONG.H3.LONG.V3</th><th>[0, 3, 20]</th></tr>
<tr><th>INT:BIPASS.LONG.H4.LONG.V4</th><th>[0, 3, 22]</th></tr>
<tr><th>INT:BIPASS.LONG.H5.LONG.V5</th><th>[0, 3, 24]</th></tr>
<tr><th>INT:BIPASS.LONG.H6.LONG.V6</th><th>[0, 3, 26]</th></tr>
<tr><th>INT:BIPASS.LONG.H7.LONG.V7</th><th>[0, 3, 27]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W0.OUT.STARTUP.DONEIN</th><th>[0, 5, 21]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W1.OUT.STARTUP.DONEIN</th><th>[0, 6, 21]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W2.OUT.STARTUP.Q3</th><th>[0, 5, 23]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W3.OUT.STARTUP.Q3</th><th>[0, 6, 23]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W4.OUT.STARTUP.Q2</th><th>[0, 5, 25]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W5.OUT.STARTUP.Q2</th><th>[0, 6, 25]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W6.OUT.STARTUP.Q1Q4</th><th>[0, 5, 27]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.B.W7.OUT.STARTUP.Q1Q4</th><th>[0, 6, 27]</th></tr>
<tr><th>INT:PASS.LONG.V0.OUT.STARTUP.DONEIN</th><th>[0, 5, 20]</th></tr>
<tr><th>INT:PASS.LONG.V1.OUT.STARTUP.DONEIN</th><th>[0, 6, 20]</th></tr>
<tr><th>INT:PASS.LONG.V2.OUT.STARTUP.Q3</th><th>[0, 5, 22]</th></tr>
<tr><th>INT:PASS.LONG.V3.OUT.STARTUP.Q3</th><th>[0, 6, 22]</th></tr>
<tr><th>INT:PASS.LONG.V4.OUT.STARTUP.Q2</th><th>[0, 5, 24]</th></tr>
<tr><th>INT:PASS.LONG.V5.OUT.STARTUP.Q2</th><th>[0, 6, 24]</th></tr>
<tr><th>INT:PASS.LONG.V6.OUT.STARTUP.Q1Q4</th><th>[0, 5, 26]</th></tr>
<tr><th>INT:PASS.LONG.V7.OUT.STARTUP.Q1Q4</th><th>[0, 6, 26]</th></tr>
<tr><th>MISC:TCTEST</th><th>[0, 0, 27]</th></tr>
<tr><th>STARTUP:ENABLE.GR</th><th>[0, 0, 25]</th></tr>
<tr><th>STARTUP:ENABLE.GTS</th><th>[0, 0, 21]</th></tr>
<tr><th>STARTUP:INV.GR</th><th>[0, 0, 20]</th></tr>
<tr><th>STARTUP:INV.GTS</th><th>[0, 0, 22]</th></tr>
<tr><th>STARTUP:SYNC_TO_DONE</th><th>[0, 1, 17]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:DONE_ACTIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:DONE_ACTIVE</th><th>[0, 0, 23]</th><th>[0, 0, 24]</th></tr>
<tr><td>Q1Q4</td><td>0</td><td>0</td></tr>
<tr><td>Q2</td><td>0</td><td>1</td></tr>
<tr><td>Q3</td><td>1</td><td>0</td></tr>
<tr><td>Q0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:STARTUP_CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:STARTUP_CLK</th><th>[0, 0, 26]</th></tr>
<tr><td>USERCLK</td><td>0</td></tr>
<tr><td>CCLK</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-STARTUP:OUTPUTS_ACTIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:OUTPUTS_ACTIVE</th><th>[0, 0, 17]</th><th>[0, 1, 18]</th></tr>
<tr><td>DONE_IN</td><td>0</td><td>0</td></tr>
<tr><td>Q3</td><td>0</td><td>1</td></tr>
<tr><td>Q2</td><td>1</td><td>0</td></tr>
<tr><td>Q1Q4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-INT:MUX.IMUX.BUFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BUFG</th><th>[0, 1, 14]</th><th>[0, 1, 15]</th><th>[0, 1, 16]</th><th>[0, 0, 14]</th><th>[0, 1, 19]</th><th>[0, 1, 20]</th><th>[0, 1, 21]</th><th>[0, 1, 22]</th><th>[0, 1, 23]</th></tr>
<tr><td>IO.SINGLE.B.W0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.B.W1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.B.W2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.B.W3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H4</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H5</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H6</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H7</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OUT.CLKIOB</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.SCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.STARTUP.SCLK</th><th>[0, 1, 27]</th><th>[0, 1, 26]</th><th>[0, 1, 25]</th></tr>
<tr><td>LONG.V0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LONG.V1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LONG.V3</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LONG.V5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V6</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LONG.V7</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-OSC:CMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OSC:CMUX</th><th>[0, 4, 19]</th></tr>
<tr><td>CCLK</td><td>0</td></tr>
<tr><td>USERCLK</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GRST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.STARTUP.GRST</th><th>[0, 4, 22]</th><th>[0, 4, 23]</th><th>[0, 4, 24]</th></tr>
<tr><td>IO.SINGLE.B.W4</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W5</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IO.SINGLE.B.W6</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W7</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LONG.V5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V6</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LONG.V7</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-INT:MUX.IMUX.STARTUP.GTS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.STARTUP.GTS</th><th>[0, 4, 25]</th><th>[0, 4, 26]</th><th>[0, 4, 27]</th></tr>
<tr><td>LONG.V3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V2</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W2</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.B.W0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-OSC:OSC2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OSC:OSC2</th><th>[0, 4, 18]</th><th>[0, 5, 19]</th><th>[0, 5, 18]</th></tr>
<tr><td>D7</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>D5</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>D16</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>D12</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>D14</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>D10</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.BR-OSC:OSC1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OSC:OSC1</th><th>[0, 6, 19]</th><th>[0, 6, 18]</th></tr>
<tr><td>D8</td><td>0</td><td>0</td></tr>
<tr><td>D4</td><td>0</td><td>1</td></tr>
<tr><td>D6</td><td>1</td><td>0</td></tr>
<tr><td>D2</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="cnr-tl">
<h2><code class="docutils literal notranslate"><span class="pre">CNR.TL</span></code><a class="headerlink" href="#cnr-tl" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="7">CNR.TL bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="6">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.RESET" title="~INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.RESET">~INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.RESET</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.IDLE" title="~INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.IDLE">~INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.IDLE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V7.OUT.BSCAN.IDLE" title="~INT:PASS.LONG.V7.OUT.BSCAN.IDLE">~INT:PASS.LONG.V7.OUT.BSCAN.IDLE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H7.LONG.V7" title="~INT:BIPASS.LONG.H7.LONG.V7">~INT:BIPASS.LONG.H7.LONG.V7</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO1" title="INT:MUX.IMUX.BSCAN.TDO1[0]">INT:MUX.IMUX.BSCAN.TDO1[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.IDLE" title="~INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.IDLE">~INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.IDLE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.RESET" title="~INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.RESET">~INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.RESET</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V7.OUT.BSCAN.RESET" title="~INT:PASS.LONG.V7.OUT.BSCAN.RESET">~INT:PASS.LONG.V7.OUT.BSCAN.RESET</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H6.LONG.V6" title="~INT:BIPASS.LONG.H6.LONG.V6">~INT:BIPASS.LONG.H6.LONG.V6</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO1" title="INT:MUX.IMUX.BSCAN.TDO1[1]">INT:MUX.IMUX.BSCAN.TDO1[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E5.OUT.BSCAN.UPDATE" title="~INT:PASS.IO.SINGLE.T.E5.OUT.BSCAN.UPDATE">~INT:PASS.IO.SINGLE.T.E5.OUT.BSCAN.UPDATE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E4.OUT.BSCAN.UPDATE" title="~INT:PASS.IO.SINGLE.T.E4.OUT.BSCAN.UPDATE">~INT:PASS.IO.SINGLE.T.E4.OUT.BSCAN.UPDATE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V6.OUT.BSCAN.RESET" title="~INT:PASS.LONG.V6.OUT.BSCAN.RESET">~INT:PASS.LONG.V6.OUT.BSCAN.RESET</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO2" title="INT:MUX.IMUX.BSCAN.TDO2[0]">INT:MUX.IMUX.BSCAN.TDO2[0]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SHIFT" title="~INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SHIFT">~INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SHIFT</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SEL1" title="~INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SEL1">~INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SEL1</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V6.OUT.BSCAN.IDLE" title="~INT:PASS.LONG.V6.OUT.BSCAN.IDLE">~INT:PASS.LONG.V6.OUT.BSCAN.IDLE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H5.LONG.V5" title="~INT:BIPASS.LONG.H5.LONG.V5">~INT:BIPASS.LONG.H5.LONG.V5</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO2" title="INT:MUX.IMUX.BSCAN.TDO2[1]">INT:MUX.IMUX.BSCAN.TDO2[1]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SEL1" title="~INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SEL1">~INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SEL1</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SHIFT" title="~INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SHIFT">~INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SHIFT</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V5.OUT.BSCAN.UPDATE" title="~INT:PASS.LONG.V5.OUT.BSCAN.UPDATE">~INT:PASS.LONG.V5.OUT.BSCAN.UPDATE</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[0]">INT:MUX.IMUX.BUFG[0]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V1.OUT.BSCAN.SEL2" title="~INT:PASS.LONG.V1.OUT.BSCAN.SEL2">~INT:PASS.LONG.V1.OUT.BSCAN.SEL2</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V1.OUT.BSCAN.DRCK" title="~INT:PASS.LONG.V1.OUT.BSCAN.DRCK">~INT:PASS.LONG.V1.OUT.BSCAN.DRCK</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V4.OUT.BSCAN.UPDATE" title="~INT:PASS.LONG.V4.OUT.BSCAN.UPDATE">~INT:PASS.LONG.V4.OUT.BSCAN.UPDATE</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H4.LONG.V4" title="~INT:BIPASS.LONG.H4.LONG.V4">~INT:BIPASS.LONG.H4.LONG.V4</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[4]">INT:MUX.IMUX.BUFG[4]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.DRCK" title="~INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.DRCK">~INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.DRCK</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.SEL2" title="~INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.SEL2">~INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.SEL2</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V3.OUT.BSCAN.SEL1" title="~INT:PASS.LONG.V3.OUT.BSCAN.SEL1">~INT:PASS.LONG.V3.OUT.BSCAN.SEL1</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[3]">INT:MUX.IMUX.BUFG[3]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.SEL2" title="~INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.SEL2">~INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.SEL2</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.DRCK" title="~INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.DRCK">~INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.DRCK</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V3.OUT.BSCAN.SHIFT" title="~INT:PASS.LONG.V3.OUT.BSCAN.SHIFT">~INT:PASS.LONG.V3.OUT.BSCAN.SHIFT</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H3.LONG.V3" title="~INT:BIPASS.LONG.H3.LONG.V3">~INT:BIPASS.LONG.H3.LONG.V3</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[2]">INT:MUX.IMUX.BUFG[2]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V0.OUT.BSCAN.DRCK" title="~INT:PASS.LONG.V0.OUT.BSCAN.DRCK">~INT:PASS.LONG.V0.OUT.BSCAN.DRCK</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V0.OUT.BSCAN.SEL2" title="~INT:PASS.LONG.V0.OUT.BSCAN.SEL2">~INT:PASS.LONG.V0.OUT.BSCAN.SEL2</a></td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V2.OUT.BSCAN.SHIFT" title="~INT:PASS.LONG.V2.OUT.BSCAN.SHIFT">~INT:PASS.LONG.V2.OUT.BSCAN.SHIFT</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[1]">INT:MUX.IMUX.BUFG[1]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc5k-CNR.TL-BSCAN:ENABLE" title="~BSCAN:ENABLE">~BSCAN:ENABLE</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:PASS.LONG.V2.OUT.BSCAN.SEL1" title="~INT:PASS.LONG.V2.OUT.BSCAN.SEL1">~INT:PASS.LONG.V2.OUT.BSCAN.SEL1</a></td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H2.LONG.V2" title="~INT:BIPASS.LONG.H2.LONG.V2">~INT:BIPASS.LONG.H2.LONG.V2</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-MISC:BS_RECONFIG" title="~MISC:BS_RECONFIG">~MISC:BS_RECONFIG</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-MISC:INPUT" title="MISC:INPUT">MISC:INPUT</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H1.LONG.V1" title="~INT:BIPASS.LONG.H1.LONG.V1">~INT:BIPASS.LONG.H1.LONG.V1</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[8]">INT:MUX.IMUX.BUFG[8]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[7]">INT:MUX.IMUX.BUFG[7]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:BIPASS.LONG.H0.LONG.V0" title="~INT:BIPASS.LONG.H0.LONG.V0">~INT:BIPASS.LONG.H0.LONG.V0</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[6]">INT:MUX.IMUX.BUFG[6]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TL-MISC:BS_READBACK" title="~MISC:BS_READBACK">~MISC:BS_READBACK</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[5]">INT:MUX.IMUX.BUFG[5]</a></td></tr>
</table>
<div id="bits-xc5k-CNR.TL-BSCAN:ENABLE"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H0.LONG.V0"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H1.LONG.V1"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H2.LONG.V2"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H3.LONG.V3"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H4.LONG.V4"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H5.LONG.V5"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H6.LONG.V6"></div>
<div id="bits-xc5k-CNR.TL-INT:BIPASS.LONG.H7.LONG.V7"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.DRCK"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.SEL2"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.DRCK"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.SEL2"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SEL1"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SHIFT"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SEL1"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SHIFT"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E4.OUT.BSCAN.UPDATE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E5.OUT.BSCAN.UPDATE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.IDLE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.RESET"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.IDLE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.RESET"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V0.OUT.BSCAN.DRCK"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V0.OUT.BSCAN.SEL2"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V1.OUT.BSCAN.DRCK"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V1.OUT.BSCAN.SEL2"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V2.OUT.BSCAN.SEL1"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V2.OUT.BSCAN.SHIFT"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V3.OUT.BSCAN.SEL1"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V3.OUT.BSCAN.SHIFT"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V4.OUT.BSCAN.UPDATE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V5.OUT.BSCAN.UPDATE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V6.OUT.BSCAN.IDLE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V6.OUT.BSCAN.RESET"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V7.OUT.BSCAN.IDLE"></div>
<div id="bits-xc5k-CNR.TL-INT:PASS.LONG.V7.OUT.BSCAN.RESET"></div>
<div id="bits-xc5k-CNR.TL-MISC:BS_READBACK"></div>
<div id="bits-xc5k-CNR.TL-MISC:BS_RECONFIG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BSCAN:ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>INT:BIPASS.LONG.H0.LONG.V0</th><th>[0, 3, 13]</th></tr>
<tr><th>INT:BIPASS.LONG.H1.LONG.V1</th><th>[0, 3, 11]</th></tr>
<tr><th>INT:BIPASS.LONG.H2.LONG.V2</th><th>[0, 3, 9]</th></tr>
<tr><th>INT:BIPASS.LONG.H3.LONG.V3</th><th>[0, 3, 7]</th></tr>
<tr><th>INT:BIPASS.LONG.H4.LONG.V4</th><th>[0, 3, 5]</th></tr>
<tr><th>INT:BIPASS.LONG.H5.LONG.V5</th><th>[0, 3, 3]</th></tr>
<tr><th>INT:BIPASS.LONG.H6.LONG.V6</th><th>[0, 3, 1]</th></tr>
<tr><th>INT:BIPASS.LONG.H7.LONG.V7</th><th>[0, 3, 0]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.DRCK</th><th>[0, 1, 7]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E0.OUT.BSCAN.SEL2</th><th>[0, 0, 7]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.DRCK</th><th>[0, 0, 6]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E1.OUT.BSCAN.SEL2</th><th>[0, 1, 6]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SEL1</th><th>[0, 0, 4]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E2.OUT.BSCAN.SHIFT</th><th>[0, 1, 4]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SEL1</th><th>[0, 1, 3]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E3.OUT.BSCAN.SHIFT</th><th>[0, 0, 3]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E4.OUT.BSCAN.UPDATE</th><th>[0, 1, 2]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E5.OUT.BSCAN.UPDATE</th><th>[0, 0, 2]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.IDLE</th><th>[0, 0, 1]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E6.OUT.BSCAN.RESET</th><th>[0, 1, 1]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.IDLE</th><th>[0, 1, 0]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.T.E7.OUT.BSCAN.RESET</th><th>[0, 0, 0]</th></tr>
<tr><th>INT:PASS.LONG.V0.OUT.BSCAN.DRCK</th><th>[0, 0, 8]</th></tr>
<tr><th>INT:PASS.LONG.V0.OUT.BSCAN.SEL2</th><th>[0, 1, 8]</th></tr>
<tr><th>INT:PASS.LONG.V1.OUT.BSCAN.DRCK</th><th>[0, 1, 5]</th></tr>
<tr><th>INT:PASS.LONG.V1.OUT.BSCAN.SEL2</th><th>[0, 0, 5]</th></tr>
<tr><th>INT:PASS.LONG.V2.OUT.BSCAN.SEL1</th><th>[0, 2, 9]</th></tr>
<tr><th>INT:PASS.LONG.V2.OUT.BSCAN.SHIFT</th><th>[0, 2, 8]</th></tr>
<tr><th>INT:PASS.LONG.V3.OUT.BSCAN.SEL1</th><th>[0, 2, 6]</th></tr>
<tr><th>INT:PASS.LONG.V3.OUT.BSCAN.SHIFT</th><th>[0, 2, 7]</th></tr>
<tr><th>INT:PASS.LONG.V4.OUT.BSCAN.UPDATE</th><th>[0, 2, 5]</th></tr>
<tr><th>INT:PASS.LONG.V5.OUT.BSCAN.UPDATE</th><th>[0, 2, 4]</th></tr>
<tr><th>INT:PASS.LONG.V6.OUT.BSCAN.IDLE</th><th>[0, 2, 3]</th></tr>
<tr><th>INT:PASS.LONG.V6.OUT.BSCAN.RESET</th><th>[0, 2, 2]</th></tr>
<tr><th>INT:PASS.LONG.V7.OUT.BSCAN.IDLE</th><th>[0, 2, 0]</th></tr>
<tr><th>INT:PASS.LONG.V7.OUT.BSCAN.RESET</th><th>[0, 2, 1]</th></tr>
<tr><th>MISC:BS_READBACK</th><th>[0, 3, 15]</th></tr>
<tr><th>MISC:BS_RECONFIG</th><th>[0, 5, 9]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BSCAN.TDO1</th><th>[0, 5, 1]</th><th>[0, 5, 0]</th></tr>
<tr><td>IO.SINGLE.T.E7</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.T.E6</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V7</td><td>1</td><td>0</td></tr>
<tr><td>LONG.V6</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.TL-INT:MUX.IMUX.BSCAN.TDO2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BSCAN.TDO2</th><th>[0, 5, 3]</th><th>[0, 5, 2]</th></tr>
<tr><td>IO.SINGLE.T.E5</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.T.E4</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V5</td><td>1</td><td>0</td></tr>
<tr><td>LONG.V4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.TL-INT:MUX.IMUX.BUFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BUFG</th><th>[0, 5, 11]</th><th>[0, 5, 12]</th><th>[0, 5, 13]</th><th>[0, 5, 15]</th><th>[0, 5, 5]</th><th>[0, 5, 6]</th><th>[0, 5, 7]</th><th>[0, 5, 8]</th><th>[0, 5, 4]</th></tr>
<tr><td>IO.SINGLE.T.E0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.T.E1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.T.E2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.T.E3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H4</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H5</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H6</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H7</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OUT.CLKIOB</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.TL-MISC:INPUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:INPUT</th><th>[0, 5, 10]</th></tr>
<tr><td>CMOS</td><td>0</td></tr>
<tr><td>TTL</td><td>1</td></tr>
</table>
</section>
<section id="cnr-tr">
<h2><code class="docutils literal notranslate"><span class="pre">CNR.TR</span></code><a class="headerlink" href="#cnr-tr" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="8">CNR.TR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="7">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H7.LONG.V7" title="~INT:BIPASS.LONG.H7.LONG.V7">~INT:BIPASS.LONG.H7.LONG.V7</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[1]">INT:MUX.IMUX.BUFG[1]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H7.OUT.OSC.OSC2" title="~INT:PASS.LONG.H7.OUT.OSC.OSC2">~INT:PASS.LONG.H7.OUT.OSC.OSC2</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S6.OUT.OSC.OSC2" title="~INT:PASS.IO.SINGLE.R.S6.OUT.OSC.OSC2">~INT:PASS.IO.SINGLE.R.S6.OUT.OSC.OSC2</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S7.OUT.OSC.OSC2" title="~INT:PASS.IO.SINGLE.R.S7.OUT.OSC.OSC2">~INT:PASS.IO.SINGLE.R.S7.OUT.OSC.OSC2</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H6.LONG.V6" title="~INT:BIPASS.LONG.H6.LONG.V6">~INT:BIPASS.LONG.H6.LONG.V6</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[2]">INT:MUX.IMUX.BUFG[2]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H6.OUT.OSC.OSC2" title="~INT:PASS.LONG.H6.OUT.OSC.OSC2">~INT:PASS.LONG.H6.OUT.OSC.OSC2</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S5.OUT.OSC.OSC1" title="~INT:PASS.IO.SINGLE.R.S5.OUT.OSC.OSC1">~INT:PASS.IO.SINGLE.R.S5.OUT.OSC.OSC1</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S4.OUT.OSC.OSC1" title="~INT:PASS.IO.SINGLE.R.S4.OUT.OSC.OSC1">~INT:PASS.IO.SINGLE.R.S4.OUT.OSC.OSC1</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H5.LONG.V5" title="~INT:BIPASS.LONG.H5.LONG.V5">~INT:BIPASS.LONG.H5.LONG.V5</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[3]">INT:MUX.IMUX.BUFG[3]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H5.OUT.OSC.OSC1" title="~INT:PASS.LONG.H5.OUT.OSC.OSC1">~INT:PASS.LONG.H5.OUT.OSC.OSC1</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BYPOSC.PUMP" title="INT:MUX.IMUX.BYPOSC.PUMP[1]">INT:MUX.IMUX.BYPOSC.PUMP[1]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK" title="INT:MUX.IMUX.OSC.OCLK[1]">INT:MUX.IMUX.OSC.OCLK[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H4.LONG.V4" title="~INT:BIPASS.LONG.H4.LONG.V4">~INT:BIPASS.LONG.H4.LONG.V4</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[4]">INT:MUX.IMUX.BUFG[4]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H4.OUT.OSC.OSC1" title="~INT:PASS.LONG.H4.OUT.OSC.OSC1">~INT:PASS.LONG.H4.OUT.OSC.OSC1</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BYPOSC.PUMP" title="INT:MUX.IMUX.BYPOSC.PUMP[0]">INT:MUX.IMUX.BYPOSC.PUMP[0]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK" title="INT:MUX.IMUX.OSC.OCLK[2]">INT:MUX.IMUX.OSC.OCLK[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H3.LONG.V3" title="~INT:BIPASS.LONG.H3.LONG.V3">~INT:BIPASS.LONG.H3.LONG.V3</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[0]">INT:MUX.IMUX.BUFG[0]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H3.OUT.BSUPD" title="~INT:PASS.LONG.H3.OUT.BSUPD">~INT:PASS.LONG.H3.OUT.BSUPD</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BYPOSC.PUMP" title="INT:MUX.IMUX.BYPOSC.PUMP[3]">INT:MUX.IMUX.BYPOSC.PUMP[3]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK" title="INT:MUX.IMUX.OSC.OCLK[3]">INT:MUX.IMUX.OSC.OCLK[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H2.LONG.V2" title="~INT:BIPASS.LONG.H2.LONG.V2">~INT:BIPASS.LONG.H2.LONG.V2</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.LONG.H2.OUT.BSUPD" title="~INT:PASS.LONG.H2.OUT.BSUPD">~INT:PASS.LONG.H2.OUT.BSUPD</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BYPOSC.PUMP" title="INT:MUX.IMUX.BYPOSC.PUMP[2]">INT:MUX.IMUX.BYPOSC.PUMP[2]</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK" title="INT:MUX.IMUX.OSC.OCLK[4]">INT:MUX.IMUX.OSC.OCLK[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H1.LONG.V1" title="~INT:BIPASS.LONG.H1.LONG.V1">~INT:BIPASS.LONG.H1.LONG.V1</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S3.OUT.BSUPD" title="~INT:PASS.IO.SINGLE.R.S3.OUT.BSUPD">~INT:PASS.IO.SINGLE.R.S3.OUT.BSUPD</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK" title="INT:MUX.IMUX.OSC.OCLK[0]">INT:MUX.IMUX.OSC.OCLK[0]</a></td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:BIPASS.LONG.H0.LONG.V0" title="~INT:BIPASS.LONG.H0.LONG.V0">~INT:BIPASS.LONG.H0.LONG.V0</a></td><td>-</td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S2.OUT.BSUPD" title="~INT:PASS.IO.SINGLE.R.S2.OUT.BSUPD">~INT:PASS.IO.SINGLE.R.S2.OUT.BSUPD</a></td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc5k-CNR.TR-MISC:TAC" title="~MISC:TAC">~MISC:TAC</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[5]">INT:MUX.IMUX.BUFG[5]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[8]">INT:MUX.IMUX.BUFG[8]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc5k-CNR.TR-MISC:TLC" title="~MISC:TLC">~MISC:TLC</a></td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[6]">INT:MUX.IMUX.BUFG[6]</a></td><td>-</td><td><a href="#bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG" title="INT:MUX.IMUX.BUFG[7]">INT:MUX.IMUX.BUFG[7]</a></td><td>-</td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H0.LONG.V0"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H1.LONG.V1"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H2.LONG.V2"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H3.LONG.V3"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H4.LONG.V4"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H5.LONG.V5"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H6.LONG.V6"></div>
<div id="bits-xc5k-CNR.TR-INT:BIPASS.LONG.H7.LONG.V7"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S2.OUT.BSUPD"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S3.OUT.BSUPD"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S4.OUT.OSC.OSC1"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S5.OUT.OSC.OSC1"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S6.OUT.OSC.OSC2"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.IO.SINGLE.R.S7.OUT.OSC.OSC2"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H2.OUT.BSUPD"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H3.OUT.BSUPD"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H4.OUT.OSC.OSC1"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H5.OUT.OSC.OSC1"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H6.OUT.OSC.OSC2"></div>
<div id="bits-xc5k-CNR.TR-INT:PASS.LONG.H7.OUT.OSC.OSC2"></div>
<div id="bits-xc5k-CNR.TR-MISC:TAC"></div>
<div id="bits-xc5k-CNR.TR-MISC:TLC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:BIPASS.LONG.H0.LONG.V0</th><th>[0, 1, 7]</th></tr>
<tr><th>INT:BIPASS.LONG.H1.LONG.V1</th><th>[0, 1, 6]</th></tr>
<tr><th>INT:BIPASS.LONG.H2.LONG.V2</th><th>[0, 1, 5]</th></tr>
<tr><th>INT:BIPASS.LONG.H3.LONG.V3</th><th>[0, 1, 4]</th></tr>
<tr><th>INT:BIPASS.LONG.H4.LONG.V4</th><th>[0, 1, 3]</th></tr>
<tr><th>INT:BIPASS.LONG.H5.LONG.V5</th><th>[0, 1, 2]</th></tr>
<tr><th>INT:BIPASS.LONG.H6.LONG.V6</th><th>[0, 1, 1]</th></tr>
<tr><th>INT:BIPASS.LONG.H7.LONG.V7</th><th>[0, 1, 0]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S2.OUT.BSUPD</th><th>[0, 4, 7]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S3.OUT.BSUPD</th><th>[0, 4, 6]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S4.OUT.OSC.OSC1</th><th>[0, 6, 1]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S5.OUT.OSC.OSC1</th><th>[0, 5, 1]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S6.OUT.OSC.OSC2</th><th>[0, 5, 0]</th></tr>
<tr><th>INT:PASS.IO.SINGLE.R.S7.OUT.OSC.OSC2</th><th>[0, 6, 0]</th></tr>
<tr><th>INT:PASS.LONG.H2.OUT.BSUPD</th><th>[0, 4, 5]</th></tr>
<tr><th>INT:PASS.LONG.H3.OUT.BSUPD</th><th>[0, 4, 4]</th></tr>
<tr><th>INT:PASS.LONG.H4.OUT.OSC.OSC1</th><th>[0, 4, 3]</th></tr>
<tr><th>INT:PASS.LONG.H5.OUT.OSC.OSC1</th><th>[0, 4, 2]</th></tr>
<tr><th>INT:PASS.LONG.H6.OUT.OSC.OSC2</th><th>[0, 4, 1]</th></tr>
<tr><th>INT:PASS.LONG.H7.OUT.OSC.OSC2</th><th>[0, 4, 0]</th></tr>
<tr><th>MISC:TAC</th><th>[0, 0, 10]</th></tr>
<tr><th>MISC:TLC</th><th>[0, 0, 11]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5k-CNR.TR-INT:MUX.IMUX.BUFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BUFG</th><th>[0, 3, 10]</th><th>[0, 3, 11]</th><th>[0, 1, 11]</th><th>[0, 1, 10]</th><th>[0, 3, 3]</th><th>[0, 3, 2]</th><th>[0, 3, 1]</th><th>[0, 3, 0]</th><th>[0, 3, 4]</th></tr>
<tr><td>IO.SINGLE.R.S0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.R.S1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.R.S2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.R.S3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V4</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V5</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V6</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.V7</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OUT.CLKIOB</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.TR-INT:MUX.IMUX.BYPOSC.PUMP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.BYPOSC.PUMP</th><th>[0, 5, 4]</th><th>[0, 5, 5]</th><th>[0, 5, 2]</th><th>[0, 5, 3]</th></tr>
<tr><td>IO.SINGLE.R.S4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>IO.SINGLE.R.S5</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H4</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LONG.V3</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>NONE</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5k-CNR.TR-INT:MUX.IMUX.OSC.OCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.OSC.OCLK</th><th>[0, 6, 5]</th><th>[0, 6, 4]</th><th>[0, 6, 3]</th><th>[0, 6, 2]</th><th>[0, 6, 6]</th></tr>
<tr><td>LONG.H0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.R.S0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.R.S1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO.SINGLE.R.S2</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LONG.H3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IO.SINGLE.R.S3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GND</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="io.html" class="btn btn-neutral float-left" title="Input/Output" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="splitter.html" class="btn btn-neutral float-right" title="Splitters" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>