{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711507531255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507531255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 09:45:30 2024 " "Processing started: Wed Mar 27 09:45:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507531255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507531255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_pattern -c fsm_pattern " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_pattern -c fsm_pattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507531255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711507531590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711507531590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_pattern " "Found entity 1: fsm_pattern" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507539999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507539999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507540001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540001 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_reg,v.v " "Can't analyze file -- file shift_reg,v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711507540006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507540008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_pattern " "Elaborating entity \"fsm_pattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711507540039 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate fsm_pattern.v(19) " "Verilog HDL Always Construct warning at fsm_pattern.v(19): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507540041 "|fsm_pattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y fsm_pattern.v(19) " "Verilog HDL Always Construct warning at fsm_pattern.v(19): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507540041 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y fsm_pattern.v(19) " "Inferred latch for \"y\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540041 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_2nd_1 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_2nd_1\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540042 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_0 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_0\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540042 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_1st_1 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_1st_1\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540042 "|fsm_pattern"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y VCC " "Pin \"y\" is stuck at VCC" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711507540546 "|fsm_pattern|y"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711507540546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711507540589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711507540765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507540765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711507540877 "|fsm_pattern|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711507540877 "|fsm_pattern|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "No output dependent on input pin \"x\"" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711507540877 "|fsm_pattern|x"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711507540877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711507540878 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711507540878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711507540878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507540905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 09:45:40 2024 " "Processing ended: Wed Mar 27 09:45:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507540905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507540905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507540905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507540905 ""}
