Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 18:03:39 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               990         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.505    -1943.335                   1456                 7591        0.021        0.000                      0                 7591        1.100        0.000                       0                  2846  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.836        0.000                      0                  303        0.067        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  990.734        0.000                      0                 1235        0.074        0.000                      0                 1235      499.500        0.000                       0                   380  
clk_fpga_0                                -2.430    -1844.117                   1412                 5777        0.021        0.000                      0                 5777        1.520        0.000                       0                  2193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.455        0.000                      0                    3        0.145        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               23.846        0.000                      0                  276       30.912        0.000                      0                  276  
clk_fpga_0                       clk1Mhz                               -2.505      -99.218                     44                   44        0.941        0.000                      0                   44  
clk1Mhz                          clk_fpga_0                             2.400        0.000                      0                    1        0.828        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 2.620ns (31.993%)  route 5.569ns (68.007%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672     1.672    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.045    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.169    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.570 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.570    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.684 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.684    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.798    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.026    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.140 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.140    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.254 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.476 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.808     5.285    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.299     5.584 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.380    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.800     7.304    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.428 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.406     8.835    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.903     9.861    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.888    
                         clock uncertainty           -0.089    32.799    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)       -0.102    32.697    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 22.836    

Slack (MET) :             22.979ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 3.121ns (38.483%)  route 4.989ns (61.517%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 32.825 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.892     3.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.208    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.758 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.758    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.872 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.872    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.986 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.986    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.100 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.100    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.214 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.214    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.328 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.329    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.443    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.825     5.602    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[30]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.303     5.905 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.537     6.442    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.952     7.518    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.153     7.671 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.252     8.924    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.331     9.255 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.530     9.784    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    32.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.930    
                         clock uncertainty           -0.089    32.841    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.078    32.763    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.763    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 22.979    

Slack (MET) :             23.016ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 2.850ns (35.295%)  route 5.225ns (64.705%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672     1.672    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.045    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.169    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.570 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.570    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.684 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.684    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.798    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.026    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.140 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.140    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.254 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.476 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.808     5.285    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.299     5.584 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.380    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.800     7.304    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.152     7.456 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.422     8.878    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.326     9.204 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.543     9.747    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)       -0.078    32.762    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.762    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 23.016    

Slack (MET) :             23.042ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 3.121ns (39.142%)  route 4.852ns (60.858%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.892     3.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.208    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.758 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.758    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.872 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.872    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.986 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.986    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.100 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.100    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.214 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.214    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.328 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.329    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.443    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.825     5.602    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[30]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.303     5.905 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.537     6.442    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.952     7.518    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.153     7.671 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.844     8.515    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.331     8.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.802     9.647    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.078    32.689    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.689    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                 23.042    

Slack (MET) :             23.080ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 3.121ns (38.868%)  route 4.909ns (61.132%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 32.825 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.892     3.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.208    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.758 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.758    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.872 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.872    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.986 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.986    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.100 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.100    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.214 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.214    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.328 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.329    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.443    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.825     5.602    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[30]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.303     5.905 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.537     6.442    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.952     7.518    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.153     7.671 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.187     8.859    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.331     9.190 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.514     9.704    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    32.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.930    
                         clock uncertainty           -0.089    32.841    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.058    32.783    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 23.080    

Slack (MET) :             23.097ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 2.800ns (35.117%)  route 5.173ns (64.883%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 32.786 - 31.250 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709     1.709    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X0Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.518     2.227 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.838     3.065    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.124     3.189 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.189    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.590 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.590    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.704 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.704    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.818 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.932 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.932    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.046 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.046    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.160 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.160    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.473 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.942     5.416    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[28]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.306     5.722 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.875     6.597    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.628     7.349    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.118     7.467 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.231     8.698    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.326     9.024 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.658     9.682    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.536    32.786    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.891    
                         clock uncertainty           -0.089    32.802    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.023    32.779    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.779    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 23.097    

Slack (MET) :             23.240ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 3.121ns (39.688%)  route 4.743ns (60.312%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 32.825 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.892     3.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.208    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.758 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.758    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.872 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.872    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.986 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.986    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.100 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.100    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.214 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.214    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.328 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.329    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.443    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.825     5.602    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[30]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.303     5.905 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.537     6.442    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.952     7.518    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.153     7.671 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.199     8.870    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.331     9.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.337     9.538    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    32.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.930    
                         clock uncertainty           -0.089    32.841    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.064    32.777    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.777    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 23.240    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 2.800ns (36.136%)  route 4.948ns (63.864%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 32.786 - 31.250 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709     1.709    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X0Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.518     2.227 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.838     3.065    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.124     3.189 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.189    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.590 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.590    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.704 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.704    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.818 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.932 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.932    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.046 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.046    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.160 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.160    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.473 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.942     5.416    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[28]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.306     5.722 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.875     6.597    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.628     7.349    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.118     7.467 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.861     8.327    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.326     8.653 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.804     9.457    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.536    32.786    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X3Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.891    
                         clock uncertainty           -0.089    32.802    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.102    32.700    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.265ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 2.850ns (36.327%)  route 4.995ns (63.673%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672     1.672    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.045    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.169    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.570 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.570    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.684 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.684    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.798    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.026    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.140 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.140    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.254 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.476 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.808     5.285    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.299     5.584 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.380    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.800     7.304    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.152     7.456 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.255     8.711    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.326     9.037 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.480     9.517    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.058    32.782    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                 23.265    

Slack (MET) :             23.267ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 2.850ns (36.320%)  route 4.997ns (63.680%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672     1.672    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.855     3.045    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.169    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.570 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.570    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.684 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.684    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.798    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.026    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.140 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.140    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.254 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.476 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.808     5.285    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.299     5.584 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.380    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.800     7.304    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.152     7.456 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.257     8.713    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.326     9.039 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.480     9.519    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.055    32.785    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 23.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.367ns (78.269%)  route 0.102ns (21.731%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.032 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.032    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.380ns (78.855%)  route 0.102ns (21.145%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.045 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.403ns (79.819%)  route 0.102ns (20.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.068 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.068    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[25]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.405ns (79.898%)  route 0.102ns (20.102%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.070 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.070    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.407ns (79.977%)  route 0.102ns (20.023%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.019 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.072 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.072    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_7
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.420ns (80.476%)  route 0.102ns (19.524%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.019 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.085 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.085    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_5
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.443ns (81.300%)  route 0.102ns (18.700%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.019 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.108 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.108    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.445ns (81.368%)  route 0.102ns (18.632%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[21]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.019 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.110 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.110    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.031%)  route 0.127ns (39.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 32.108 - 31.250 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 31.839 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589    31.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.146    31.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/Q
                         net (fo=1, routed)           0.127    32.112    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[2]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.045    32.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.000    32.157    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.858    32.108    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.250    31.858    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.099    31.957    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        -31.957    
                         arrival time                          32.157    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.031%)  route 0.127ns (39.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 32.108 - 31.250 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 31.839 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589    31.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.146    31.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/Q
                         net (fo=1, routed)           0.127    32.112    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.045    32.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.000    32.157    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.858    32.108    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.250    31.858    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.099    31.957    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        -31.957    
                         arrival time                          32.157    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y21      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y23      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X1Y22      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      990.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990.734ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.530ns  (logic 1.804ns (21.149%)  route 6.726ns (78.852%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   510.200    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519  1500.934    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                       1500.934    
                         arrival time                        -510.200    
  -------------------------------------------------------------------
                         slack                                990.734    

Slack (MET) :             990.734ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.530ns  (logic 1.804ns (21.149%)  route 6.726ns (78.852%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   510.200    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519  1500.934    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                       1500.934    
                         arrival time                        -510.200    
  -------------------------------------------------------------------
                         slack                                990.734    

Slack (MET) :             990.734ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.530ns  (logic 1.804ns (21.149%)  route 6.726ns (78.852%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   510.200    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519  1500.934    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                       1500.934    
                         arrival time                        -510.200    
  -------------------------------------------------------------------
                         slack                                990.734    

Slack (MET) :             990.734ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.530ns  (logic 1.804ns (21.149%)  route 6.726ns (78.852%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   510.200    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519  1500.934    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                       1500.934    
                         arrival time                        -510.200    
  -------------------------------------------------------------------
                         slack                                990.734    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    

Slack (MET) :             990.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.588ns  (logic 1.804ns (21.007%)  route 6.784ns (78.994%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 1501.486 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[14]/Q
                         net (fo=3, routed)           0.978   503.107    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[14]
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124   503.231 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9/O
                         net (fo=65, routed)          0.946   504.177    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_9_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124   504.301 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9/O
                         net (fo=32, routed)          2.531   506.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_9_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124   506.956 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.609   507.565    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   508.072 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000   508.072    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.186 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   508.186    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.300 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001   508.301    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   508.415 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           1.169   509.584    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124   509.708 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   510.258    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486  1501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.486    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426  1501.024    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -510.258    
  -------------------------------------------------------------------
                         slack                                990.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.195%)  route 0.170ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 500.878 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.566   500.566    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y46          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDSE (Prop_fdse_C_Q)         0.146   500.712 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][7]/Q
                         net (fo=4, routed)           0.170   500.882    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1_0[6]
    RAMB36_X0Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.877   500.877    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.625    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.808    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.882    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.046%)  route 0.171ns (53.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 500.878 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.566   500.566    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y46          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDSE (Prop_fdse_C_Q)         0.146   500.712 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][8]/Q
                         net (fo=4, routed)           0.171   500.883    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1_0[7]
    RAMB36_X0Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.877   500.877    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.625    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.808    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.883    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.220%)  route 0.170ns (53.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y14         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/Q
                         net (fo=4, routed)           0.170   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_1_0[4]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.868   500.868    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.616    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.799    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                       -500.799    
                         arrival time                         500.874    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.556%)  route 0.174ns (54.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y45         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][8]/Q
                         net (fo=2, routed)           0.174   500.883    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][8]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.622    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -500.805    
                         arrival time                         500.883    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.645%)  route 0.174ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y13         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y13         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/Q
                         net (fo=4, routed)           0.174   500.878    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_1_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.868   500.868    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.616    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.799    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                       -500.799    
                         arrival time                         500.878    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.694%)  route 0.174ns (54.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y16          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.146   500.707 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/Q
                         net (fo=4, routed)           0.174   500.880    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1_0[2]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.615    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                       -500.798    
                         arrival time                         500.880    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.455ns  (logic 0.293ns (64.439%)  route 0.162ns (35.566%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 500.828 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/Q
                         net (fo=7, routed)           0.162   500.867    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[0]
    SLICE_X22Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147   501.014 r  MicroBlaze_i/SineWaveGen_0/inst/counterL0_carry/O[0]
                         net (fo=5, routed)           0.000   501.014    MicroBlaze_i/SineWaveGen_0/inst/counterL0_carry_n_7
    SLICE_X22Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.828   500.828    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.005   500.823    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.109   500.932    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.932    
                         arrival time                         501.014    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.516%)  route 0.175ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y17          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][10]/Q
                         net (fo=4, routed)           0.175   500.880    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1_0[7]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.615    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                       -500.798    
                         arrival time                         500.880    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.005%)  route 0.160ns (48.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y16          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.167   500.728 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/Q
                         net (fo=4, routed)           0.160   500.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1_0[8]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.615    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1
  -------------------------------------------------------------------
                         required time                       -500.798    
                         arrival time                         500.888    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.475ns  (logic 0.313ns (65.936%)  route 0.162ns (34.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 500.828 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/Q
                         net (fo=7, routed)           0.162   500.867    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg_n_0_[0]
    SLICE_X22Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167   501.034 r  MicroBlaze_i/SineWaveGen_0/inst/counterL0_carry/O[2]
                         net (fo=5, routed)           0.000   501.034    MicroBlaze_i/SineWaveGen_0/inst/counterL0_carry_n_5
    SLICE_X22Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.828   500.828    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y44         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.005   500.823    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.109   500.932    MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.932    
                         arrival time                         501.034    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y22  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y0   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y1   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y18  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y46  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1412  Failing Endpoints,  Worst Slack       -2.430ns,  Total Violation    -1844.117ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.609ns  (logic 2.454ns (68.003%)  route 1.155ns (31.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.155     9.122    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.609ns  (logic 2.454ns (68.003%)  route 1.155ns (31.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.155     9.122    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[22]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.609ns  (logic 2.454ns (68.003%)  route 1.155ns (31.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.155     9.122    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[28]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.606ns  (logic 2.454ns (68.054%)  route 1.152ns (31.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.152     9.119    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[24]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.593ns  (logic 2.454ns (68.294%)  route 1.139ns (31.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.139     9.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[25]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.593ns  (logic 2.454ns (68.294%)  route 1.139ns (31.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.139     9.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.413ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[27]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.592ns  (logic 2.454ns (68.312%)  route 1.138ns (31.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.138     9.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 -2.413    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg/A[16]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.576ns  (logic 2.454ns (68.633%)  route 1.122ns (31.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 10.275 - 7.500 ) 
    Source Clock Delay      (SCD):    3.021ns = ( 5.521 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.713     5.521    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y5          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.975 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.122     9.097    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[2]_0[11]
    DSP48_X1Y6           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.583    10.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y6           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.505    
                         clock uncertainty           -0.083    10.423    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     6.701    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 -2.396    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[26]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.575ns  (logic 2.454ns (68.639%)  route 1.121ns (31.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.267 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.121     9.089    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[0]_4[11]
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.575    10.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.498    
                         clock uncertainty           -0.083    10.415    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 -2.396    

Slack (VIOLATED) :        -2.363ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg/A[7]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.542ns  (logic 2.454ns (69.276%)  route 1.088ns (30.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 10.274 - 7.500 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 5.520 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.712     5.520    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.974 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DOBDO[7]
                         net (fo=1, routed)           1.088     9.063    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveX_reg[4]_6[7]
    DSP48_X0Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.582    10.274    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y10          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.505    
                         clock uncertainty           -0.083    10.422    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722     6.700    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 -2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.013%)  route 0.195ns (57.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.567     0.908    <hidden>
    SLICE_X7Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=1, routed)           0.195     1.243    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.834     1.204    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.047     1.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.915%)  route 0.171ns (51.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.567     0.908    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  <hidden>
                         net (fo=1, routed)           0.171     1.243    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.834     1.204    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.046     1.221    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.586     0.927    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  <hidden>
                         net (fo=2, routed)           0.222     1.290    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.853     1.223    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.066     1.260    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.572%)  route 0.188ns (53.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.584     0.925    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=2, routed)           0.188     1.277    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.851     1.221    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.052     1.244    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.482%)  route 0.242ns (56.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.565     0.906    <hidden>
    SLICE_X13Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  <hidden>
                         net (fo=1, routed)           0.242     1.288    <hidden>
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.333 r  <hidden>
                         net (fo=1, routed)           0.000     1.333    <hidden>
    SLICE_X10Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.835     1.205    <hidden>
    SLICE_X10Y47         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121     1.297    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.325%)  route 0.227ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.560     0.901    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X19Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.227     1.269    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_0_in
    SLICE_X23Y59         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.826     1.196    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X23Y59         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y59         FDRE (Hold_fdre_C_D)         0.070     1.232    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.471%)  route 0.253ns (57.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.565     0.906    <hidden>
    SLICE_X11Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  <hidden>
                         net (fo=2, routed)           0.253     1.300    <hidden>
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.046     1.346 r  <hidden>
                         net (fo=1, routed)           0.000     1.346    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.835     1.205    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.038%)  route 0.246ns (56.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.565     0.906    <hidden>
    SLICE_X13Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  <hidden>
                         net (fo=1, routed)           0.246     1.293    <hidden>
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.338 r  <hidden>
                         net (fo=1, routed)           0.000     1.338    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.835     1.205    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     1.297    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.028%)  route 0.230ns (61.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=4, routed)           0.230     1.272    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[16]
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].reg1_reg[15]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.066     1.231    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.340%)  route 0.253ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.565     0.906    <hidden>
    SLICE_X11Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  <hidden>
                         net (fo=2, routed)           0.253     1.300    <hidden>
    SLICE_X8Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  <hidden>
                         net (fo=1, routed)           0.000     1.345    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.835     1.205    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.296    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y22  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y0   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y18  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y60  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.455ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.770ns  (logic 1.162ns (30.825%)  route 2.608ns (69.174%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 563.990 - 562.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.664   501.664    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.422   502.086 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.989   503.075    MicroBlaze_i/Serializer_2/inst/waveIn[7]
    SLICE_X26Y49         LUT4 (Prop_lut4_I2_O)        0.290   503.365 r  MicroBlaze_i/Serializer_2/inst/MISO_i_15/O
                         net (fo=1, routed)           0.955   504.320    MicroBlaze_i/Serializer_2/inst/MISO_i_15_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.326   504.646 r  MicroBlaze_i/Serializer_2/inst/MISO_i_6/O
                         net (fo=1, routed)           0.663   505.310    MicroBlaze_i/Serializer_2/inst/MISO_i_6_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I4_O)        0.124   505.434 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.434    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490   563.990    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X28Y52         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.990    
                         clock uncertainty           -0.178   563.811    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.077   563.888    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.888    
                         arrival time                        -505.434    
  -------------------------------------------------------------------
                         slack                                 58.455    

Slack (MET) :             58.532ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.642ns  (logic 1.020ns (28.009%)  route 2.622ns (71.995%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 564.072 - 562.500 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 501.749 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.749   501.749    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X42Y35         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.524   502.273 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.831   503.104    MicroBlaze_i/Serializer_0/inst/waveIn[10]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124   503.228 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.583   503.811    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.124   503.935 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.806   504.741    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124   504.865 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.401   505.267    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124   505.391 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.391    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.572   564.072    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X41Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.072    
                         clock uncertainty           -0.178   563.894    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029   563.923    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.923    
                         arrival time                        -505.391    
  -------------------------------------------------------------------
                         slack                                 58.532    

Slack (MET) :             59.026ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.150ns  (logic 0.969ns (30.759%)  route 2.181ns (69.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 563.985 - 562.500 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 501.659 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.659   501.659    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.422   502.081 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.960   503.041    MicroBlaze_i/Serializer_1/inst/waveIn[11]
    SLICE_X22Y53         LUT4 (Prop_lut4_I1_O)        0.299   503.340 r  MicroBlaze_i/Serializer_1/inst/MISO_i_14/O
                         net (fo=1, routed)           0.788   504.128    MicroBlaze_i/Serializer_1/inst/MISO_i_14_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I0_O)        0.124   504.252 r  MicroBlaze_i/Serializer_1/inst/MISO_i_6/O
                         net (fo=1, routed)           0.433   504.685    MicroBlaze_i/Serializer_1/inst/MISO_i_6_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I4_O)        0.124   504.809 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.809    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.485   563.985    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.985    
                         clock uncertainty           -0.178   563.806    
    SLICE_X25Y53         FDRE (Setup_fdre_C_D)        0.029   563.835    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.835    
                         arrival time                        -504.809    
  -------------------------------------------------------------------
                         slack                                 59.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.684ns  (logic 0.257ns (37.592%)  route 0.427ns (62.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.558   500.558    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.167   500.725 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.241   500.966    MicroBlaze_i/Serializer_1/inst/waveIn[9]
    SLICE_X22Y53         LUT5 (Prop_lut5_I4_O)        0.045   501.011 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.185   501.196    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I2_O)        0.045   501.241 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.241    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.827   500.827    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.178   501.006    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.091   501.097    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.096    
                         arrival time                         501.241    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.757ns  (logic 0.295ns (38.959%)  route 0.462ns (61.037%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 500.857 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 500.588 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.588   500.588    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X42Y36         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.151   500.739 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.185   500.924    MicroBlaze_i/Serializer_0/inst/waveIn[3]
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.099   501.023 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.277   501.300    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.045   501.345 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.345    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.857   500.857    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X41Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.857    
                         clock uncertainty            0.178   501.036    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091   501.127    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.127    
                         arrival time                         501.345    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.718%)  route 0.594ns (68.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.133   500.695 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.236   500.931    MicroBlaze_i/Serializer_2/inst/waveIn[1]
    SLICE_X19Y51         LUT5 (Prop_lut5_I2_O)        0.098   501.029 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.358   501.387    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I2_O)        0.045   501.432 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.432    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X28Y52         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.120   501.130    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.129    
                         arrival time                         501.432    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.846ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.275ns  (logic 0.459ns (7.315%)  route 5.816ns (92.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=8, routed)           5.816   476.776    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y23         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y23         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.359    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -476.776    
  -------------------------------------------------------------------
                         slack                                 23.846    

Slack (MET) :             23.939ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.181ns  (logic 0.459ns (7.426%)  route 5.722ns (92.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=8, routed)           5.722   476.682    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X0Y23         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y23         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.359    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -476.682    
  -------------------------------------------------------------------
                         slack                                 23.939    

Slack (MET) :             23.955ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.167ns  (logic 0.459ns (7.443%)  route 5.708ns (92.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           5.708   476.668    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -476.668    
  -------------------------------------------------------------------
                         slack                                 23.955    

Slack (MET) :             24.585ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.536ns  (logic 0.459ns (8.291%)  route 5.077ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           5.077   476.037    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -476.037    
  -------------------------------------------------------------------
                         slack                                 24.585    

Slack (MET) :             24.700ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.431ns  (logic 0.459ns (8.452%)  route 4.972ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/Q
                         net (fo=8, routed)           4.972   475.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[6]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.933    
  -------------------------------------------------------------------
                         slack                                 24.700    

Slack (MET) :             24.803ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.317ns  (logic 0.459ns (8.632%)  route 4.858ns (91.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 470.503 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753   470.503    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.459   470.962 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=8, routed)           4.858   475.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.820    
  -------------------------------------------------------------------
                         slack                                 24.803    

Slack (MET) :             24.843ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.278ns  (logic 0.459ns (8.696%)  route 4.819ns (91.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           4.819   475.779    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.779    
  -------------------------------------------------------------------
                         slack                                 24.843    

Slack (MET) :             25.000ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.122ns  (logic 0.459ns (8.961%)  route 4.663ns (91.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           4.663   475.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.623    
  -------------------------------------------------------------------
                         slack                                 25.000    

Slack (MET) :             25.048ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.077ns  (logic 0.459ns (9.041%)  route 4.618ns (90.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           4.618   475.578    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -475.578    
  -------------------------------------------------------------------
                         slack                                 25.048    

Slack (MET) :             25.097ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.023ns  (logic 0.459ns (9.137%)  route 4.564ns (90.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 470.501 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751   470.501    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.459   470.960 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=8, routed)           4.564   475.524    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.621    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -475.524    
  -------------------------------------------------------------------
                         slack                                 25.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.912ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.594%)  route 0.302ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=8, routed)           0.302   532.259    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[1]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.260    
  -------------------------------------------------------------------
                         slack                                 30.912    

Slack (MET) :             30.917ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.451ns  (logic 0.146ns (32.396%)  route 0.305ns (67.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X33Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146   531.960 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=8, routed)           0.305   532.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.264    
  -------------------------------------------------------------------
                         slack                                 30.917    

Slack (MET) :             30.919ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.241%)  route 0.307ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X33Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146   531.960 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=8, routed)           0.307   532.266    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.266    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.920ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.045%)  route 0.310ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=8, routed)           0.310   532.267    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[1]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.267    
  -------------------------------------------------------------------
                         slack                                 30.920    

Slack (MET) :             30.930ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.017%)  route 0.297ns (63.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=8, routed)           0.297   532.277    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.277    
  -------------------------------------------------------------------
                         slack                                 30.930    

Slack (MET) :             30.944ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.477ns  (logic 0.167ns (35.003%)  route 0.310ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=8, routed)           0.310   532.291    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[3]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.291    
  -------------------------------------------------------------------
                         slack                                 30.944    

Slack (MET) :             30.962ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.491ns  (logic 0.146ns (29.731%)  route 0.345ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 531.813 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563   531.813    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.146   531.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=8, routed)           0.345   532.304    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y13         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB18_X2Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.304    
  -------------------------------------------------------------------
                         slack                                 30.962    

Slack (MET) :             30.980ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.910%)  route 0.342ns (70.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           0.342   532.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.327    
  -------------------------------------------------------------------
                         slack                                 30.980    

Slack (MET) :             30.987ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           0.350   532.334    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.334    
  -------------------------------------------------------------------
                         slack                                 30.987    

Slack (MET) :             30.992ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.501ns  (logic 0.146ns (29.156%)  route 0.355ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 531.840 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.590   531.840    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.146   531.986 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           0.355   532.340    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.340    
  -------------------------------------------------------------------
                         slack                                 30.992    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           44  Failing Endpoints,  Worst Slack       -2.505ns,  Total Violation      -99.218ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.505ns  (logic 2.857ns (51.900%)  route 2.648ns (48.100%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 501.490 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.768   502.763    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.124   502.887 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=4, routed)           0.599   503.486    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490   501.490    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.490    
                         clock uncertainty           -0.083   501.407    
    SLICE_X21Y52         FDRE (Setup_fdre_C_R)       -0.426   500.981    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.981    
                         arrival time                        -503.486    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.505ns  (logic 2.857ns (51.900%)  route 2.648ns (48.100%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 501.490 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.768   502.763    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.124   502.887 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=4, routed)           0.599   503.486    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490   501.490    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.490    
                         clock uncertainty           -0.083   501.407    
    SLICE_X21Y52         FDRE (Setup_fdre_C_R)       -0.426   500.981    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.981    
                         arrival time                        -503.486    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.505ns  (logic 2.857ns (51.900%)  route 2.648ns (48.100%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 501.490 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.768   502.763    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.124   502.887 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=4, routed)           0.599   503.486    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490   501.490    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.490    
                         clock uncertainty           -0.083   501.407    
    SLICE_X21Y52         FDRE (Setup_fdre_C_R)       -0.426   500.981    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.981    
                         arrival time                        -503.486    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.505ns  (logic 2.857ns (51.900%)  route 2.648ns (48.100%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 501.490 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.768   502.763    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.124   502.887 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=4, routed)           0.599   503.486    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490   501.490    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.490    
                         clock uncertainty           -0.083   501.407    
    SLICE_X21Y52         FDRE (Setup_fdre_C_R)       -0.426   500.981    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        500.981    
                         arrival time                        -503.486    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.275ns  (logic 2.857ns (54.157%)  route 2.418ns (45.843%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   503.256    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.256    
  -------------------------------------------------------------------
                         slack                                 -2.370    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.275ns  (logic 2.857ns (54.157%)  route 2.418ns (45.843%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   503.256    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.256    
  -------------------------------------------------------------------
                         slack                                 -2.370    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.275ns  (logic 2.857ns (54.157%)  route 2.418ns (45.843%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   503.256    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.256    
  -------------------------------------------------------------------
                         slack                                 -2.370    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.275ns  (logic 2.857ns (54.157%)  route 2.418ns (45.843%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.492   503.256    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y54         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.256    
  -------------------------------------------------------------------
                         slack                                 -2.370    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.333ns  (logic 2.857ns (53.573%)  route 2.476ns (46.427%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 501.486 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   503.314    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486   501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.486    
                         clock uncertainty           -0.083   501.403    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426   500.977    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.977    
                         arrival time                        -503.314    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.333ns  (logic 2.857ns (53.573%)  route 2.476ns (46.427%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 501.486 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456   498.437 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=2, routed)           0.622   499.059    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X20Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.579    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.696 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.696    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.813 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.813    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.930 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.930    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.047 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001   500.048    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.165 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.165    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.480 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.138    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.307   501.445 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.445    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.995 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=4, routed)           0.645   502.640    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.124   502.764 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.550   503.314    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.486   501.486    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.486    
                         clock uncertainty           -0.083   501.403    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.426   500.977    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.977    
                         arrival time                        -503.314    
  -------------------------------------------------------------------
                         slack                                 -2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.939ns  (logic 0.346ns (36.848%)  route 0.593ns (63.152%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 500.829 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.150   501.194    MicroBlaze_i/SineWaveGen_0/inst/delay[31]
    SLICE_X17Y50         LUT6 (Prop_lut6_I3_O)        0.045   501.239 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.239    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.354 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=4, routed)           0.321   501.675    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y53         LUT3 (Prop_lut3_I1_O)        0.045   501.720 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_replica/O
                         net (fo=1, routed)           0.122   501.842    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0_repN
    SLICE_X21Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.829   500.829    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X21Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.829    
                         clock uncertainty            0.083   500.912    
    SLICE_X21Y53         FDRE (Hold_fdre_C_R)        -0.011   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         501.842    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.011ns  (logic 0.382ns (37.773%)  route 0.629ns (62.227%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.127   501.916    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X19Y51         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.916    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.011ns  (logic 0.382ns (37.773%)  route 0.629ns (62.227%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.127   501.916    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X19Y51         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.916    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.011ns  (logic 0.382ns (37.773%)  route 0.629ns (62.227%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.127   501.916    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X19Y51         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.916    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.011ns  (logic 0.382ns (37.773%)  route 0.629ns (62.227%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.127   501.916    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X19Y51         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.916    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.020ns  (logic 0.382ns (37.464%)  route 0.638ns (62.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.135   501.924    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X18Y52         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.924    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.020ns  (logic 0.382ns (37.464%)  route 0.638ns (62.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.135   501.924    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X18Y52         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.924    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.020ns  (logic 0.382ns (37.464%)  route 0.638ns (62.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.135   501.924    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X18Y52         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.924    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.020ns  (logic 0.382ns (37.464%)  route 0.638ns (62.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.135   501.924    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X18Y52         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.924    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.020ns  (logic 0.382ns (37.464%)  route 0.638ns (62.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=4, routed)           0.170   501.216    MicroBlaze_i/SineWaveGen_1/inst/delay[21]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.045   501.261 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.261    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_i_6_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.372 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.372    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.412 f  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.332   501.744    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.045   501.789 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.135   501.924    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.831   500.831    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X18Y52         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X18Y52         FDRE (Hold_fdre_C_R)        -0.011   500.903    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         501.924    
  -------------------------------------------------------------------
                         slack                                  1.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.956ns  (logic 0.056ns (5.859%)  route 0.900ns (94.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 503.402 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.900   500.900    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.056   500.956 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   500.956    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.561   503.402    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X34Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.402    
                         clock uncertainty           -0.083   503.319    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.037   503.356    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.356    
                         arrival time                        -500.956    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.717ns  (logic 0.100ns (5.822%)  route 1.617ns (94.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 1000.471 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.617  1001.617    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.100  1001.717 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.717    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.663  1000.471    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X34Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.471    
                         clock uncertainty            0.083  1000.554    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.336  1000.890    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.890    
                         arrival time                        1001.717    
  -------------------------------------------------------------------
                         slack                                  0.828    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.391ns  (logic 0.124ns (5.187%)  route 2.267ns (94.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.267     2.267    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.391 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.391    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y59         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.483     2.675    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y59         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.045ns (4.584%)  route 0.937ns (95.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.937     0.937    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.982 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.982    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y59         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.826     1.196    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y59         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.580ns (13.284%)  route 3.786ns (86.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  <hidden>
                         net (fo=3, routed)           0.640     7.330    <hidden>
    SLICE_X2Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.542     2.734    <hidden>
    SLICE_X2Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.580ns (13.284%)  route 3.786ns (86.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  <hidden>
                         net (fo=3, routed)           0.640     7.330    <hidden>
    SLICE_X2Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.542     2.734    <hidden>
    SLICE_X2Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.580ns (13.284%)  route 3.786ns (86.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  <hidden>
                         net (fo=3, routed)           0.640     7.330    <hidden>
    SLICE_X2Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.542     2.734    <hidden>
    SLICE_X2Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 0.610ns (14.226%)  route 3.678ns (85.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.154     6.720 f  <hidden>
                         net (fo=3, routed)           0.532     7.252    <hidden>
    SLICE_X1Y54          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.537     2.729    <hidden>
    SLICE_X1Y54          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 0.610ns (14.226%)  route 3.678ns (85.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.154     6.720 f  <hidden>
                         net (fo=3, routed)           0.532     7.252    <hidden>
    SLICE_X1Y54          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.537     2.729    <hidden>
    SLICE_X1Y54          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 0.610ns (14.226%)  route 3.678ns (85.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.146     6.566    <hidden>
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.154     6.720 f  <hidden>
                         net (fo=3, routed)           0.532     7.252    <hidden>
    SLICE_X1Y54          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.537     2.729    <hidden>
    SLICE_X1Y54          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.610ns (14.780%)  route 3.517ns (85.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.848     6.268    <hidden>
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.154     6.422 f  <hidden>
                         net (fo=3, routed)           0.669     7.091    <hidden>
    SLICE_X5Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.541     2.733    <hidden>
    SLICE_X5Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.610ns (14.780%)  route 3.517ns (85.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.848     6.268    <hidden>
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.154     6.422 f  <hidden>
                         net (fo=3, routed)           0.669     7.091    <hidden>
    SLICE_X5Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.541     2.733    <hidden>
    SLICE_X5Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.610ns (14.780%)  route 3.517ns (85.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.848     6.268    <hidden>
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.154     6.422 f  <hidden>
                         net (fo=3, routed)           0.669     7.091    <hidden>
    SLICE_X5Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.541     2.733    <hidden>
    SLICE_X5Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 0.580ns (14.095%)  route 3.535ns (85.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.656     2.964    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.848     6.268    <hidden>
    SLICE_X3Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.392 f  <hidden>
                         net (fo=3, routed)           0.687     7.079    <hidden>
    SLICE_X3Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.541     2.733    <hidden>
    SLICE_X3Y56          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.826%)  route 0.348ns (65.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.559     0.900    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y60         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.297     1.337    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X19Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.382 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.051     1.434    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X19Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X19Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.701%)  route 0.420ns (69.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  <hidden>
                         net (fo=3, routed)           0.176     1.502    <hidden>
    SLICE_X15Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X15Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.701%)  route 0.420ns (69.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  <hidden>
                         net (fo=3, routed)           0.176     1.502    <hidden>
    SLICE_X15Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X15Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.701%)  route 0.420ns (69.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  <hidden>
                         net (fo=3, routed)           0.176     1.502    <hidden>
    SLICE_X15Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X15Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.190ns (28.542%)  route 0.476ns (71.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.049     1.331 f  <hidden>
                         net (fo=3, routed)           0.232     1.562    <hidden>
    SLICE_X16Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X16Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.190ns (28.542%)  route 0.476ns (71.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.049     1.331 f  <hidden>
                         net (fo=3, routed)           0.232     1.562    <hidden>
    SLICE_X16Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X16Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.190ns (28.542%)  route 0.476ns (71.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.244     1.282    <hidden>
    SLICE_X16Y58         LUT1 (Prop_lut1_I0_O)        0.049     1.331 f  <hidden>
                         net (fo=3, routed)           0.232     1.562    <hidden>
    SLICE_X16Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X16Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.598%)  route 0.541ns (74.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.356     1.394    <hidden>
    SLICE_X26Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  <hidden>
                         net (fo=3, routed)           0.184     1.623    <hidden>
    SLICE_X26Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X26Y59         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.598%)  route 0.541ns (74.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.356     1.394    <hidden>
    SLICE_X26Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  <hidden>
                         net (fo=3, routed)           0.184     1.623    <hidden>
    SLICE_X26Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X26Y59         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.598%)  route 0.541ns (74.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.556     0.897    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y60         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.356     1.394    <hidden>
    SLICE_X26Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  <hidden>
                         net (fo=3, routed)           0.184     1.623    <hidden>
    SLICE_X26Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.829     1.199    <hidden>
    SLICE_X26Y59         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2198, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





