// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mm_readA_HH_
#define _mm_readA_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mm_mm_mul_32ns_43ns_75_4_1.h"
#include "mm_mm_mul_25ns_75ns_100_5_1.h"
#include "mm_mm_mul_32s_32s_32_4_1.h"

namespace ap_rtl {

struct mm_readA : public sc_module {
    // Port declarations 67
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_logic > m_axi_A_p_V_AWVALID;
    sc_in< sc_logic > m_axi_A_p_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_A_p_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_A_p_V_AWID;
    sc_out< sc_lv<32> > m_axi_A_p_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_A_p_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_A_p_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_A_p_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_A_p_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_A_p_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_A_p_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_A_p_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_A_p_V_AWUSER;
    sc_out< sc_logic > m_axi_A_p_V_WVALID;
    sc_in< sc_logic > m_axi_A_p_V_WREADY;
    sc_out< sc_lv<512> > m_axi_A_p_V_WDATA;
    sc_out< sc_lv<64> > m_axi_A_p_V_WSTRB;
    sc_out< sc_logic > m_axi_A_p_V_WLAST;
    sc_out< sc_lv<1> > m_axi_A_p_V_WID;
    sc_out< sc_lv<1> > m_axi_A_p_V_WUSER;
    sc_out< sc_logic > m_axi_A_p_V_ARVALID;
    sc_in< sc_logic > m_axi_A_p_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_A_p_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_A_p_V_ARID;
    sc_out< sc_lv<32> > m_axi_A_p_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_A_p_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_A_p_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_A_p_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_A_p_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_A_p_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_A_p_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_A_p_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_A_p_V_ARUSER;
    sc_in< sc_logic > m_axi_A_p_V_RVALID;
    sc_out< sc_logic > m_axi_A_p_V_RREADY;
    sc_in< sc_lv<512> > m_axi_A_p_V_RDATA;
    sc_in< sc_logic > m_axi_A_p_V_RLAST;
    sc_in< sc_lv<1> > m_axi_A_p_V_RID;
    sc_in< sc_lv<1> > m_axi_A_p_V_RUSER;
    sc_in< sc_lv<2> > m_axi_A_p_V_RRESP;
    sc_in< sc_logic > m_axi_A_p_V_BVALID;
    sc_out< sc_logic > m_axi_A_p_V_BREADY;
    sc_in< sc_lv<2> > m_axi_A_p_V_BRESP;
    sc_in< sc_lv<1> > m_axi_A_p_V_BID;
    sc_in< sc_lv<1> > m_axi_A_p_V_BUSER;
    sc_in< sc_lv<64> > A_p_V_offset_dout;
    sc_in< sc_logic > A_p_V_offset_empty_n;
    sc_out< sc_logic > A_p_V_offset_read;
    sc_out< sc_lv<512> > AStreamWide_V_V_din;
    sc_in< sc_logic > AStreamWide_V_V_full_n;
    sc_out< sc_logic > AStreamWide_V_V_write;
    sc_in< sc_lv<32> > N_dout;
    sc_in< sc_logic > N_empty_n;
    sc_out< sc_logic > N_read;
    sc_out< sc_lv<32> > N_out_din;
    sc_in< sc_logic > N_out_full_n;
    sc_out< sc_logic > N_out_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mm_readA(sc_module_name name);
    SC_HAS_PROCESS(mm_readA);

    ~mm_readA();

    sc_trace_file* mVcdFile;

    mm_mm_mul_32ns_43ns_75_4_1<1,4,32,43,75>* mm_mul_32ns_43ns_75_4_1_U10;
    mm_mm_mul_25ns_75ns_100_5_1<1,5,25,75,100>* mm_mul_25ns_75ns_100_5_1_U11;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U12;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U13;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U14;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > A_p_V_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > empty_22_reg_1203;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter7_reg;
    sc_signal< sc_logic > A_p_V_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter14_reg;
    sc_signal< sc_logic > A_p_V_offset_blk_n;
    sc_signal< sc_logic > AStreamWide_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter15_reg;
    sc_signal< sc_logic > N_blk_n;
    sc_signal< sc_logic > N_out_blk_n;
    sc_signal< sc_lv<100> > indvar_flatten160_i_reg_209;
    sc_signal< sc_lv<76> > indvar_flatten98_i_reg_220;
    sc_signal< sc_lv<44> > indvar_flatten44_i_reg_231;
    sc_signal< sc_lv<32> > kb_0_i_i_reg_242;
    sc_signal< sc_lv<13> > indvar_flatten_i_reg_253;
    sc_signal< sc_lv<9> > k_0_i_i_reg_264;
    sc_signal< sc_lv<4> > ii_0_i_i_reg_275;
    sc_signal< sc_lv<24> > ib_0_i_i_reg_286;
    sc_signal< sc_lv<58> > tmp_reg_1082;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > N_read_reg_1087;
    sc_signal< sc_lv<1> > tmp_14_reg_1095;
    sc_signal< sc_lv<24> > tmp_28_i_reg_1100;
    sc_signal< sc_lv<25> > select_ln33_fu_353_p3;
    sc_signal< sc_lv<25> > select_ln33_reg_1105;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<43> > empty_fu_370_p1;
    sc_signal< sc_lv<43> > empty_reg_1113;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<75> > grp_fu_382_p2;
    sc_signal< sc_lv<75> > bound49_i_reg_1128;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln35_fu_400_p2;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1144;
    sc_signal< sc_lv<60> > zext_ln32_cast_i_fu_405_p1;
    sc_signal< sc_lv<60> > zext_ln32_cast_i_reg_1149;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<44> > bound5_i_fu_408_p1;
    sc_signal< sc_lv<44> > bound5_i_reg_1154;
    sc_signal< sc_lv<76> > bound49_cast_i_fu_411_p1;
    sc_signal< sc_lv<76> > bound49_cast_i_reg_1159;
    sc_signal< sc_lv<100> > grp_fu_394_p2;
    sc_signal< sc_lv<100> > bound103_i_reg_1164;
    sc_signal< sc_lv<1> > icmp_ln33_fu_414_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter16;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1169_pp0_iter13_reg;
    sc_signal< sc_lv<100> > add_ln33_fu_419_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln34_fu_425_p2;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1178_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln33_2_fu_435_p3;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter2_reg;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter4_reg;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter5_reg;
    sc_signal< sc_lv<1> > select_ln33_2_reg_1188_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln35_fu_442_p2;
    sc_signal< sc_lv<1> > or_ln35_reg_1196;
    sc_signal< sc_lv<1> > empty_22_fu_460_p2;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter1_reg;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter2_reg;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter3_reg;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter4_reg;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter5_reg;
    sc_signal< sc_lv<1> > empty_22_reg_1203_pp0_iter6_reg;
    sc_signal< sc_lv<44> > select_ln35_4_fu_472_p3;
    sc_signal< sc_lv<76> > select_ln34_fu_486_p3;
    sc_signal< sc_lv<32> > add_ln39_fu_504_p2;
    sc_signal< sc_lv<32> > add_ln39_reg_1217;
    sc_signal< sc_lv<1> > and_ln35_1_fu_564_p2;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln35_1_reg_1222_pp0_iter6_reg;
    sc_signal< sc_lv<32> > add_ln35_fu_570_p2;
    sc_signal< sc_lv<32> > add_ln35_reg_1227;
    sc_signal< sc_lv<1> > and_ln39_fu_624_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1232;
    sc_signal< sc_lv<1> > and_ln39_reg_1232_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln39_reg_1232_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln39_reg_1232_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln39_reg_1232_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln39_reg_1232_pp0_iter6_reg;
    sc_signal< sc_lv<32> > select_ln35_2_fu_630_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > add_ln39_3_fu_659_p2;
    sc_signal< sc_lv<32> > add_ln39_3_reg_1242;
    sc_signal< sc_lv<9> > select_ln36_1_fu_665_p3;
    sc_signal< sc_lv<4> > ii_fu_679_p3;
    sc_signal< sc_lv<13> > select_ln36_2_fu_693_p3;
    sc_signal< sc_lv<32> > grp_fu_701_p2;
    sc_signal< sc_lv<32> > mul_ln39_reg_1262;
    sc_signal< sc_lv<32> > grp_fu_705_p2;
    sc_signal< sc_lv<32> > mul_ln39_1_reg_1267;
    sc_signal< sc_lv<32> > grp_fu_709_p2;
    sc_signal< sc_lv<32> > mul_ln39_2_reg_1272;
    sc_signal< sc_lv<28> > select_ln39_fu_774_p3;
    sc_signal< sc_lv<28> > select_ln39_reg_1277;
    sc_signal< sc_lv<24> > add_ln33_1_fu_782_p2;
    sc_signal< sc_lv<24> > add_ln33_1_reg_1282;
    sc_signal< sc_lv<32> > select_ln33_1_fu_796_p3;
    sc_signal< sc_lv<32> > select_ln33_1_reg_1288;
    sc_signal< sc_lv<27> > tmp_33_i_reg_1294;
    sc_signal< sc_lv<24> > select_ln33_3_fu_819_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<27> > tmp_35_i_reg_1304;
    sc_signal< sc_lv<32> > add_ln39_2_fu_847_p2;
    sc_signal< sc_lv<32> > add_ln39_2_reg_1309;
    sc_signal< sc_lv<32> > add_ln39_4_fu_853_p2;
    sc_signal< sc_lv<32> > add_ln39_4_reg_1316;
    sc_signal< sc_lv<60> > add_ln176_fu_1067_p2;
    sc_signal< sc_lv<60> > add_ln176_reg_1323;
    sc_signal< sc_lv<512> > tmp_V_reg_1334;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter6_state18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<64> > sext_ln176_fu_1072_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_14_fu_307_p1;
    sc_signal< sc_lv<32> > tmp_28_i_fu_315_p1;
    sc_signal< sc_lv<32> > sub_ln33_fu_325_p2;
    sc_signal< sc_lv<24> > tmp_i_fu_330_p4;
    sc_signal< sc_lv<25> > zext_ln33_fu_340_p1;
    sc_signal< sc_lv<25> > sub_ln33_1_fu_344_p2;
    sc_signal< sc_lv<25> > zext_ln33_1_fu_350_p1;
    sc_signal< sc_lv<36> > tmp_29_i_fu_363_p3;
    sc_signal< sc_lv<32> > sext_ln33_fu_360_p1;
    sc_signal< sc_lv<32> > grp_fu_382_p0;
    sc_signal< sc_lv<43> > grp_fu_382_p1;
    sc_signal< sc_lv<25> > grp_fu_394_p0;
    sc_signal< sc_lv<75> > grp_fu_394_p1;
    sc_signal< sc_lv<1> > icmp_ln35_1_fu_430_p2;
    sc_signal< sc_lv<3> > empty_21_fu_448_p1;
    sc_signal< sc_lv<100> > tmp_20_fu_452_p3;
    sc_signal< sc_lv<44> > add_ln35_1_fu_466_p2;
    sc_signal< sc_lv<76> > add_ln34_fu_480_p2;
    sc_signal< sc_lv<32> > zext_ln36_fu_500_p1;
    sc_signal< sc_lv<32> > shl_ln39_fu_494_p2;
    sc_signal< sc_lv<1> > icmp_ln37_fu_515_p2;
    sc_signal< sc_lv<1> > xor_ln33_fu_510_p2;
    sc_signal< sc_lv<1> > icmp_ln36_fu_527_p2;
    sc_signal< sc_lv<1> > and_ln33_fu_521_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_553_p2;
    sc_signal< sc_lv<1> > and_ln33_1_fu_533_p2;
    sc_signal< sc_lv<32> > select_ln35_fu_539_p3;
    sc_signal< sc_lv<1> > or_ln39_fu_576_p2;
    sc_signal< sc_lv<1> > or_ln39_1_fu_581_p2;
    sc_signal< sc_lv<32> > shl_ln39_1_fu_594_p2;
    sc_signal< sc_lv<32> > select_ln35_1_fu_546_p3;
    sc_signal< sc_lv<1> > xor_ln39_fu_608_p2;
    sc_signal< sc_lv<1> > or_ln39_2_fu_614_p2;
    sc_signal< sc_lv<1> > and_ln35_fu_558_p2;
    sc_signal< sc_lv<1> > or_ln39_3_fu_619_p2;
    sc_signal< sc_lv<9> > select_ln39_1_fu_586_p3;
    sc_signal< sc_lv<1> > or_ln36_fu_644_p2;
    sc_signal< sc_lv<9> > add_ln36_fu_638_p2;
    sc_signal< sc_lv<32> > zext_ln36_1_fu_655_p1;
    sc_signal< sc_lv<32> > select_ln39_2_fu_600_p3;
    sc_signal< sc_lv<1> > or_ln36_1_fu_650_p2;
    sc_signal< sc_lv<4> > add_ln37_fu_673_p2;
    sc_signal< sc_lv<13> > add_ln36_1_fu_687_p2;
    sc_signal< sc_lv<32> > shl_ln_i_fu_713_p3;
    sc_signal< sc_lv<32> > add_ln39_1_fu_721_p2;
    sc_signal< sc_lv<32> > sub_ln39_fu_734_p2;
    sc_signal< sc_lv<27> > tmp_31_i_fu_740_p4;
    sc_signal< sc_lv<28> > zext_ln39_fu_750_p1;
    sc_signal< sc_lv<27> > tmp_32_i_fu_760_p4;
    sc_signal< sc_lv<1> > tmp_15_fu_726_p3;
    sc_signal< sc_lv<28> > sub_ln39_1_fu_754_p2;
    sc_signal< sc_lv<28> > zext_ln39_1_fu_770_p1;
    sc_signal< sc_lv<32> > shl_ln39_mid1_i_fu_788_p3;
    sc_signal< sc_lv<32> > sub_ln39_2_fu_803_p2;
    sc_signal< sc_lv<32> > sub_ln39_4_fu_826_p2;
    sc_signal< sc_lv<32> > shl_ln39_2_fu_842_p2;
    sc_signal< sc_lv<28> > zext_ln39_2_fu_865_p1;
    sc_signal< sc_lv<27> > tmp_34_i_fu_874_p3;
    sc_signal< sc_lv<28> > zext_ln39_4_fu_892_p1;
    sc_signal< sc_lv<27> > tmp_36_i_fu_901_p4;
    sc_signal< sc_lv<32> > sub_ln39_6_fu_921_p2;
    sc_signal< sc_lv<27> > tmp_39_i_fu_926_p4;
    sc_signal< sc_lv<28> > zext_ln39_6_fu_936_p1;
    sc_signal< sc_lv<27> > tmp_40_i_fu_946_p4;
    sc_signal< sc_lv<32> > sub_ln39_8_fu_966_p2;
    sc_signal< sc_lv<27> > tmp_41_i_fu_971_p4;
    sc_signal< sc_lv<28> > zext_ln39_8_fu_981_p1;
    sc_signal< sc_lv<27> > tmp_42_i_fu_991_p4;
    sc_signal< sc_lv<1> > tmp_19_fu_959_p3;
    sc_signal< sc_lv<28> > sub_ln39_9_fu_985_p2;
    sc_signal< sc_lv<28> > zext_ln39_9_fu_1000_p1;
    sc_signal< sc_lv<1> > tmp_18_fu_914_p3;
    sc_signal< sc_lv<28> > sub_ln39_7_fu_940_p2;
    sc_signal< sc_lv<28> > zext_ln39_7_fu_955_p1;
    sc_signal< sc_lv<1> > tmp_17_fu_885_p3;
    sc_signal< sc_lv<28> > sub_ln39_5_fu_895_p2;
    sc_signal< sc_lv<28> > zext_ln39_5_fu_910_p1;
    sc_signal< sc_lv<1> > tmp_16_fu_858_p3;
    sc_signal< sc_lv<28> > sub_ln39_3_fu_868_p2;
    sc_signal< sc_lv<28> > zext_ln39_3_fu_881_p1;
    sc_signal< sc_lv<28> > select_ln39_6_fu_1028_p3;
    sc_signal< sc_lv<28> > select_ln39_5_fu_1020_p3;
    sc_signal< sc_lv<28> > select_ln33_4_fu_1036_p3;
    sc_signal< sc_lv<28> > select_ln39_4_fu_1012_p3;
    sc_signal< sc_lv<28> > select_ln35_3_fu_1042_p3;
    sc_signal< sc_lv<28> > select_ln39_3_fu_1004_p3;
    sc_signal< sc_lv<28> > select_ln39_7_fu_1049_p3;
    sc_signal< sc_lv<28> > select_ln36_fu_1056_p3;
    sc_signal< sc_lv<60> > sext_ln36_fu_1063_p1;
    sc_signal< sc_logic > grp_fu_701_ce;
    sc_signal< sc_logic > grp_fu_705_ce;
    sc_signal< sc_logic > grp_fu_709_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<75> > grp_fu_382_p00;
    sc_signal< sc_lv<75> > grp_fu_382_p10;
    sc_signal< sc_lv<100> > grp_fu_394_p00;
    sc_signal< sc_lv<100> > grp_fu_394_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<100> ap_const_lv100_0;
    static const sc_lv<76> ap_const_lv76_0;
    static const sc_lv<44> ap_const_lv44_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<100> ap_const_lv100_1;
    static const sc_lv<97> ap_const_lv97_0;
    static const sc_lv<44> ap_const_lv44_1;
    static const sc_lv<76> ap_const_lv76_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<13> ap_const_lv13_800;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AStreamWide_V_V_blk_n();
    void thread_AStreamWide_V_V_din();
    void thread_AStreamWide_V_V_write();
    void thread_A_p_V_blk_n_AR();
    void thread_A_p_V_blk_n_R();
    void thread_A_p_V_offset_blk_n();
    void thread_A_p_V_offset_read();
    void thread_N_blk_n();
    void thread_N_out_blk_n();
    void thread_N_out_din();
    void thread_N_out_write();
    void thread_N_read();
    void thread_add_ln176_fu_1067_p2();
    void thread_add_ln33_1_fu_782_p2();
    void thread_add_ln33_fu_419_p2();
    void thread_add_ln34_fu_480_p2();
    void thread_add_ln35_1_fu_466_p2();
    void thread_add_ln35_fu_570_p2();
    void thread_add_ln36_1_fu_687_p2();
    void thread_add_ln36_fu_638_p2();
    void thread_add_ln37_fu_673_p2();
    void thread_add_ln39_1_fu_721_p2();
    void thread_add_ln39_2_fu_847_p2();
    void thread_add_ln39_3_fu_659_p2();
    void thread_add_ln39_4_fu_853_p2();
    void thread_add_ln39_fu_504_p2();
    void thread_and_ln33_1_fu_533_p2();
    void thread_and_ln33_fu_521_p2();
    void thread_and_ln35_1_fu_564_p2();
    void thread_and_ln35_fu_558_p2();
    void thread_and_ln39_fu_624_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state12_pp0_stage0_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage0_iter2();
    void thread_ap_block_state15_pp0_stage0_iter3();
    void thread_ap_block_state16_pp0_stage0_iter4();
    void thread_ap_block_state17_pp0_stage0_iter5();
    void thread_ap_block_state18_pp0_stage0_iter6();
    void thread_ap_block_state19_pp0_stage0_iter7();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp0_stage0_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage0_iter10();
    void thread_ap_block_state23_pp0_stage0_iter11();
    void thread_ap_block_state24_pp0_stage0_iter12();
    void thread_ap_block_state25_pp0_stage0_iter13();
    void thread_ap_block_state26_pp0_stage0_iter14();
    void thread_ap_block_state27_pp0_stage0_iter15();
    void thread_ap_block_state28_pp0_stage0_iter16();
    void thread_ap_condition_pp0_exit_iter6_state18();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound49_cast_i_fu_411_p1();
    void thread_bound5_i_fu_408_p1();
    void thread_empty_21_fu_448_p1();
    void thread_empty_22_fu_460_p2();
    void thread_empty_fu_370_p1();
    void thread_grp_fu_382_p0();
    void thread_grp_fu_382_p00();
    void thread_grp_fu_382_p1();
    void thread_grp_fu_382_p10();
    void thread_grp_fu_394_p0();
    void thread_grp_fu_394_p00();
    void thread_grp_fu_394_p1();
    void thread_grp_fu_394_p10();
    void thread_grp_fu_701_ce();
    void thread_grp_fu_705_ce();
    void thread_grp_fu_709_ce();
    void thread_icmp_ln33_fu_414_p2();
    void thread_icmp_ln34_fu_425_p2();
    void thread_icmp_ln35_1_fu_430_p2();
    void thread_icmp_ln35_fu_400_p2();
    void thread_icmp_ln36_fu_527_p2();
    void thread_icmp_ln37_fu_515_p2();
    void thread_ii_fu_679_p3();
    void thread_internal_ap_ready();
    void thread_m_axi_A_p_V_ARADDR();
    void thread_m_axi_A_p_V_ARBURST();
    void thread_m_axi_A_p_V_ARCACHE();
    void thread_m_axi_A_p_V_ARID();
    void thread_m_axi_A_p_V_ARLEN();
    void thread_m_axi_A_p_V_ARLOCK();
    void thread_m_axi_A_p_V_ARPROT();
    void thread_m_axi_A_p_V_ARQOS();
    void thread_m_axi_A_p_V_ARREGION();
    void thread_m_axi_A_p_V_ARSIZE();
    void thread_m_axi_A_p_V_ARUSER();
    void thread_m_axi_A_p_V_ARVALID();
    void thread_m_axi_A_p_V_AWADDR();
    void thread_m_axi_A_p_V_AWBURST();
    void thread_m_axi_A_p_V_AWCACHE();
    void thread_m_axi_A_p_V_AWID();
    void thread_m_axi_A_p_V_AWLEN();
    void thread_m_axi_A_p_V_AWLOCK();
    void thread_m_axi_A_p_V_AWPROT();
    void thread_m_axi_A_p_V_AWQOS();
    void thread_m_axi_A_p_V_AWREGION();
    void thread_m_axi_A_p_V_AWSIZE();
    void thread_m_axi_A_p_V_AWUSER();
    void thread_m_axi_A_p_V_AWVALID();
    void thread_m_axi_A_p_V_BREADY();
    void thread_m_axi_A_p_V_RREADY();
    void thread_m_axi_A_p_V_WDATA();
    void thread_m_axi_A_p_V_WID();
    void thread_m_axi_A_p_V_WLAST();
    void thread_m_axi_A_p_V_WSTRB();
    void thread_m_axi_A_p_V_WUSER();
    void thread_m_axi_A_p_V_WVALID();
    void thread_or_ln35_fu_442_p2();
    void thread_or_ln36_1_fu_650_p2();
    void thread_or_ln36_fu_644_p2();
    void thread_or_ln39_1_fu_581_p2();
    void thread_or_ln39_2_fu_614_p2();
    void thread_or_ln39_3_fu_619_p2();
    void thread_or_ln39_fu_576_p2();
    void thread_real_start();
    void thread_select_ln33_1_fu_796_p3();
    void thread_select_ln33_2_fu_435_p3();
    void thread_select_ln33_3_fu_819_p3();
    void thread_select_ln33_4_fu_1036_p3();
    void thread_select_ln33_fu_353_p3();
    void thread_select_ln34_fu_486_p3();
    void thread_select_ln35_1_fu_546_p3();
    void thread_select_ln35_2_fu_630_p3();
    void thread_select_ln35_3_fu_1042_p3();
    void thread_select_ln35_4_fu_472_p3();
    void thread_select_ln35_fu_539_p3();
    void thread_select_ln36_1_fu_665_p3();
    void thread_select_ln36_2_fu_693_p3();
    void thread_select_ln36_fu_1056_p3();
    void thread_select_ln39_1_fu_586_p3();
    void thread_select_ln39_2_fu_600_p3();
    void thread_select_ln39_3_fu_1004_p3();
    void thread_select_ln39_4_fu_1012_p3();
    void thread_select_ln39_5_fu_1020_p3();
    void thread_select_ln39_6_fu_1028_p3();
    void thread_select_ln39_7_fu_1049_p3();
    void thread_select_ln39_fu_774_p3();
    void thread_sext_ln176_fu_1072_p1();
    void thread_sext_ln33_fu_360_p1();
    void thread_sext_ln36_fu_1063_p1();
    void thread_shl_ln39_1_fu_594_p2();
    void thread_shl_ln39_2_fu_842_p2();
    void thread_shl_ln39_fu_494_p2();
    void thread_shl_ln39_mid1_i_fu_788_p3();
    void thread_shl_ln_i_fu_713_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln33_1_fu_344_p2();
    void thread_sub_ln33_fu_325_p2();
    void thread_sub_ln39_1_fu_754_p2();
    void thread_sub_ln39_2_fu_803_p2();
    void thread_sub_ln39_3_fu_868_p2();
    void thread_sub_ln39_4_fu_826_p2();
    void thread_sub_ln39_5_fu_895_p2();
    void thread_sub_ln39_6_fu_921_p2();
    void thread_sub_ln39_7_fu_940_p2();
    void thread_sub_ln39_8_fu_966_p2();
    void thread_sub_ln39_9_fu_985_p2();
    void thread_sub_ln39_fu_734_p2();
    void thread_tmp_14_fu_307_p1();
    void thread_tmp_15_fu_726_p3();
    void thread_tmp_16_fu_858_p3();
    void thread_tmp_17_fu_885_p3();
    void thread_tmp_18_fu_914_p3();
    void thread_tmp_19_fu_959_p3();
    void thread_tmp_20_fu_452_p3();
    void thread_tmp_28_i_fu_315_p1();
    void thread_tmp_29_i_fu_363_p3();
    void thread_tmp_31_i_fu_740_p4();
    void thread_tmp_32_i_fu_760_p4();
    void thread_tmp_34_i_fu_874_p3();
    void thread_tmp_36_i_fu_901_p4();
    void thread_tmp_39_i_fu_926_p4();
    void thread_tmp_40_i_fu_946_p4();
    void thread_tmp_41_i_fu_971_p4();
    void thread_tmp_42_i_fu_991_p4();
    void thread_tmp_i_fu_330_p4();
    void thread_xor_ln33_fu_510_p2();
    void thread_xor_ln35_fu_553_p2();
    void thread_xor_ln39_fu_608_p2();
    void thread_zext_ln32_cast_i_fu_405_p1();
    void thread_zext_ln33_1_fu_350_p1();
    void thread_zext_ln33_fu_340_p1();
    void thread_zext_ln36_1_fu_655_p1();
    void thread_zext_ln36_fu_500_p1();
    void thread_zext_ln39_1_fu_770_p1();
    void thread_zext_ln39_2_fu_865_p1();
    void thread_zext_ln39_3_fu_881_p1();
    void thread_zext_ln39_4_fu_892_p1();
    void thread_zext_ln39_5_fu_910_p1();
    void thread_zext_ln39_6_fu_936_p1();
    void thread_zext_ln39_7_fu_955_p1();
    void thread_zext_ln39_8_fu_981_p1();
    void thread_zext_ln39_9_fu_1000_p1();
    void thread_zext_ln39_fu_750_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
