#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561f5547d3a0 .scope module, "regfile" "regfile" 2 31;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rs_data";
    .port_info 1 /OUTPUT 32 "rt_data";
    .port_info 2 /INPUT 5 "rs_num";
    .port_info 3 /INPUT 5 "rt_num";
    .port_info 4 /INPUT 5 "rd_num";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "rd_we";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst_b";
    .port_info 9 /INPUT 1 "halted";
v0x561f5551c010_0 .net *"_ivl_0", 31 0, L_0x561f5557d4a0;  1 drivers
v0x561f5551c0b0_0 .net *"_ivl_10", 31 0, L_0x561f5558d700;  1 drivers
v0x561f55521d30_0 .net *"_ivl_12", 6 0, L_0x561f5558d7a0;  1 drivers
L_0x7f79fc1400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f55521dd0_0 .net *"_ivl_15", 1 0, L_0x7f79fc1400f0;  1 drivers
v0x561f555225a0_0 .net *"_ivl_18", 31 0, L_0x561f5558dac0;  1 drivers
L_0x7f79fc140138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f55522640_0 .net *"_ivl_21", 26 0, L_0x7f79fc140138;  1 drivers
L_0x7f79fc140180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f5554bba0_0 .net/2u *"_ivl_22", 31 0, L_0x7f79fc140180;  1 drivers
v0x561f555690c0_0 .net *"_ivl_24", 0 0, L_0x561f5558dc40;  1 drivers
L_0x7f79fc1401c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f55569180_0 .net/2u *"_ivl_26", 31 0, L_0x7f79fc1401c8;  1 drivers
v0x561f55569260_0 .net *"_ivl_28", 31 0, L_0x561f5558dd80;  1 drivers
L_0x7f79fc140018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f55569340_0 .net *"_ivl_3", 26 0, L_0x7f79fc140018;  1 drivers
v0x561f55569420_0 .net *"_ivl_30", 6 0, L_0x561f5558de70;  1 drivers
L_0x7f79fc140210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f55569500_0 .net *"_ivl_33", 1 0, L_0x7f79fc140210;  1 drivers
L_0x7f79fc140060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f555695e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f79fc140060;  1 drivers
v0x561f555696c0_0 .net *"_ivl_6", 0 0, L_0x561f5558d5c0;  1 drivers
L_0x7f79fc1400a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f55569780_0 .net/2u *"_ivl_8", 31 0, L_0x7f79fc1400a8;  1 drivers
o0x7f79fc189318 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f55569860_0 .net "clk", 0 0, o0x7f79fc189318;  0 drivers
v0x561f55569920_0 .var/i "fd", 31 0;
o0x7f79fc189378 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f55569a00_0 .net "halted", 0 0, o0x7f79fc189378;  0 drivers
v0x561f55569ac0_0 .var/i "i", 31 0;
v0x561f55569ba0 .array "mem", 31 0, 31 0;
o0x7f79fc1893d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f55569c60_0 .net "rd_data", 31 0, o0x7f79fc1893d8;  0 drivers
o0x7f79fc189408 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f55569d40_0 .net "rd_num", 4 0, o0x7f79fc189408;  0 drivers
o0x7f79fc189438 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f55569e20_0 .net "rd_we", 0 0, o0x7f79fc189438;  0 drivers
v0x561f55569ee0_0 .net "rs_data", 31 0, L_0x561f5558d930;  1 drivers
o0x7f79fc189498 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f55569fc0_0 .net "rs_num", 4 0, o0x7f79fc189498;  0 drivers
o0x7f79fc1894c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f5556a0a0_0 .net "rst_b", 0 0, o0x7f79fc1894c8;  0 drivers
v0x561f5556a160_0 .net "rt_data", 31 0, L_0x561f5558e000;  1 drivers
o0x7f79fc189528 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f5556a240_0 .net "rt_num", 4 0, o0x7f79fc189528;  0 drivers
E_0x561f554ed8f0 .event edge, v0x561f55569a00_0;
E_0x561f554ed660/0 .event negedge, v0x561f5556a0a0_0;
E_0x561f554ed660/1 .event posedge, v0x561f55569860_0;
E_0x561f554ed660 .event/or E_0x561f554ed660/0, E_0x561f554ed660/1;
L_0x561f5557d4a0 .concat [ 5 27 0 0], o0x7f79fc189498, L_0x7f79fc140018;
L_0x561f5558d5c0 .cmp/eq 32, L_0x561f5557d4a0, L_0x7f79fc140060;
L_0x561f5558d700 .array/port v0x561f55569ba0, L_0x561f5558d7a0;
L_0x561f5558d7a0 .concat [ 5 2 0 0], o0x7f79fc189498, L_0x7f79fc1400f0;
L_0x561f5558d930 .functor MUXZ 32, L_0x561f5558d700, L_0x7f79fc1400a8, L_0x561f5558d5c0, C4<>;
L_0x561f5558dac0 .concat [ 5 27 0 0], o0x7f79fc189528, L_0x7f79fc140138;
L_0x561f5558dc40 .cmp/eq 32, L_0x561f5558dac0, L_0x7f79fc140180;
L_0x561f5558dd80 .array/port v0x561f55569ba0, L_0x561f5558de70;
L_0x561f5558de70 .concat [ 5 2 0 0], o0x7f79fc189528, L_0x7f79fc140210;
L_0x561f5558e000 .functor MUXZ 32, L_0x561f5558dd80, L_0x7f79fc1401c8, L_0x561f5558dc40, C4<>;
S_0x561f555128c0 .scope module, "testbench" "testbench" 3 41;
 .timescale 0 0;
v0x561f5557ca80_0 .net "clk", 0 0, v0x561f5556a5a0_0;  1 drivers
v0x561f5557cb40_0 .net "halted", 0 0, v0x561f55576f10_0;  1 drivers
v0x561f5557cc50_0 .net "inst", 31 0, v0x561f555705c0_0;  1 drivers
v0x561f5557cd40_0 .net "inst_excpt", 0 0, v0x561f55570840_0;  1 drivers
L_0x7f79fc140258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f5557cde0_0 .net "mem_addr", 29 0, L_0x7f79fc140258;  1 drivers
v0x561f5557cf20_0 .net "mem_data_in", 31 0, L_0x561f555210a0;  1 drivers
v0x561f5557d030_0 .net "mem_data_out", 31 0, v0x561f555706a0_0;  1 drivers
v0x561f5557d140_0 .net "mem_excpt", 0 0, v0x561f55570900_0;  1 drivers
L_0x7f79fc1402a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561f5557d230_0 .net "mem_write_en", 3 0, L_0x7f79fc1402a0;  1 drivers
v0x561f5557d2f0_0 .net "pc", 29 0, L_0x561f5558e360;  1 drivers
v0x561f5557d400_0 .var "rst_b", 0 0;
E_0x561f5546af10 .event edge, v0x561f55576f10_0;
S_0x561f55506400 .scope module, "CLK" "clock" 3 53, 3 94 0, S_0x561f555128c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockSignal";
P_0x561f55489540 .param/l "halfPeriod" 0 3 95, +C4<00000000000000000000000000110010>;
P_0x561f55489580 .param/l "start" 0 3 95, +C4<00000000000000000000000000000000>;
v0x561f5556a5a0_0 .var "clockSignal", 0 0;
S_0x561f5547d9c0 .scope module, "Memory" "mips_mem" 3 63, 4 74 0, S_0x561f555128c0;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "addr1";
    .port_info 1 /INPUT 32 "data_in1";
    .port_info 2 /OUTPUT 32 "data_out1";
    .port_info 3 /INPUT 4 "we1";
    .port_info 4 /OUTPUT 1 "excpt1";
    .port_info 5 /INPUT 1 "allow_kernel1";
    .port_info 6 /OUTPUT 1 "kernel1";
    .port_info 7 /INPUT 30 "addr2";
    .port_info 8 /INPUT 32 "data_in2";
    .port_info 9 /OUTPUT 32 "data_out2";
    .port_info 10 /INPUT 4 "we2";
    .port_info 11 /OUTPUT 1 "excpt2";
    .port_info 12 /INPUT 1 "allow_kernel2";
    .port_info 13 /OUTPUT 1 "kernel2";
    .port_info 14 /INPUT 1 "rst_b";
    .port_info 15 /INPUT 1 "clk";
P_0x561f5556a710 .param/l "data_length" 0 4 86, C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x561f5556a750 .param/l "data_start" 0 4 84, C4<00010000000000000000000000000000>;
P_0x561f5556a790 .param/l "data_start_w" 0 4 88, C4<00000100000000000000000000000000>;
P_0x561f5556a7d0 .param/l "data_top" 0 4 87, C4<00000000000000000000000000000000000010000000100000000000000000000>;
P_0x561f5556a810 .param/l "data_top_w" 0 4 89, C4<000000100000001000000000000000000>;
P_0x561f5556a850 .param/l "data_words" 0 4 85, C4<00000000000001000000000000000000>;
P_0x561f5556a890 .param/l "kdata_length" 0 4 110, C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x561f5556a8d0 .param/l "kdata_start" 0 4 108, C4<10010000000000000000000000000000>;
P_0x561f5556a910 .param/l "kdata_start_w" 0 4 112, C4<00100100000000000000000000000000>;
P_0x561f5556a950 .param/l "kdata_top" 0 4 111, C4<00000000000000000000000000000000010010000000100000000000000000000>;
P_0x561f5556a990 .param/l "kdata_top_w" 0 4 113, C4<000100100000001000000000000000000>;
P_0x561f5556a9d0 .param/l "kdata_words" 0 4 109, C4<00000000000001000000000000000000>;
P_0x561f5556aa10 .param/l "ktext_length" 0 4 118, C4<0000000000000000000000000000000000000000000000010000000000000000>;
P_0x561f5556aa50 .param/l "ktext_start" 0 4 116, C4<10000000000000000000000000000000>;
P_0x561f5556aa90 .param/l "ktext_start_w" 0 4 120, C4<00100000000000000000000000000000>;
P_0x561f5556aad0 .param/l "ktext_top" 0 4 119, C4<00000000000000000000000000000000010000000000000010000000000000000>;
P_0x561f5556ab10 .param/l "ktext_top_w" 0 4 121, C4<000100000000000000100000000000000>;
P_0x561f5556ab50 .param/l "ktext_words" 0 4 117, C4<00000000000000000100000000000000>;
P_0x561f5556ab90 .param/l "stack_length" 0 4 102, C4<0000000000000000000000000000000000000000000001000000000000000000>;
P_0x561f5556abd0 .param/l "stack_start" 0 4 103, C4<00000000000000000000000000000000001111111111111000000000000000000>;
P_0x561f5556ac10 .param/l "stack_start_w" 0 4 104, C4<00000000000000000000000000000000000011111111111110000000000000000>;
P_0x561f5556ac50 .param/l "stack_top" 0 4 100, C4<10000000000000000000000000000000>;
P_0x561f5556ac90 .param/l "stack_top_w" 0 4 105, C4<000000000000000000000000000000000000100000000000000000000000000000>;
P_0x561f5556acd0 .param/l "stack_words" 0 4 101, C4<00000000000000010000000000000000>;
P_0x561f5556ad10 .param/l "text_length" 0 4 94, C4<0000000000000000000000000000000000000000000001000000000000000000>;
P_0x561f5556ad50 .param/l "text_start" 0 4 92, C4<00000000010000000000000000000000>;
P_0x561f5556ad90 .param/l "text_start_w" 0 4 96, C4<00000000000100000000000000000000>;
P_0x561f5556add0 .param/l "text_top" 0 4 95, C4<00000000000000000000000000000000000000000010001000000000000000000>;
P_0x561f5556ae10 .param/l "text_top_w" 0 4 97, C4<000000000000100010000000000000000>;
P_0x561f5556ae50 .param/l "text_words" 0 4 93, C4<00000000000000010000000000000000>;
v0x561f5556c1f0_0 .net *"_ivl_1", 0 0, L_0x561f555920b0;  1 drivers
v0x561f5556c2d0_0 .net *"_ivl_101", 0 0, L_0x561f55596a90;  1 drivers
v0x561f5556c3b0_0 .net *"_ivl_103", 0 0, L_0x561f55596b30;  1 drivers
v0x561f5556c470_0 .net *"_ivl_105", 0 0, L_0x561f55596d80;  1 drivers
v0x561f5556c550_0 .net *"_ivl_107", 0 0, L_0x561f55596e20;  1 drivers
v0x561f5556c680_0 .net *"_ivl_109", 0 0, L_0x561f55597080;  1 drivers
v0x561f5556c760_0 .net *"_ivl_11", 0 0, L_0x561f555924b0;  1 drivers
v0x561f5556c840_0 .net *"_ivl_111", 0 0, L_0x561f55597120;  1 drivers
v0x561f5556c920_0 .net *"_ivl_113", 0 0, L_0x561f55597390;  1 drivers
v0x561f5556ca00_0 .net *"_ivl_115", 0 0, L_0x561f55597430;  1 drivers
v0x561f5556cae0_0 .net *"_ivl_117", 0 0, L_0x561f555976b0;  1 drivers
v0x561f5556cbc0_0 .net *"_ivl_119", 0 0, L_0x561f55597750;  1 drivers
v0x561f5556cca0_0 .net *"_ivl_121", 0 0, L_0x561f555979e0;  1 drivers
v0x561f5556cd80_0 .net *"_ivl_123", 0 0, L_0x561f55597a80;  1 drivers
v0x561f5556ce60_0 .net *"_ivl_125", 0 0, L_0x561f55598130;  1 drivers
v0x561f5556cf40_0 .net *"_ivl_127", 0 0, L_0x561f555981d0;  1 drivers
v0x561f5556d020_0 .net *"_ivl_129", 0 0, L_0x561f55598480;  1 drivers
v0x561f5556d100_0 .net *"_ivl_13", 0 0, L_0x561f55592590;  1 drivers
v0x561f5556d1e0_0 .net *"_ivl_15", 0 0, L_0x561f55592630;  1 drivers
v0x561f5556d2c0_0 .net *"_ivl_17", 0 0, L_0x561f55592860;  1 drivers
v0x561f5556d3a0_0 .net *"_ivl_19", 0 0, L_0x561f55592930;  1 drivers
v0x561f5556d480_0 .net *"_ivl_21", 0 0, L_0x561f55592a60;  1 drivers
v0x561f5556d560_0 .net *"_ivl_23", 0 0, L_0x561f55592b30;  1 drivers
v0x561f5556d640_0 .net *"_ivl_25", 0 0, L_0x561f55592c70;  1 drivers
v0x561f5556d720_0 .net *"_ivl_27", 0 0, L_0x561f55592d40;  1 drivers
v0x561f5556d800_0 .net *"_ivl_29", 0 0, L_0x561f55592e90;  1 drivers
v0x561f5556d8e0_0 .net *"_ivl_3", 0 0, L_0x561f55592150;  1 drivers
v0x561f5556d9c0_0 .net *"_ivl_31", 0 0, L_0x561f55592f60;  1 drivers
v0x561f5556daa0_0 .net *"_ivl_33", 0 0, L_0x561f555932d0;  1 drivers
v0x561f5556db80_0 .net *"_ivl_35", 0 0, L_0x561f555933a0;  1 drivers
v0x561f5556dc60_0 .net *"_ivl_37", 0 0, L_0x561f55593510;  1 drivers
v0x561f5556dd40_0 .net *"_ivl_39", 0 0, L_0x561f555935e0;  1 drivers
v0x561f5556de20_0 .net *"_ivl_41", 0 0, L_0x561f55593470;  1 drivers
v0x561f5556e110_0 .net *"_ivl_43", 0 0, L_0x561f55593790;  1 drivers
v0x561f5556e1f0_0 .net *"_ivl_45", 0 0, L_0x561f55593920;  1 drivers
v0x561f5556e2d0_0 .net *"_ivl_47", 0 0, L_0x561f555939f0;  1 drivers
v0x561f5556e3b0_0 .net *"_ivl_49", 0 0, L_0x561f55593b90;  1 drivers
v0x561f5556e490_0 .net *"_ivl_5", 0 0, L_0x561f55592240;  1 drivers
v0x561f5556e570_0 .net *"_ivl_51", 0 0, L_0x561f55593c60;  1 drivers
v0x561f5556e650_0 .net *"_ivl_53", 0 0, L_0x561f55593e10;  1 drivers
v0x561f5556e730_0 .net *"_ivl_55", 0 0, L_0x561f55593ee0;  1 drivers
v0x561f5556e810_0 .net *"_ivl_57", 0 0, L_0x561f555940a0;  1 drivers
v0x561f5556e8f0_0 .net *"_ivl_59", 0 0, L_0x561f55594170;  1 drivers
v0x561f5556e9d0_0 .net *"_ivl_61", 0 0, L_0x561f55594340;  1 drivers
v0x561f5556eab0_0 .net *"_ivl_63", 0 0, L_0x561f55594410;  1 drivers
v0x561f5556eb90_0 .net *"_ivl_67", 0 0, L_0x561f55595430;  1 drivers
v0x561f5556ec70_0 .net *"_ivl_69", 0 0, L_0x561f555955f0;  1 drivers
v0x561f5556ed50_0 .net *"_ivl_7", 0 0, L_0x561f555922e0;  1 drivers
v0x561f5556ee30_0 .net *"_ivl_71", 0 0, L_0x561f55595690;  1 drivers
v0x561f5556ef10_0 .net *"_ivl_73", 0 0, L_0x561f555954d0;  1 drivers
v0x561f5556eff0_0 .net *"_ivl_75", 0 0, L_0x561f55595860;  1 drivers
v0x561f5556f0d0_0 .net *"_ivl_77", 0 0, L_0x561f55595a40;  1 drivers
v0x561f5556f1b0_0 .net *"_ivl_79", 0 0, L_0x561f55595ae0;  1 drivers
v0x561f5556f290_0 .net *"_ivl_81", 0 0, L_0x561f55595cd0;  1 drivers
v0x561f5556f370_0 .net *"_ivl_83", 0 0, L_0x561f55595d70;  1 drivers
v0x561f5556f450_0 .net *"_ivl_85", 0 0, L_0x561f55595f70;  1 drivers
v0x561f5556f530_0 .net *"_ivl_87", 0 0, L_0x561f55596010;  1 drivers
v0x561f5556f610_0 .net *"_ivl_89", 0 0, L_0x561f55596220;  1 drivers
v0x561f5556f6f0_0 .net *"_ivl_9", 0 0, L_0x561f55592410;  1 drivers
v0x561f5556f7d0_0 .net *"_ivl_91", 0 0, L_0x561f555962c0;  1 drivers
v0x561f5556f8b0_0 .net *"_ivl_93", 0 0, L_0x561f555964e0;  1 drivers
v0x561f5556f990_0 .net *"_ivl_95", 0 0, L_0x561f55596580;  1 drivers
v0x561f5556fa70_0 .net *"_ivl_97", 0 0, L_0x561f555967b0;  1 drivers
v0x561f5556fb50_0 .net *"_ivl_99", 0 0, L_0x561f55596850;  1 drivers
v0x561f5556fc30_0 .net "addr1", 29 0, L_0x561f5558e360;  alias, 1 drivers
v0x561f55570120_0 .net "addr2", 29 0, L_0x7f79fc140258;  alias, 1 drivers
L_0x7f79fc1407f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f55570200_0 .net "allow_kernel1", 0 0, L_0x7f79fc1407f8;  1 drivers
L_0x7f79fc140840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f555702c0_0 .net "allow_kernel2", 0 0, L_0x7f79fc140840;  1 drivers
v0x561f55570380_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
o0x7f79fc18a458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f55570420_0 .net "data_in1", 31 0, o0x7f79fc18a458;  0 drivers
v0x561f555704e0_0 .net "data_in2", 31 0, L_0x561f555210a0;  alias, 1 drivers
v0x561f555705c0_0 .var "data_out1", 31 0;
v0x561f555706a0_0 .var "data_out2", 31 0;
v0x561f55570780 .array "data_seg", 262144 0, 31 0;
v0x561f55570840_0 .var "excpt1", 0 0;
v0x561f55570900_0 .var "excpt2", 0 0;
v0x561f555709c0_0 .var/i "i", 31 0;
v0x561f55570aa0 .array "kdata_seg", 262144 0, 31 0;
v0x561f55570b60_0 .var "kernel1", 0 0;
v0x561f55570c20_0 .var "kernel2", 0 0;
v0x561f55570ce0 .array "ktext_seg", 16384 0, 31 0;
v0x561f55570da0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  1 drivers
v0x561f55570e60 .array "stack_seg", 65536 0, 31 0;
v0x561f55570f20 .array "text_seg", 65536 0, 31 0;
L_0x7f79fc1407b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561f55570fe0_0 .net "we1", 0 3, L_0x7f79fc1407b0;  1 drivers
v0x561f555710c0_0 .net "we2", 0 3, L_0x7f79fc1402a0;  alias, 1 drivers
v0x561f555711a0_0 .net "write_mask1", 31 0, L_0x561f55594a00;  1 drivers
v0x561f55571280_0 .net "write_mask2", 31 0, L_0x561f55598520;  1 drivers
E_0x561f55557bd0 .event posedge, v0x561f5556a5a0_0;
E_0x561f55557de0 .event edge, v0x561f55571280_0, v0x561f555704e0_0, v0x561f55570120_0, v0x561f55570da0_0;
E_0x561f55557e20 .event edge, v0x561f555711a0_0, v0x561f55570420_0, v0x561f5556fc30_0, v0x561f55570da0_0;
E_0x561f5556c0a0 .event edge, v0x561f55570da0_0;
E_0x561f5556c130 .event "port_write2";
E_0x561f5556c170 .event "port_write1";
L_0x561f555920b0 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592150 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592240 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f555922e0 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592410 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f555924b0 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592590 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592630 .part L_0x7f79fc1407b0, 0, 1;
L_0x561f55592860 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592930 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592a60 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592b30 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592c70 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592d40 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592e90 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f55592f60 .part L_0x7f79fc1407b0, 1, 1;
L_0x561f555932d0 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f555933a0 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f55593510 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f555935e0 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f55593470 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f55593790 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f55593920 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f555939f0 .part L_0x7f79fc1407b0, 2, 1;
L_0x561f55593b90 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55593c60 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55593e10 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55593ee0 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f555940a0 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55594170 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55594340 .part L_0x7f79fc1407b0, 3, 1;
L_0x561f55594410 .part L_0x7f79fc1407b0, 3, 1;
LS_0x561f55594a00_0_0 .concat [ 1 1 1 1], L_0x561f55594410, L_0x561f55594340, L_0x561f55594170, L_0x561f555940a0;
LS_0x561f55594a00_0_4 .concat [ 1 1 1 1], L_0x561f55593ee0, L_0x561f55593e10, L_0x561f55593c60, L_0x561f55593b90;
LS_0x561f55594a00_0_8 .concat [ 1 1 1 1], L_0x561f555939f0, L_0x561f55593920, L_0x561f55593790, L_0x561f55593470;
LS_0x561f55594a00_0_12 .concat [ 1 1 1 1], L_0x561f555935e0, L_0x561f55593510, L_0x561f555933a0, L_0x561f555932d0;
LS_0x561f55594a00_0_16 .concat [ 1 1 1 1], L_0x561f55592f60, L_0x561f55592e90, L_0x561f55592d40, L_0x561f55592c70;
LS_0x561f55594a00_0_20 .concat [ 1 1 1 1], L_0x561f55592b30, L_0x561f55592a60, L_0x561f55592930, L_0x561f55592860;
LS_0x561f55594a00_0_24 .concat [ 1 1 1 1], L_0x561f55592630, L_0x561f55592590, L_0x561f555924b0, L_0x561f55592410;
LS_0x561f55594a00_0_28 .concat [ 1 1 1 1], L_0x561f555922e0, L_0x561f55592240, L_0x561f55592150, L_0x561f555920b0;
LS_0x561f55594a00_1_0 .concat [ 4 4 4 4], LS_0x561f55594a00_0_0, LS_0x561f55594a00_0_4, LS_0x561f55594a00_0_8, LS_0x561f55594a00_0_12;
LS_0x561f55594a00_1_4 .concat [ 4 4 4 4], LS_0x561f55594a00_0_16, LS_0x561f55594a00_0_20, LS_0x561f55594a00_0_24, LS_0x561f55594a00_0_28;
L_0x561f55594a00 .concat [ 16 16 0 0], LS_0x561f55594a00_1_0, LS_0x561f55594a00_1_4;
L_0x561f55595430 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f555955f0 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595690 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f555954d0 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595860 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595a40 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595ae0 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595cd0 .part L_0x7f79fc1402a0, 0, 1;
L_0x561f55595d70 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f55595f70 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f55596010 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f55596220 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f555962c0 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f555964e0 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f55596580 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f555967b0 .part L_0x7f79fc1402a0, 1, 1;
L_0x561f55596850 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55596a90 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55596b30 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55596d80 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55596e20 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55597080 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55597120 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55597390 .part L_0x7f79fc1402a0, 2, 1;
L_0x561f55597430 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f555976b0 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f55597750 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f555979e0 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f55597a80 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f55598130 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f555981d0 .part L_0x7f79fc1402a0, 3, 1;
L_0x561f55598480 .part L_0x7f79fc1402a0, 3, 1;
LS_0x561f55598520_0_0 .concat [ 1 1 1 1], L_0x561f55598480, L_0x561f555981d0, L_0x561f55598130, L_0x561f55597a80;
LS_0x561f55598520_0_4 .concat [ 1 1 1 1], L_0x561f555979e0, L_0x561f55597750, L_0x561f555976b0, L_0x561f55597430;
LS_0x561f55598520_0_8 .concat [ 1 1 1 1], L_0x561f55597390, L_0x561f55597120, L_0x561f55597080, L_0x561f55596e20;
LS_0x561f55598520_0_12 .concat [ 1 1 1 1], L_0x561f55596d80, L_0x561f55596b30, L_0x561f55596a90, L_0x561f55596850;
LS_0x561f55598520_0_16 .concat [ 1 1 1 1], L_0x561f555967b0, L_0x561f55596580, L_0x561f555964e0, L_0x561f555962c0;
LS_0x561f55598520_0_20 .concat [ 1 1 1 1], L_0x561f55596220, L_0x561f55596010, L_0x561f55595f70, L_0x561f55595d70;
LS_0x561f55598520_0_24 .concat [ 1 1 1 1], L_0x561f55595cd0, L_0x561f55595ae0, L_0x561f55595a40, L_0x561f55595860;
LS_0x561f55598520_0_28 .concat [ 1 1 1 1], L_0x561f555954d0, L_0x561f55595690, L_0x561f555955f0, L_0x561f55595430;
LS_0x561f55598520_1_0 .concat [ 4 4 4 4], LS_0x561f55598520_0_0, LS_0x561f55598520_0_4, LS_0x561f55598520_0_8, LS_0x561f55598520_0_12;
LS_0x561f55598520_1_4 .concat [ 4 4 4 4], LS_0x561f55598520_0_16, LS_0x561f55598520_0_20, LS_0x561f55598520_0_24, LS_0x561f55598520_0_28;
L_0x561f55598520 .concat [ 16 16 0 0], LS_0x561f55598520_1_0, LS_0x561f55598520_1_4;
S_0x561f55571560 .scope module, "core" "mips_core" 3 56, 5 63 0, S_0x561f555128c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 30 "inst_addr";
    .port_info 1 /OUTPUT 30 "mem_addr";
    .port_info 2 /OUTPUT 32 "mem_data_in";
    .port_info 3 /OUTPUT 4 "mem_write_en";
    .port_info 4 /OUTPUT 1 "halted";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "inst_excpt";
    .port_info 7 /INPUT 1 "mem_excpt";
    .port_info 8 /INPUT 32 "inst";
    .port_info 9 /INPUT 32 "mem_data_out";
    .port_info 10 /INPUT 1 "rst_b";
P_0x561f55571720 .param/l "text_start" 0 5 70, C4<00000000010000000000000000000000>;
L_0x561f555210a0 .functor BUFZ 32, v0x561f555706a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f5551bef0 .functor NOT 1, L_0x561f55591e70, C4<0>, C4<0>, C4<0>;
L_0x561f55521c10 .functor NOT 1, L_0x561f55591e70, C4<0>, C4<0>, C4<0>;
L_0x561f55591e70 .functor OR 1, L_0x561f55522480, L_0x561f55591d10, C4<0>, C4<0>;
v0x561f55579620_0 .net *"_ivl_31", 0 0, L_0x561f5558eba0;  1 drivers
v0x561f55579720_0 .net *"_ivl_32", 13 0, L_0x561f5558ec70;  1 drivers
L_0x7f79fc140330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f55579800_0 .net/2u *"_ivl_34", 1 0, L_0x7f79fc140330;  1 drivers
v0x561f555798c0_0 .net *"_ivl_39", 0 0, L_0x561f5558f0b0;  1 drivers
v0x561f555799a0_0 .net *"_ivl_40", 15 0, L_0x561f5558f1d0;  1 drivers
L_0x7f79fc140378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f55579a80_0 .net/2u *"_ivl_46", 15 0, L_0x7f79fc140378;  1 drivers
v0x561f55579b60_0 .net *"_ivl_51", 0 0, L_0x561f5558fac0;  1 drivers
v0x561f55579c40_0 .net *"_ivl_52", 15 0, L_0x561f5558fb60;  1 drivers
v0x561f55579d20_0 .net *"_ivl_67", 1 0, L_0x561f555915c0;  1 drivers
L_0x7f79fc140498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f55579e00_0 .net/2u *"_ivl_68", 1 0, L_0x7f79fc140498;  1 drivers
v0x561f55579ee0_0 .net *"_ivl_70", 0 0, L_0x561f55591730;  1 drivers
L_0x7f79fc1404e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f55579fa0_0 .net/2u *"_ivl_72", 0 0, L_0x7f79fc1404e0;  1 drivers
L_0x7f79fc140528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f5557a080_0 .net/2u *"_ivl_74", 0 0, L_0x7f79fc140528;  1 drivers
L_0x7f79fc140720 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f5557a160_0 .net/2u *"_ivl_90", 24 0, L_0x7f79fc140720;  1 drivers
L_0x7f79fc140768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f5557a240_0 .net/2u *"_ivl_92", 1 0, L_0x7f79fc140768;  1 drivers
v0x561f5557a320_0 .net "alu__out", 31 0, L_0x561f555903d0;  1 drivers
v0x561f5557a3e0_0 .net "alu__sel", 3 0, v0x561f55573ab0_0;  1 drivers
v0x561f5557a5b0_0 .net "bad_v_addr", 31 0, v0x561f55572c40_0;  1 drivers
v0x561f5557a670_0 .net "cause", 31 0, v0x561f555734b0_0;  1 drivers
v0x561f5557a710_0 .net "cause_code", 4 0, v0x561f55576080_0;  1 drivers
v0x561f5557a7b0_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f5557a850_0 .net "ctrl_RI", 0 0, v0x561f55573b90_0;  1 drivers
v0x561f5557a940_0 .net "ctrl_Sys", 0 0, v0x561f55573c30_0;  1 drivers
v0x561f5557aa30_0 .net "ctrl_we", 0 0, v0x561f55573cd0_0;  1 drivers
v0x561f5557aad0_0 .net "dcd_bczft", 0 0, L_0x561f5558e870;  1 drivers
v0x561f5557ab70_0 .net "dcd_code", 19 0, L_0x561f55590070;  1 drivers
v0x561f5557ac30_0 .net "dcd_e_imm", 31 0, L_0x561f5558f8b0;  1 drivers
v0x561f5557ad10_0 .net "dcd_funct1", 4 0, L_0x561f5558e910;  1 drivers
v0x561f5557adf0_0 .net "dcd_funct2", 5 0, L_0x561f5558ea00;  1 drivers
v0x561f5557aeb0_0 .net "dcd_imm", 15 0, L_0x561f5558f7e0;  1 drivers
v0x561f5557af70_0 .net "dcd_offset", 15 0, L_0x561f5558eaa0;  1 drivers
v0x561f5557b050_0 .net "dcd_op", 5 0, L_0x561f5558e400;  1 drivers
v0x561f5557b140_0 .net "dcd_rd", 4 0, L_0x561f5558e6f0;  1 drivers
v0x561f5557b200_0 .net "dcd_rs", 4 0, L_0x561f5558e4f0;  1 drivers
v0x561f5557b2e0_0 .net "dcd_rt", 4 0, L_0x561f5558e620;  1 drivers
v0x561f5557b3c0_0 .net "dcd_se_imm", 31 0, L_0x561f5558fa20;  1 drivers
v0x561f5557b4d0_0 .net "dcd_se_mem_offset", 31 0, L_0x561f5558f6b0;  1 drivers
v0x561f5557b5b0_0 .net "dcd_se_offset", 31 0, L_0x561f5558ef60;  1 drivers
v0x561f5557b690_0 .net "dcd_shamt", 4 0, L_0x561f5558e790;  1 drivers
v0x561f5557b770_0 .net "dcd_target", 25 0, L_0x561f5558ff10;  1 drivers
v0x561f5557b850_0 .net "epc", 31 0, v0x561f55574760_0;  1 drivers
v0x561f5557b910_0 .net "exception_halt", 0 0, L_0x561f55522480;  1 drivers
v0x561f5557b9e0_0 .net "halted", 0 0, v0x561f55576f10_0;  alias, 1 drivers
v0x561f5557bab0_0 .net "inst", 31 0, v0x561f555705c0_0;  alias, 1 drivers
v0x561f5557bb80_0 .net "inst_addr", 29 0, L_0x561f5558e360;  alias, 1 drivers
v0x561f5557bc50_0 .net "inst_excpt", 0 0, v0x561f55570840_0;  alias, 1 drivers
v0x561f5557bd40_0 .net "internal_halt", 0 0, L_0x561f55591e70;  1 drivers
v0x561f5557bde0_0 .net "load_bva", 0 0, L_0x561f55591200;  1 drivers
v0x561f5557bed0_0 .net "load_bva_sel", 0 0, L_0x561f555913c0;  1 drivers
v0x561f5557bf70_0 .net "load_ex_regs", 0 0, L_0x561f55590d30;  1 drivers
v0x561f5557c010_0 .net "mem_addr", 29 0, L_0x7f79fc140258;  alias, 1 drivers
v0x561f5557c0e0_0 .net "mem_data_in", 31 0, L_0x561f555210a0;  alias, 1 drivers
v0x561f5557c1b0_0 .net "mem_data_out", 31 0, v0x561f555706a0_0;  alias, 1 drivers
v0x561f5557c280_0 .net "mem_excpt", 0 0, v0x561f55570900_0;  alias, 1 drivers
v0x561f5557c350_0 .net "mem_write_en", 3 0, L_0x7f79fc1402a0;  alias, 1 drivers
v0x561f5557c420_0 .net "nextnextpc", 31 0, L_0x561f5558e230;  1 drivers
v0x561f5557c510_0 .net "nextpc", 31 0, v0x561f55578800_0;  1 drivers
v0x561f5557c5b0_0 .net "pc", 31 0, v0x561f55577ea0_0;  1 drivers
L_0x7f79fc140648 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x561f5557c650_0 .net "r_v0", 31 0, L_0x7f79fc140648;  1 drivers
o0x7f79fc18aa58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f5557c6f0_0 .net "rs_data", 31 0, o0x7f79fc18aa58;  0 drivers
v0x561f5557c7e0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
v0x561f5557c880_0 .net "syscall_halt", 0 0, L_0x561f55591d10;  1 drivers
L_0x561f5558e360 .part v0x561f55577ea0_0, 2, 30;
L_0x561f5558e400 .part v0x561f555705c0_0, 26, 6;
L_0x561f5558e4f0 .part v0x561f555705c0_0, 21, 5;
L_0x561f5558e620 .part v0x561f555705c0_0, 16, 5;
L_0x561f5558e6f0 .part v0x561f555705c0_0, 11, 5;
L_0x561f5558e790 .part v0x561f555705c0_0, 6, 5;
L_0x561f5558e870 .part v0x561f555705c0_0, 16, 1;
L_0x561f5558e910 .part v0x561f555705c0_0, 0, 5;
L_0x561f5558ea00 .part v0x561f555705c0_0, 0, 6;
L_0x561f5558eaa0 .part v0x561f555705c0_0, 0, 16;
L_0x561f5558eba0 .part L_0x561f5558eaa0, 15, 1;
LS_0x561f5558ec70_0_0 .concat [ 1 1 1 1], L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0;
LS_0x561f5558ec70_0_4 .concat [ 1 1 1 1], L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0;
LS_0x561f5558ec70_0_8 .concat [ 1 1 1 1], L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0, L_0x561f5558eba0;
LS_0x561f5558ec70_0_12 .concat [ 1 1 0 0], L_0x561f5558eba0, L_0x561f5558eba0;
L_0x561f5558ec70 .concat [ 4 4 4 2], LS_0x561f5558ec70_0_0, LS_0x561f5558ec70_0_4, LS_0x561f5558ec70_0_8, LS_0x561f5558ec70_0_12;
L_0x561f5558ef60 .concat [ 2 16 14 0], L_0x7f79fc140330, L_0x561f5558eaa0, L_0x561f5558ec70;
L_0x561f5558f0b0 .part L_0x561f5558eaa0, 15, 1;
LS_0x561f5558f1d0_0_0 .concat [ 1 1 1 1], L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0;
LS_0x561f5558f1d0_0_4 .concat [ 1 1 1 1], L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0;
LS_0x561f5558f1d0_0_8 .concat [ 1 1 1 1], L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0;
LS_0x561f5558f1d0_0_12 .concat [ 1 1 1 1], L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0, L_0x561f5558f0b0;
L_0x561f5558f1d0 .concat [ 4 4 4 4], LS_0x561f5558f1d0_0_0, LS_0x561f5558f1d0_0_4, LS_0x561f5558f1d0_0_8, LS_0x561f5558f1d0_0_12;
L_0x561f5558f6b0 .concat [ 16 16 0 0], L_0x561f5558eaa0, L_0x561f5558f1d0;
L_0x561f5558f7e0 .part v0x561f555705c0_0, 0, 16;
L_0x561f5558f8b0 .concat [ 16 16 0 0], L_0x561f5558f7e0, L_0x7f79fc140378;
L_0x561f5558fac0 .part L_0x561f5558f7e0, 15, 1;
LS_0x561f5558fb60_0_0 .concat [ 1 1 1 1], L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0;
LS_0x561f5558fb60_0_4 .concat [ 1 1 1 1], L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0;
LS_0x561f5558fb60_0_8 .concat [ 1 1 1 1], L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0;
LS_0x561f5558fb60_0_12 .concat [ 1 1 1 1], L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0, L_0x561f5558fac0;
L_0x561f5558fb60 .concat [ 4 4 4 4], LS_0x561f5558fb60_0_0, LS_0x561f5558fb60_0_4, LS_0x561f5558fb60_0_8, LS_0x561f5558fb60_0_12;
L_0x561f5558fa20 .concat [ 16 16 0 0], L_0x561f5558f7e0, L_0x561f5558fb60;
L_0x561f5558ff10 .part v0x561f555705c0_0, 0, 26;
L_0x561f55590070 .part v0x561f555705c0_0, 6, 20;
L_0x561f555915c0 .part v0x561f55577ea0_0, 0, 2;
L_0x561f55591730 .cmp/ne 2, L_0x561f555915c0, L_0x7f79fc140498;
L_0x561f55591870 .functor MUXZ 1, L_0x7f79fc140528, L_0x7f79fc1404e0, L_0x561f55591730, C4<>;
L_0x561f55591f70 .concat [ 2 5 25 0], L_0x7f79fc140768, v0x561f55576080_0, L_0x7f79fc140720;
S_0x561f555717f0 .scope module, "ALU" "mips_ALU" 5 184, 5 229 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu__out";
    .port_info 1 /INPUT 32 "alu__op1";
    .port_info 2 /INPUT 32 "alu__op2";
    .port_info 3 /INPUT 4 "alu__sel";
v0x561f55572250_0 .net "alu__op1", 31 0, o0x7f79fc18aa58;  alias, 0 drivers
v0x561f55572330_0 .net "alu__op2", 31 0, L_0x561f5558fa20;  alias, 1 drivers
v0x561f55572400_0 .net "alu__out", 31 0, L_0x561f555903d0;  alias, 1 drivers
v0x561f55572500_0 .net "alu__sel", 3 0, v0x561f55573ab0_0;  alias, 1 drivers
L_0x561f555904a0 .part v0x561f55573ab0_0, 0, 1;
S_0x561f55571a00 .scope module, "AdderUnit" "adder" 5 235, 5 276 0, S_0x561f555717f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 1 "sub";
v0x561f55571c30_0 .net *"_ivl_0", 31 0, L_0x561f55590110;  1 drivers
v0x561f55571d30_0 .net *"_ivl_2", 31 0, L_0x561f55590270;  1 drivers
v0x561f55571e10_0 .net "in1", 31 0, o0x7f79fc18aa58;  alias, 0 drivers
v0x561f55571f00_0 .net "in2", 31 0, L_0x561f5558fa20;  alias, 1 drivers
v0x561f55571fe0_0 .net "out", 31 0, L_0x561f555903d0;  alias, 1 drivers
v0x561f55572110_0 .net "sub", 0 0, L_0x561f555904a0;  1 drivers
L_0x561f55590110 .arith/sub 32, o0x7f79fc18aa58, L_0x561f5558fa20;
L_0x561f55590270 .arith/sum 32, o0x7f79fc18aa58, L_0x561f5558fa20;
L_0x561f555903d0 .functor MUXZ 32, L_0x561f55590270, L_0x561f55590110, L_0x561f555904a0, C4<>;
S_0x561f55572650 .scope module, "BadVAddrReg" "register" 5 216, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f55448590 .param/l "reset_value" 0 5 252, +C4<00000000000000000000000000000000>;
P_0x561f554485d0 .param/l "width" 0 5 251, +C4<00000000000000000000000000100000>;
v0x561f555729b0_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55572ac0_0 .net "d", 31 0, v0x561f55577ea0_0;  alias, 1 drivers
v0x561f55572ba0_0 .net "enable", 0 0, L_0x561f55591200;  alias, 1 drivers
v0x561f55572c40_0 .var "q", 31 0;
v0x561f55572d20_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
E_0x561f55572950/0 .event negedge, v0x561f55570da0_0;
E_0x561f55572950/1 .event posedge, v0x561f5556a5a0_0;
E_0x561f55572950 .event/or E_0x561f55572950/0, E_0x561f55572950/1;
S_0x561f55572ec0 .scope module, "CauseReg" "register" 5 213, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f55556440 .param/l "reset_value" 0 5 252, +C4<00000000000000000000000000000000>;
P_0x561f55556480 .param/l "width" 0 5 251, +C4<00000000000000000000000000100000>;
v0x561f55573260_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55573300_0 .net "d", 31 0, L_0x561f55591f70;  1 drivers
v0x561f555733e0_0 .net "enable", 0 0, L_0x561f55590d30;  alias, 1 drivers
v0x561f555734b0_0 .var "q", 31 0;
v0x561f55573590_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
S_0x561f55573770 .scope module, "Decoder" "mips_decode" 5 155, 6 54 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ctrl_we";
    .port_info 1 /OUTPUT 1 "ctrl_Sys";
    .port_info 2 /OUTPUT 1 "ctrl_RI";
    .port_info 3 /OUTPUT 4 "alu__sel";
    .port_info 4 /INPUT 6 "dcd_op";
    .port_info 5 /INPUT 6 "dcd_funct2";
v0x561f55573ab0_0 .var "alu__sel", 3 0;
v0x561f55573b90_0 .var "ctrl_RI", 0 0;
v0x561f55573c30_0 .var "ctrl_Sys", 0 0;
v0x561f55573cd0_0 .var "ctrl_we", 0 0;
v0x561f55573d90_0 .net "dcd_funct2", 5 0, L_0x561f5558ea00;  alias, 1 drivers
v0x561f55573ec0_0 .net "dcd_op", 5 0, L_0x561f5558e400;  alias, 1 drivers
E_0x561f55573a30 .event edge, v0x561f55573ec0_0, v0x561f55573d90_0;
S_0x561f555740a0 .scope module, "EPCReg" "register" 5 212, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f555730f0 .param/l "reset_value" 0 5 252, +C4<00000000000000000000000000000000>;
P_0x561f55573130 .param/l "width" 0 5 251, +C4<00000000000000000000000000100000>;
v0x561f555744b0_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55574570_0 .net "d", 31 0, v0x561f55577ea0_0;  alias, 1 drivers
v0x561f55574660_0 .net "enable", 0 0, L_0x561f55590d30;  alias, 1 drivers
v0x561f55574760_0 .var "q", 31 0;
v0x561f55574800_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
S_0x561f55574920 .scope module, "EU" "exception_unit" 5 190, 7 40 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "exception_halt";
    .port_info 1 /OUTPUT 1 "load_ex_regs";
    .port_info 2 /OUTPUT 1 "load_bva";
    .port_info 3 /OUTPUT 5 "cause";
    .port_info 4 /OUTPUT 1 "load_bva_sel";
    .port_info 5 /INPUT 32 "pc";
    .port_info 6 /INPUT 1 "IBE";
    .port_info 7 /INPUT 1 "DBE";
    .port_info 8 /INPUT 1 "RI";
    .port_info 9 /INPUT 1 "Ov";
    .port_info 10 /INPUT 1 "BP";
    .port_info 11 /INPUT 1 "AdEL_inst";
    .port_info 12 /INPUT 1 "AdEL_data";
    .port_info 13 /INPUT 1 "AdES";
    .port_info 14 /INPUT 1 "CpU";
    .port_info 15 /INPUT 1 "clk";
    .port_info 16 /INPUT 1 "rst_b";
L_0x561f5558eef0 .functor OR 1, L_0x561f55591870, v0x561f55570840_0, C4<0>, C4<0>;
L_0x561f55522480 .functor AND 1, v0x561f5557d400_0, L_0x561f5558eef0, C4<1>, C4<1>;
L_0x7f79fc1403c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f5554ba40 .functor OR 1, v0x561f55570840_0, L_0x7f79fc1403c0, C4<0>, C4<0>;
L_0x561f55590620 .functor OR 1, L_0x561f5554ba40, v0x561f55573b90_0, C4<0>, C4<0>;
L_0x7f79fc140408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f55590710 .functor OR 1, L_0x561f55590620, L_0x7f79fc140408, C4<0>, C4<0>;
L_0x7f79fc140450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f555907d0 .functor OR 1, L_0x561f55590710, L_0x7f79fc140450, C4<0>, C4<0>;
L_0x561f55590900 .functor OR 1, L_0x561f555907d0, L_0x561f55591870, C4<0>, C4<0>;
L_0x7f79fc140570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f55590a10 .functor OR 1, L_0x561f55590900, L_0x7f79fc140570, C4<0>, C4<0>;
L_0x7f79fc1405b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f55590b20 .functor OR 1, L_0x561f55590a10, L_0x7f79fc1405b8, C4<0>, C4<0>;
L_0x7f79fc140600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561f55590be0 .functor OR 1, L_0x561f55590b20, L_0x7f79fc140600, C4<0>, C4<0>;
L_0x561f55590d30 .functor AND 1, v0x561f5557d400_0, L_0x561f55590be0, C4<1>, C4<1>;
L_0x561f55590e30 .functor OR 1, L_0x561f55591870, L_0x7f79fc140570, C4<0>, C4<0>;
L_0x561f55590f10 .functor OR 1, L_0x561f55590e30, L_0x7f79fc1405b8, C4<0>, C4<0>;
L_0x561f55591020 .functor OR 1, L_0x561f55590f10, v0x561f55570840_0, C4<0>, C4<0>;
L_0x561f55590ea0 .functor OR 1, L_0x561f55591020, L_0x7f79fc1403c0, C4<0>, C4<0>;
L_0x561f55591200 .functor AND 1, v0x561f5557d400_0, L_0x561f55590ea0, C4<1>, C4<1>;
L_0x561f55591350 .functor OR 1, L_0x7f79fc140570, L_0x7f79fc1405b8, C4<0>, C4<0>;
L_0x561f555913c0 .functor OR 1, L_0x561f55591350, L_0x7f79fc1403c0, C4<0>, C4<0>;
v0x561f55574da0_0 .net "AdEL_data", 0 0, L_0x7f79fc140570;  1 drivers
v0x561f55574e80_0 .net "AdEL_inst", 0 0, L_0x561f55591870;  1 drivers
v0x561f55574f40_0 .net "AdES", 0 0, L_0x7f79fc1405b8;  1 drivers
v0x561f55574fe0_0 .net "BP", 0 0, L_0x7f79fc140450;  1 drivers
v0x561f555750a0_0 .net "CpU", 0 0, L_0x7f79fc140600;  1 drivers
v0x561f555751b0_0 .net "DBE", 0 0, L_0x7f79fc1403c0;  1 drivers
v0x561f55575270_0 .net "IBE", 0 0, v0x561f55570840_0;  alias, 1 drivers
v0x561f55575310_0 .net "Ov", 0 0, L_0x7f79fc140408;  1 drivers
v0x561f555753b0_0 .net "RI", 0 0, v0x561f55573b90_0;  alias, 1 drivers
v0x561f55575510_0 .net *"_ivl_1", 0 0, L_0x561f5558eef0;  1 drivers
v0x561f555755b0_0 .net *"_ivl_11", 0 0, L_0x561f555907d0;  1 drivers
v0x561f55575670_0 .net *"_ivl_13", 0 0, L_0x561f55590900;  1 drivers
v0x561f55575730_0 .net *"_ivl_15", 0 0, L_0x561f55590a10;  1 drivers
v0x561f555757f0_0 .net *"_ivl_17", 0 0, L_0x561f55590b20;  1 drivers
v0x561f555758b0_0 .net *"_ivl_19", 0 0, L_0x561f55590be0;  1 drivers
v0x561f55575970_0 .net *"_ivl_23", 0 0, L_0x561f55590e30;  1 drivers
v0x561f55575a30_0 .net *"_ivl_25", 0 0, L_0x561f55590f10;  1 drivers
v0x561f55575c00_0 .net *"_ivl_27", 0 0, L_0x561f55591020;  1 drivers
v0x561f55575cc0_0 .net *"_ivl_29", 0 0, L_0x561f55590ea0;  1 drivers
v0x561f55575d80_0 .net *"_ivl_33", 0 0, L_0x561f55591350;  1 drivers
v0x561f55575e40_0 .net *"_ivl_5", 0 0, L_0x561f5554ba40;  1 drivers
v0x561f55575f00_0 .net *"_ivl_7", 0 0, L_0x561f55590620;  1 drivers
v0x561f55575fc0_0 .net *"_ivl_9", 0 0, L_0x561f55590710;  1 drivers
v0x561f55576080_0 .var "cause", 4 0;
v0x561f55576160_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55576200_0 .net "exception_halt", 0 0, L_0x561f55522480;  alias, 1 drivers
v0x561f555762c0_0 .net "load_bva", 0 0, L_0x561f55591200;  alias, 1 drivers
v0x561f55576390_0 .net "load_bva_sel", 0 0, L_0x561f555913c0;  alias, 1 drivers
v0x561f55576430_0 .net "load_ex_regs", 0 0, L_0x561f55590d30;  alias, 1 drivers
v0x561f555764d0_0 .net "pc", 31 0, v0x561f55577ea0_0;  alias, 1 drivers
v0x561f555765e0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
E_0x561f55573950/0 .event edge, v0x561f55574e80_0, v0x561f55574da0_0, v0x561f55574f40_0, v0x561f55570840_0;
E_0x561f55573950/1 .event edge, v0x561f555751b0_0, v0x561f555750a0_0, v0x561f55573b90_0, v0x561f55575310_0;
E_0x561f55573950/2 .event edge, v0x561f55574fe0_0;
E_0x561f55573950 .event/or E_0x561f55573950/0, E_0x561f55573950/1, E_0x561f55573950/2;
S_0x561f55576930 .scope module, "Halt" "register" 5 211, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f55574b00 .param/l "reset_value" 0 5 252, +C4<00000000000000000000000000000000>;
P_0x561f55574b40 .param/l "width" 0 5 251, +C4<00000000000000000000000000000001>;
v0x561f55576ca0_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55576d60_0 .net "d", 0 0, L_0x561f55591e70;  alias, 1 drivers
L_0x7f79fc1406d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f55576e40_0 .net "enable", 0 0, L_0x7f79fc1406d8;  1 drivers
v0x561f55576f10_0 .var "q", 0 0;
v0x561f55576ff0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
S_0x561f55577180 .scope module, "NextPCAdder" "add_const" 5 109, 5 292 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in";
P_0x561f55577360 .param/l "add_value" 0 5 294, +C4<00000000000000000000000000000100>;
L_0x7f79fc1402e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f55577460_0 .net/2u *"_ivl_0", 31 0, L_0x7f79fc1402e8;  1 drivers
v0x561f55577560_0 .net "in", 31 0, v0x561f55578800_0;  alias, 1 drivers
v0x561f55577640_0 .net "out", 31 0, L_0x561f5558e230;  alias, 1 drivers
L_0x561f5558e230 .arith/sum 32, v0x561f55578800_0, L_0x7f79fc1402e8;
S_0x561f55577790 .scope module, "PCReg" "register" 5 106, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f55577970 .param/l "reset_value" 0 5 252, C4<00000000010000000000000000000000>;
P_0x561f555779b0 .param/l "width" 0 5 251, +C4<00000000000000000000000000100000>;
v0x561f55577c40_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55577ce0_0 .net "d", 31 0, v0x561f55578800_0;  alias, 1 drivers
v0x561f55577dd0_0 .net "enable", 0 0, L_0x561f5551bef0;  1 drivers
v0x561f55577ea0_0 .var "q", 31 0;
v0x561f55577f40_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
S_0x561f55578080 .scope module, "PCReg2" "register" 5 107, 5 248 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "rst_b";
P_0x561f55577a50 .param/l "reset_value" 0 5 252, C4<000000000010000000000000000000100>;
P_0x561f55577a90 .param/l "width" 0 5 251, +C4<00000000000000000000000000100000>;
v0x561f55578470_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55578640_0 .net "d", 31 0, L_0x561f5558e230;  alias, 1 drivers
v0x561f55578730_0 .net "enable", 0 0, L_0x561f55521c10;  1 drivers
v0x561f55578800_0 .var "q", 31 0;
v0x561f555788f0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
S_0x561f55578a80 .scope module, "SU" "syscall_unit" 5 208, 8 40 0, S_0x561f55571560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "syscall_halt";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "r_v0";
    .port_info 3 /INPUT 1 "Sys";
    .port_info 4 /INPUT 1 "rst_b";
    .port_info 5 /INPUT 1 "clk";
L_0x561f55591bb0 .functor AND 1, v0x561f5557d400_0, v0x561f55573c30_0, C4<1>, C4<1>;
L_0x561f55591d10 .functor AND 1, L_0x561f55591bb0, L_0x561f55591c20, C4<1>, C4<1>;
v0x561f55578d40_0 .net "Sys", 0 0, v0x561f55573c30_0;  alias, 1 drivers
v0x561f55578e00_0 .net *"_ivl_1", 0 0, L_0x561f55591bb0;  1 drivers
L_0x7f79fc140690 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x561f55578ea0_0 .net/2u *"_ivl_2", 31 0, L_0x7f79fc140690;  1 drivers
v0x561f55578f60_0 .net *"_ivl_4", 0 0, L_0x561f55591c20;  1 drivers
v0x561f55579020_0 .net "clk", 0 0, v0x561f5556a5a0_0;  alias, 1 drivers
v0x561f55579110_0 .net "pc", 31 0, v0x561f55577ea0_0;  alias, 1 drivers
v0x561f555791d0_0 .net "r_v0", 31 0, L_0x7f79fc140648;  alias, 1 drivers
v0x561f555792b0_0 .net "rst_b", 0 0, v0x561f5557d400_0;  alias, 1 drivers
v0x561f55579460_0 .net "syscall_halt", 0 0, L_0x561f55591d10;  alias, 1 drivers
L_0x561f55591c20 .cmp/eq 32, L_0x7f79fc140648, L_0x7f79fc140690;
    .scope S_0x561f5547d3a0;
T_0 ;
    %wait E_0x561f554ed660;
    %load/vec4 v0x561f5556a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f55569ac0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x561f55569ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561f55569ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55569ba0, 0, 4;
    %load/vec4 v0x561f55569ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f55569ac0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561f55569e20_0;
    %load/vec4 v0x561f55569d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x561f55569c60_0;
    %load/vec4 v0x561f55569d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55569ba0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561f5547d3a0;
T_1 ;
    %wait E_0x561f554ed8f0;
    %load/vec4 v0x561f5556a0a0_0;
    %load/vec4 v0x561f55569a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_func 2 59 "$fopen" 32, "regdump.txt" {0 0 0};
    %store/vec4 v0x561f55569920_0, 0, 32;
    %vpi_call 2 61 "$display", "--- 18-447 Register file dump ---" {0 0 0};
    %vpi_call 2 62 "$display", "=== Simulation Cycle %d ===", $time {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x561f55569920_0, "--- 18-447 Register file dump ---" {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x561f55569920_0, "=== Simulation Cycle %d ===", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f55569ac0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x561f55569ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 2 68 "$display", "R%d\011= 0x%8x\011( %0d )", v0x561f55569ac0_0, &A<v0x561f55569ba0, v0x561f55569ac0_0 >, &A<v0x561f55569ba0, v0x561f55569ac0_0 > {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x561f55569920_0, "R%d\011= 0x%8h\011( %0d )", v0x561f55569ac0_0, &A<v0x561f55569ba0, v0x561f55569ac0_0 >, &A<v0x561f55569ba0, v0x561f55569ac0_0 > {0 0 0};
    %load/vec4 v0x561f55569ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f55569ac0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 72 "$display", "--- End register file dump ---" {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x561f55569920_0, "--- End register file dump ---" {0 0 0};
    %vpi_call 2 75 "$fclose", v0x561f55569920_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561f55506400;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f5556a5a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561f55506400;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x561f5556a5a0_0;
    %inv;
    %store/vec4 v0x561f5556a5a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561f55577790;
T_4 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f55577f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v0x561f55577ea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561f55577dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561f55577ce0_0;
    %assign/vec4 v0x561f55577ea0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561f55578080;
T_5 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f555788f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 4194308, 0, 32;
    %assign/vec4 v0x561f55578800_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561f55578730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561f55578640_0;
    %assign/vec4 v0x561f55578800_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f55573770;
T_6 ;
    %wait E_0x561f55573a30;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x561f55573ab0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55573cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55573c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55573b90_0, 0, 1;
    %load/vec4 v0x561f55573ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f55573b90_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x561f55573d90_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f55573b90_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f55573c30_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561f55573ab0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f55573cd0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561f55574920;
T_7 ;
    %wait E_0x561f55573950;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x561f55574e80_0;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %load/vec4 v0x561f55574da0_0;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %load/vec4 v0x561f55574f40_0;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %load/vec4 v0x561f55575270_0;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %load/vec4 v0x561f555751b0_0;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %load/vec4 v0x561f555750a0_0;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %load/vec4 v0x561f555753b0_0;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %load/vec4 v0x561f55575310_0;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %load/vec4 v0x561f55574fe0_0;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x561f55576080_0, 0, 5;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561f55574920;
T_8 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f555765e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561f55574e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 7 86 "$display", "[Address error exception on load at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561f55574da0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 7 88 "$display", "[Address error exception on load at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x561f55574f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 7 90 "$display", "[Address error exception on store at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x561f55575270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 7 92 "$display", "[Instruction bus error exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x561f555751b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.10, 4;
    %vpi_call 7 94 "$display", "[Data bus error exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x561f555750a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.12, 4;
    %vpi_call 7 96 "$display", "[Coprocessor unusable exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x561f555753b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.14, 4;
    %vpi_call 7 98 "$display", "[Reserved instruction exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x561f55575310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.16, 4;
    %vpi_call 7 100 "$display", "[Arithmetic overflow exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x561f55574fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.18, 4;
    %vpi_call 7 102 "$display", "[Breakpoint exception at 0x%h]", v0x561f555764d0_0 {0 0 0};
T_8.18 ;
T_8.17 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561f55578a80;
T_9 ;
    %wait E_0x561f55557bd0;
    %load/vec4 v0x561f555792b0_0;
    %load/vec4 v0x561f55578d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561f555791d0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call 8 56 "$display", "[End of program at 0x%h]", v0x561f55579110_0 {0 0 0};
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f55576930;
T_10 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f55576ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55576f10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561f55576e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x561f55576d60_0;
    %assign/vec4 v0x561f55576f10_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561f555740a0;
T_11 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f55574800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f55574760_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561f55574660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x561f55574570_0;
    %assign/vec4 v0x561f55574760_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561f55572ec0;
T_12 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f55573590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f555734b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561f555733e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x561f55573300_0;
    %assign/vec4 v0x561f555734b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561f55572650;
T_13 ;
    %wait E_0x561f55572950;
    %load/vec4 v0x561f55572d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f55572c40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561f55572ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x561f55572ac0_0;
    %assign/vec4 v0x561f55572c40_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561f55571560;
T_14 ;
    %wait E_0x561f55557bd0;
    %load/vec4 v0x561f5557c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 5 136 "$display", "=== Simulation Cycle %d ===", $time {0 0 0};
    %load/vec4 v0x561f5557c7e0_0;
    %inv;
    %vpi_call 5 137 "$display", "[pc=%x, inst=%x] [op=%x, rs=%d, rt=%d, rd=%d, imm=%x, f2=%x] [reset=%d, halted=%d]", v0x561f5557c5b0_0, v0x561f5557bab0_0, v0x561f5557b050_0, v0x561f5557b200_0, v0x561f5557b2e0_0, v0x561f5557b140_0, v0x561f5557aeb0_0, v0x561f5557adf0_0, S<0,vec4,u1>, v0x561f5557b9e0_0 {1 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561f55571560;
T_15 ;
    %vpi_call 5 171 "$display", "\000" {0 0 0};
    %vpi_call 5 172 "$display", "\000" {0 0 0};
    %vpi_call 5 173 "$display", "\000" {0 0 0};
    %vpi_call 5 174 "$display", "\000" {0 0 0};
    %vpi_call 5 175 "$display", ">>>>> This works much better after you have hooked up the reg file. <<<<<" {0 0 0};
    %vpi_call 5 176 "$display", "\000" {0 0 0};
    %vpi_call 5 177 "$display", "\000" {0 0 0};
    %vpi_call 5 178 "$display", "\000" {0 0 0};
    %vpi_call 5 179 "$display", "\000" {0 0 0};
    %vpi_call 5 180 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x561f5547d9c0;
T_16 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x561f555705c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570b60_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x561f555706a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570c20_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x561f5547d9c0;
T_17 ;
    %wait E_0x561f5556c0a0;
    %load/vec4 v0x561f55570da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x561f555705c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570b60_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x561f555706a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f55570c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x561f555709c0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x561f555709c0_0;
    %store/vec4a v0x561f55570f20, 4, 0;
    %load/vec4 v0x561f555709c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x561f555709c0_0;
    %cmpi/u 262144, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x561f555709c0_0;
    %store/vec4a v0x561f55570780, 4, 0;
    %load/vec4 v0x561f555709c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x561f555709c0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz T_17.7, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x561f555709c0_0;
    %store/vec4a v0x561f55570e60, 4, 0;
    %load/vec4 v0x561f555709c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
T_17.8 ;
    %load/vec4 v0x561f555709c0_0;
    %cmpi/u 16384, 0, 32;
    %jmp/0xz T_17.9, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x561f555709c0_0;
    %store/vec4a v0x561f55570ce0, 4, 0;
    %load/vec4 v0x561f555709c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
    %jmp T_17.8;
T_17.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
T_17.10 ;
    %load/vec4 v0x561f555709c0_0;
    %cmpi/u 262144, 0, 32;
    %jmp/0xz T_17.11, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x561f555709c0_0;
    %store/vec4a v0x561f55570aa0, 4, 0;
    %load/vec4 v0x561f555709c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f555709c0_0, 0, 32;
    %jmp T_17.10;
T_17.11 ;
    %vpi_call 4 222 "$readmemh", "mem.text.dat", v0x561f55570f20 {0 0 0};
    %vpi_call 4 223 "$readmemh", "mem.data.dat", v0x561f55570780 {0 0 0};
    %vpi_call 4 224 "$readmemh", "mem.stack.dat", v0x561f55570e60 {0 0 0};
    %vpi_call 4 225 "$readmemh", "mem.ktext.dat", v0x561f55570ce0 {0 0 0};
    %vpi_call 4 226 "$readmemh", "mem.kdata.dat", v0x561f55570aa0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561f5547d9c0;
T_18 ;
Ewait_0 .event/or E_0x561f5556c170, E_0x561f5556c130, E_0x561f55557e20;
    %wait Ewait_0;
    %load/vec4 v0x561f555711a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561f55570da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555705c0_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
T_18.11 ;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
T_18.15 ;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
T_18.13 ;
T_18.9 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570f20, 4;
    %assign/vec4 v0x561f555705c0_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570780, 4;
    %assign/vec4 v0x561f555705c0_0, 0;
    %jmp T_18.19;
T_18.18 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x561f55570e60, 4;
    %assign/vec4 v0x561f555705c0_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570ce0, 4;
    %assign/vec4 v0x561f555705c0_0, 0;
    %jmp T_18.25;
T_18.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555705c0_0, 0;
T_18.25 ;
    %jmp T_18.23;
T_18.22 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570aa0, 4;
    %assign/vec4 v0x561f555705c0_0, 0;
    %jmp T_18.29;
T_18.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555705c0_0, 0;
T_18.29 ;
    %jmp T_18.27;
T_18.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570840_0, 0;
T_18.27 ;
T_18.23 ;
T_18.21 ;
T_18.19 ;
T_18.17 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561f5547d9c0;
T_19 ;
    %wait E_0x561f55557bd0;
    %load/vec4 v0x561f555711a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561f55570da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555705c0_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x561f555711a0_0;
    %load/vec4 v0x561f55570420_0;
    %and;
    %load/vec4 v0x561f555711a0_0;
    %inv;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570f20, 4;
    %and;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570f20, 0, 4;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x561f555711a0_0;
    %load/vec4 v0x561f55570420_0;
    %and;
    %load/vec4 v0x561f555711a0_0;
    %inv;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570780, 4;
    %and;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570780, 0, 4;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x561f555711a0_0;
    %load/vec4 v0x561f55570420_0;
    %and;
    %load/vec4 v0x561f555711a0_0;
    %inv;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x561f55570e60, 4;
    %and;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570e60, 0, 4;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.10, 4;
    %load/vec4 v0x561f555711a0_0;
    %load/vec4 v0x561f55570420_0;
    %and;
    %load/vec4 v0x561f555711a0_0;
    %inv;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570ce0, 4;
    %and;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570ce0, 0, 4;
T_19.10 ;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x561f55570200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.14, 4;
    %load/vec4 v0x561f555711a0_0;
    %load/vec4 v0x561f55570420_0;
    %and;
    %load/vec4 v0x561f555711a0_0;
    %inv;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570aa0, 4;
    %and;
    %or;
    %load/vec4 v0x561f5556fc30_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570aa0, 0, 4;
T_19.14 ;
T_19.12 ;
T_19.9 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
    %delay 0, 0;
    %event E_0x561f5556c170;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561f5547d9c0;
T_20 ;
Ewait_1 .event/or E_0x561f5556c170, E_0x561f5556c130, E_0x561f55557de0;
    %wait Ewait_1;
    %load/vec4 v0x561f55571280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561f55570da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555706a0_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f55570120_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
T_20.15 ;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
T_20.13 ;
T_20.9 ;
T_20.7 ;
T_20.5 ;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570f20, 4;
    %assign/vec4 v0x561f555706a0_0, 0;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570780, 4;
    %assign/vec4 v0x561f555706a0_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f55570120_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x561f55570e60, 4;
    %assign/vec4 v0x561f555706a0_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570ce0, 4;
    %assign/vec4 v0x561f555706a0_0, 0;
    %jmp T_20.25;
T_20.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555706a0_0, 0;
T_20.25 ;
    %jmp T_20.23;
T_20.22 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570aa0, 4;
    %assign/vec4 v0x561f555706a0_0, 0;
    %jmp T_20.29;
T_20.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555706a0_0, 0;
T_20.29 ;
    %jmp T_20.27;
T_20.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f55570c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f55570900_0, 0;
T_20.27 ;
T_20.23 ;
T_20.21 ;
T_20.19 ;
T_20.17 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561f5547d9c0;
T_21 ;
    %wait E_0x561f55557bd0;
    %load/vec4 v0x561f55571280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561f55570da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561f555706a0_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 1114112, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x561f55571280_0;
    %load/vec4 v0x561f555704e0_0;
    %and;
    %load/vec4 v0x561f55571280_0;
    %inv;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570f20, 4;
    %and;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 1048576, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570f20, 0, 4;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 67108864, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 67371008, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x561f55571280_0;
    %load/vec4 v0x561f555704e0_0;
    %and;
    %load/vec4 v0x561f55571280_0;
    %inv;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570780, 4;
    %and;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 67108864, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570780, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 536805376, 0, 65;
    %load/vec4 v0x561f55570120_0;
    %pad/u 65;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %cmpi/u 536870912, 0, 66;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x561f55571280_0;
    %load/vec4 v0x561f555704e0_0;
    %and;
    %load/vec4 v0x561f55571280_0;
    %inv;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x561f55570e60, 4;
    %and;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 66;
    %subi 536805376, 0, 66;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570e60, 0, 4;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 536887296, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x561f55571280_0;
    %load/vec4 v0x561f555704e0_0;
    %and;
    %load/vec4 v0x561f55571280_0;
    %inv;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570ce0, 4;
    %and;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 536870912, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570ce0, 0, 4;
T_21.10 ;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 603979776, 0, 32;
    %load/vec4 v0x561f55570120_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %cmpi/u 604241920, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x561f555702c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.14, 4;
    %load/vec4 v0x561f55571280_0;
    %load/vec4 v0x561f555704e0_0;
    %and;
    %load/vec4 v0x561f55571280_0;
    %inv;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f55570aa0, 4;
    %and;
    %or;
    %load/vec4 v0x561f55570120_0;
    %pad/u 33;
    %subi 603979776, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f55570aa0, 0, 4;
T_21.14 ;
T_21.12 ;
T_21.9 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
    %delay 0, 0;
    %event E_0x561f5556c130;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561f555128c0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f5557d400_0, 0, 1;
    %delay 75, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5557d400_0, 0;
    %end;
    .thread T_22;
    .scope S_0x561f555128c0;
T_23 ;
    %wait E_0x561f5546af10;
    %delay 0, 0;
    %load/vec4 v0x561f5557cb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 6;
    %vpi_call 3 85 "$finish" {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "src//regfile.v";
    "src//testbench.v";
    "src//mips_mem.v";
    "src//mips_core.sv";
    "src//mips_decode.sv";
    "src//exception_unit.v";
    "src//syscall_unit.v";
