// Seed: 74651682
module module_0 ();
  id_1 :
  assert property (@(1'b0) id_1) id_2 = id_1;
  parameter id_3 = -1;
  assign id_2 = 1;
  parameter id_4 = 1;
  assign id_2 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9, id_10 = 1, id_11;
endmodule
module module_2 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2
);
  always $display(id_4, "");
  assign id_0 = -1;
  not primCall (id_0, id_5);
  wire id_5;
  module_0 modCall_1 ();
endmodule
