package soc

import _ "unsafe"

const DPORT_PRO_MAC_INTR_MAP = 0x0000001F
const DPORT_PRO_MAC_INTR_MAP_V = 0x1F
const DPORT_PRO_MAC_INTR_MAP_S = 0
const DPORT_PRO_MAC_NMI_MAP = 0x0000001F
const DPORT_PRO_MAC_NMI_MAP_V = 0x1F
const DPORT_PRO_MAC_NMI_MAP_S = 0
const DPORT_PRO_PWR_INTR_MAP = 0x0000001F
const DPORT_PRO_PWR_INTR_MAP_V = 0x1F
const DPORT_PRO_PWR_INTR_MAP_S = 0
const DPORT_PRO_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BB_INT_MAP_S = 0
const DPORT_PRO_BT_MAC_INT_MAP = 0x0000001F
const DPORT_PRO_BT_MAC_INT_MAP_V = 0x1F
const DPORT_PRO_BT_MAC_INT_MAP_S = 0
const DPORT_PRO_BT_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BT_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BT_BB_INT_MAP_S = 0
const DPORT_PRO_BT_BB_NMI_MAP = 0x0000001F
const DPORT_PRO_BT_BB_NMI_MAP_V = 0x1F
const DPORT_PRO_BT_BB_NMI_MAP_S = 0
const DPORT_PRO_RWBT_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBT_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBT_IRQ_MAP_S = 0
const DPORT_PRO_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBLE_IRQ_MAP_S = 0
const DPORT_PRO_RWBT_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBT_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBT_NMI_MAP_S = 0
const DPORT_PRO_RWBLE_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBLE_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBLE_NMI_MAP_S = 0
const DPORT_PRO_SLC0_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC0_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC0_INTR_MAP_S = 0
const DPORT_PRO_SLC1_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC1_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC1_INTR_MAP_S = 0
const DPORT_PRO_UHCI0_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI0_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI0_INTR_MAP_S = 0
const DPORT_PRO_UHCI1_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI1_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI1_INTR_MAP_S = 0
const DPORT_PRO_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_GPIO_DPORT_PRO_MAP = 0x0000001F
const DPORT_PRO_GPIO_DPORT_PRO_MAP_V = 0x1F
const DPORT_PRO_GPIO_DPORT_PRO_MAP_S = 0
const DPORT_PRO_GPIO_DPORT_PRO_NMI_MAP = 0x0000001F
const DPORT_PRO_GPIO_DPORT_PRO_NMI_MAP_V = 0x1F
const DPORT_PRO_GPIO_DPORT_PRO_NMI_MAP_S = 0
const DPORT_PRO_GPIO_DPORT_APP_MAP = 0x0000001F
const DPORT_PRO_GPIO_DPORT_APP_MAP_V = 0x1F
const DPORT_PRO_GPIO_DPORT_APP_MAP_S = 0
const DPORT_PRO_GPIO_DPORT_APP_NMI_MAP = 0x0000001F
const DPORT_PRO_GPIO_DPORT_APP_NMI_MAP_V = 0x1F
const DPORT_PRO_GPIO_DPORT_APP_NMI_MAP_S = 0
const DPORT_PRO_DEDICATED_GPIO_IN_INTR_MAP = 0x0000001F
const DPORT_PRO_DEDICATED_GPIO_IN_INTR_MAP_V = 0x1F
const DPORT_PRO_DEDICATED_GPIO_IN_INTR_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_PRO_SPI_INTR_1_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_1_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_1_MAP_S = 0
const DPORT_PRO_SPI_INTR_2_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_2_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_2_MAP_S = 0
const DPORT_PRO_SPI_INTR_3_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_3_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_3_MAP_S = 0
const DPORT_PRO_I2S0_INT_MAP = 0x0000001F
const DPORT_PRO_I2S0_INT_MAP_V = 0x1F
const DPORT_PRO_I2S0_INT_MAP_S = 0
const DPORT_PRO_UART_INTR_MAP = 0x0000001F
const DPORT_PRO_UART_INTR_MAP_V = 0x1F
const DPORT_PRO_UART_INTR_MAP_S = 0
const DPORT_PRO_UART1_INTR_MAP = 0x0000001F
const DPORT_PRO_UART1_INTR_MAP_V = 0x1F
const DPORT_PRO_UART1_INTR_MAP_S = 0
const DPORT_PRO_UART2_INTR_MAP = 0x0000001F
const DPORT_PRO_UART2_INTR_MAP_V = 0x1F
const DPORT_PRO_UART2_INTR_MAP_S = 0
const DPORT_PRO_SDIO_HOST_DPORT_MAP = 0x0000001F
const DPORT_PRO_SDIO_HOST_DPORT_MAP_V = 0x1F
const DPORT_PRO_SDIO_HOST_DPORT_MAP_S = 0
const DPORT_PRO_PWM0_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM0_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM0_INTR_MAP_S = 0
const DPORT_PRO_PWM1_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM1_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM1_INTR_MAP_S = 0
const DPORT_PRO_PWM2_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM2_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM2_INTR_MAP_S = 0
const DPORT_PRO_PWM3_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM3_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM3_INTR_MAP_S = 0
const DPORT_PRO_LEDC_INT_MAP = 0x0000001F
const DPORT_PRO_LEDC_INT_MAP_V = 0x1F
const DPORT_PRO_LEDC_INT_MAP_S = 0
const DPORT_PRO_EFUSE_INT_MAP = 0x0000001F
const DPORT_PRO_EFUSE_INT_MAP_V = 0x1F
const DPORT_PRO_EFUSE_INT_MAP_S = 0
const DPORT_PRO_CAN_INT_MAP = 0x0000001F
const DPORT_PRO_CAN_INT_MAP_V = 0x1F
const DPORT_PRO_CAN_INT_MAP_S = 0
const DPORT_PRO_USB_INTR_MAP = 0x0000001F
const DPORT_PRO_USB_INTR_MAP_V = 0x1F
const DPORT_PRO_USB_INTR_MAP_S = 0
const DPORT_PRO_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_PRO_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_PRO_RTC_CORE_INTR_MAP_S = 0
const DPORT_PRO_RMT_INTR_MAP = 0x0000001F
const DPORT_PRO_RMT_INTR_MAP_V = 0x1F
const DPORT_PRO_RMT_INTR_MAP_S = 0
const DPORT_PRO_PCNT_INTR_MAP = 0x0000001F
const DPORT_PRO_PCNT_INTR_MAP_V = 0x1F
const DPORT_PRO_PCNT_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT0_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT1_INTR_MAP_S = 0
const DPORT_PRO_RSA_INTR_MAP = 0x0000001F
const DPORT_PRO_RSA_INTR_MAP_V = 0x1F
const DPORT_PRO_RSA_INTR_MAP_S = 0
const DPORT_PRO_SHA_INTR_MAP = 0x0000001F
const DPORT_PRO_SHA_INTR_MAP_V = 0x1F
const DPORT_PRO_SHA_INTR_MAP_S = 0
const DPORT_PRO_AES_INTR_MAP = 0x0000001F
const DPORT_PRO_AES_INTR_MAP_V = 0x1F
const DPORT_PRO_AES_INTR_MAP_S = 0
const DPORT_PRO_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI2_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI3_DMA_INT_MAP_S = 0
const DPORT_PRO_WDG_INT_MAP = 0x0000001F
const DPORT_PRO_WDG_INT_MAP_V = 0x1F
const DPORT_PRO_WDG_INT_MAP_S = 0
const DPORT_PRO_TIMER_INT1_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT1_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT1_MAP_S = 0
const DPORT_PRO_TIMER_INT2_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT2_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT2_MAP_S = 0
const DPORT_PRO_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_PRO_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_PRO_CACHE_IA_INT_MAP_S = 0
const DPORT_PRO_SYSTIMER_TARGET0_INT_MAP = 0x0000001F
const DPORT_PRO_SYSTIMER_TARGET0_INT_MAP_V = 0x1F
const DPORT_PRO_SYSTIMER_TARGET0_INT_MAP_S = 0
const DPORT_PRO_SYSTIMER_TARGET1_INT_MAP = 0x0000001F
const DPORT_PRO_SYSTIMER_TARGET1_INT_MAP_V = 0x1F
const DPORT_PRO_SYSTIMER_TARGET1_INT_MAP_S = 0
const DPORT_PRO_SYSTIMER_TARGET2_INT_MAP = 0x0000001F
const DPORT_PRO_SYSTIMER_TARGET2_INT_MAP_V = 0x1F
const DPORT_PRO_SYSTIMER_TARGET2_INT_MAP_S = 0
const DPORT_PRO_ASSIST_DEBUG_INTR_MAP = 0x0000001F
const DPORT_PRO_ASSIST_DEBUG_INTR_MAP_V = 0x1F
const DPORT_PRO_ASSIST_DEBUG_INTR_MAP_S = 0
const DPORT_PRO_PMS_PRO_IRAM0_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_PRO_DRAM0_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_PRO_DPORT_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_PRO_DPORT_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_PRO_DPORT_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_PRO_AHB_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_PRO_AHB_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_PRO_AHB_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_PRO_CACHE_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_PRO_CACHE_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_PRO_CACHE_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_DMA_APB_I_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_DMA_APB_I_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_DMA_APB_I_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_DMA_RX_I_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_DMA_RX_I_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_DMA_RX_I_ILG_INTR_MAP_S = 0
const DPORT_PRO_PMS_DMA_TX_I_ILG_INTR_MAP = 0x0000001F
const DPORT_PRO_PMS_DMA_TX_I_ILG_INTR_MAP_V = 0x1F
const DPORT_PRO_PMS_DMA_TX_I_ILG_INTR_MAP_S = 0
const DPORT_PRO_SPI_MEM_REJECT_INTR_MAP = 0x0000001F
const DPORT_PRO_SPI_MEM_REJECT_INTR_MAP_V = 0x1F
const DPORT_PRO_SPI_MEM_REJECT_INTR_MAP_S = 0
const DPORT_PRO_DMA_COPY_INTR_MAP = 0x0000001F
const DPORT_PRO_DMA_COPY_INTR_MAP_V = 0x1F
const DPORT_PRO_DMA_COPY_INTR_MAP_S = 0
const DPORT_PRO_SPI4_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI4_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI4_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI_INTR_4_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_4_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_4_MAP_S = 0
const DPORT_PRO_DCACHE_PRELOAD_INT_MAP = 0x0000001F
const DPORT_PRO_DCACHE_PRELOAD_INT_MAP_V = 0x1F
const DPORT_PRO_DCACHE_PRELOAD_INT_MAP_S = 0
const DPORT_PRO_ICACHE_PRELOAD_INT_MAP = 0x0000001F
const DPORT_PRO_ICACHE_PRELOAD_INT_MAP_V = 0x1F
const DPORT_PRO_ICACHE_PRELOAD_INT_MAP_S = 0
const DPORT_PRO_APB_ADC_INT_MAP = 0x0000001F
const DPORT_PRO_APB_ADC_INT_MAP_V = 0x1F
const DPORT_PRO_APB_ADC_INT_MAP_S = 0
const DPORT_PRO_CRYPTO_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_CRYPTO_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_CRYPTO_DMA_INT_MAP_S = 0
const DPORT_PRO_CPU_PERI_ERROR_INT_MAP = 0x0000001F
const DPORT_PRO_CPU_PERI_ERROR_INT_MAP_V = 0x1F
const DPORT_PRO_CPU_PERI_ERROR_INT_MAP_S = 0
const DPORT_PRO_APB_PERI_ERROR_INT_MAP = 0x0000001F
const DPORT_PRO_APB_PERI_ERROR_INT_MAP_V = 0x1F
const DPORT_PRO_APB_PERI_ERROR_INT_MAP_S = 0
const DPORT_PRO_DCACHE_SYNC_INT_MAP = 0x0000001F
const DPORT_PRO_DCACHE_SYNC_INT_MAP_V = 0x1F
const DPORT_PRO_DCACHE_SYNC_INT_MAP_S = 0
const DPORT_PRO_ICACHE_SYNC_INT_MAP = 0x0000001F
const DPORT_PRO_ICACHE_SYNC_INT_MAP_V = 0x1F
const DPORT_PRO_ICACHE_SYNC_INT_MAP_S = 0
const DPORT_PRO_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_S = 0
const DPORT_PRO_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_S = 0
const DPORT_PRO_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_S = 0
const DPORT_PRO_NMI_MASK_HW_V = 0x1
const DPORT_PRO_NMI_MASK_HW_S = 1
const INTERRUPT_CLK_EN_V = 0x1
const INTERRUPT_CLK_EN_S = 0
const INTERRUPT_DATE = 0x0FFFFFFF
const INTERRUPT_DATE_V = 0xFFFFFFF
const INTERRUPT_DATE_S = 0
