// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dct_2d_HH_
#define _dct_2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_mux_83_16_1.h"
#include "dct_mul_mul_16s_1jbC.h"
#include "dct_mac_muladd_16kbM.h"
#include "dct_mac_muladd_16lbW.h"
#include "dct_mac_muladd_16mb6.h"
#include "dct_2d_dct_coeff_bkb.h"
#include "dct_2d_dct_coeff_cud.h"
#include "dct_2d_dct_coeff_dEe.h"
#include "dct_2d_dct_coeff_eOg.h"
#include "dct_2d_dct_coeff_fYi.h"
#include "dct_2d_dct_coeff_g8j.h"
#include "dct_2d_dct_coeff_hbi.h"
#include "dct_2d_dct_coeff_ibs.h"
#include "dct_2d_dst_assign.h"
#include "dct_2d_col_inbuf.h"

namespace ap_rtl {

struct dct_2d : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > in_block_0_address0;
    sc_out< sc_logic > in_block_0_ce0;
    sc_in< sc_lv<16> > in_block_0_q0;
    sc_out< sc_lv<3> > in_block_0_address1;
    sc_out< sc_logic > in_block_0_ce1;
    sc_in< sc_lv<16> > in_block_0_q1;
    sc_out< sc_lv<3> > in_block_1_address0;
    sc_out< sc_logic > in_block_1_ce0;
    sc_in< sc_lv<16> > in_block_1_q0;
    sc_out< sc_lv<3> > in_block_1_address1;
    sc_out< sc_logic > in_block_1_ce1;
    sc_in< sc_lv<16> > in_block_1_q1;
    sc_out< sc_lv<3> > in_block_2_address0;
    sc_out< sc_logic > in_block_2_ce0;
    sc_in< sc_lv<16> > in_block_2_q0;
    sc_out< sc_lv<3> > in_block_2_address1;
    sc_out< sc_logic > in_block_2_ce1;
    sc_in< sc_lv<16> > in_block_2_q1;
    sc_out< sc_lv<3> > in_block_3_address0;
    sc_out< sc_logic > in_block_3_ce0;
    sc_in< sc_lv<16> > in_block_3_q0;
    sc_out< sc_lv<3> > in_block_3_address1;
    sc_out< sc_logic > in_block_3_ce1;
    sc_in< sc_lv<16> > in_block_3_q1;
    sc_out< sc_lv<3> > in_block_4_address0;
    sc_out< sc_logic > in_block_4_ce0;
    sc_in< sc_lv<16> > in_block_4_q0;
    sc_out< sc_lv<3> > in_block_4_address1;
    sc_out< sc_logic > in_block_4_ce1;
    sc_in< sc_lv<16> > in_block_4_q1;
    sc_out< sc_lv<3> > in_block_5_address0;
    sc_out< sc_logic > in_block_5_ce0;
    sc_in< sc_lv<16> > in_block_5_q0;
    sc_out< sc_lv<3> > in_block_5_address1;
    sc_out< sc_logic > in_block_5_ce1;
    sc_in< sc_lv<16> > in_block_5_q1;
    sc_out< sc_lv<3> > in_block_6_address0;
    sc_out< sc_logic > in_block_6_ce0;
    sc_in< sc_lv<16> > in_block_6_q0;
    sc_out< sc_lv<3> > in_block_6_address1;
    sc_out< sc_logic > in_block_6_ce1;
    sc_in< sc_lv<16> > in_block_6_q1;
    sc_out< sc_lv<3> > in_block_7_address0;
    sc_out< sc_logic > in_block_7_ce0;
    sc_in< sc_lv<16> > in_block_7_q0;
    sc_out< sc_lv<3> > in_block_7_address1;
    sc_out< sc_logic > in_block_7_ce1;
    sc_in< sc_lv<16> > in_block_7_q1;
    sc_out< sc_lv<6> > out_block_address0;
    sc_out< sc_logic > out_block_ce0;
    sc_out< sc_logic > out_block_we0;
    sc_out< sc_lv<16> > out_block_d0;


    // Module declarations
    dct_2d(sc_module_name name);
    SC_HAS_PROCESS(dct_2d);

    ~dct_2d();

    sc_trace_file* mVcdFile;

    dct_2d_dct_coeff_bkb* dct_coeff_table_0_U;
    dct_2d_dct_coeff_cud* dct_coeff_table_1_U;
    dct_2d_dct_coeff_dEe* dct_coeff_table_2_U;
    dct_2d_dct_coeff_eOg* dct_coeff_table_3_U;
    dct_2d_dct_coeff_fYi* dct_coeff_table_4_U;
    dct_2d_dct_coeff_g8j* dct_coeff_table_5_U;
    dct_2d_dct_coeff_hbi* dct_coeff_table_6_U;
    dct_2d_dct_coeff_ibs* dct_coeff_table_7_U;
    dct_2d_dst_assign* dst_assign_U;
    dct_2d_dst_assign* dst_assign_1_U;
    dct_2d_col_inbuf* col_inbuf_U;
    dct_mux_83_16_1<1,1,16,16,16,16,16,16,16,16,3,16>* dct_mux_83_16_1_U9;
    dct_mux_83_16_1<1,1,16,16,16,16,16,16,16,16,3,16>* dct_mux_83_16_1_U10;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U11;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U12;
    dct_mac_muladd_16kbM<1,1,16,14,29,29>* dct_mac_muladd_16kbM_U13;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U14;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U15;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U16;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U17;
    dct_mac_muladd_16mb6<1,1,16,15,14,29>* dct_mac_muladd_16mb6_U18;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U19;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U20;
    dct_mul_mul_16s_1jbC<1,1,16,15,29>* dct_mul_mul_16s_1jbC_U21;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U22;
    dct_mac_muladd_16mb6<1,1,16,15,14,29>* dct_mac_muladd_16mb6_U23;
    dct_mac_muladd_16kbM<1,1,16,14,29,29>* dct_mac_muladd_16kbM_U24;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U25;
    dct_mac_muladd_16lbW<1,1,16,15,29,29>* dct_mac_muladd_16lbW_U26;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > dct_coeff_table_0_address0;
    sc_signal< sc_logic > dct_coeff_table_0_ce0;
    sc_signal< sc_lv<14> > dct_coeff_table_0_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_1_address0;
    sc_signal< sc_logic > dct_coeff_table_1_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_1_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_2_address0;
    sc_signal< sc_logic > dct_coeff_table_2_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_2_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_3_address0;
    sc_signal< sc_logic > dct_coeff_table_3_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_3_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_4_address0;
    sc_signal< sc_logic > dct_coeff_table_4_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_4_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_5_address0;
    sc_signal< sc_logic > dct_coeff_table_5_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_5_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_6_address0;
    sc_signal< sc_logic > dct_coeff_table_6_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_6_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_7_address0;
    sc_signal< sc_logic > dct_coeff_table_7_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_7_q0;
    sc_signal< sc_lv<7> > indvar_flatten_reg_984;
    sc_signal< sc_lv<4> > i_reg_995;
    sc_signal< sc_lv<4> > k_i_reg_1007;
    sc_signal< sc_lv<7> > indvar_flatten7_reg_1018;
    sc_signal< sc_lv<4> > j_reg_1029;
    sc_signal< sc_lv<4> > i_1_reg_1040;
    sc_signal< sc_lv<4> > k_i1_reg_1062;
    sc_signal< sc_lv<7> > indvar_flatten1_reg_1073;
    sc_signal< sc_lv<4> > j_1_reg_1084;
    sc_signal< sc_lv<4> > i_3_reg_1095;
    sc_signal< sc_lv<15> > reg_1148;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2222;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > tmp_i2_reg_2509;
    sc_signal< sc_lv<16> > grp_fu_1106_p10;
    sc_signal< sc_lv<16> > reg_1152;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<15> > reg_1156;
    sc_signal< sc_lv<16> > grp_fu_1127_p10;
    sc_signal< sc_lv<16> > reg_1160;
    sc_signal< sc_lv<14> > reg_1164;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509;
    sc_signal< sc_lv<15> > reg_1168;
    sc_signal< sc_lv<15> > reg_1172;
    sc_signal< sc_lv<15> > reg_1176;
    sc_signal< sc_lv<15> > reg_1180;
    sc_signal< sc_lv<15> > reg_1184;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1188_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_1194_p2;
    sc_signal< sc_lv<7> > indvar_flatten_next_reg_2226;
    sc_signal< sc_lv<1> > tmp_i3_fu_1200_p2;
    sc_signal< sc_lv<1> > tmp_i3_reg_2231;
    sc_signal< sc_lv<4> > k_i_mid2_fu_1206_p3;
    sc_signal< sc_lv<4> > k_i_mid2_reg_2236;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236;
    sc_signal< sc_lv<32> > k_i_cast_fu_1214_p1;
    sc_signal< sc_lv<32> > k_i_cast_reg_2242;
    sc_signal< sc_lv<4> > i_cast_mid2_v_fu_1226_p3;
    sc_signal< sc_lv<4> > i_cast_mid2_v_reg_2262;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262;
    sc_signal< sc_lv<3> > tmp_1_fu_1233_p1;
    sc_signal< sc_lv<3> > tmp_1_reg_2268;
    sc_signal< sc_lv<29> > tmp_7_1_i_fu_1796_p2;
    sc_signal< sc_lv<29> > tmp_7_1_i_reg_2284;
    sc_signal< sc_lv<29> > tmp_7_3_i_fu_1802_p2;
    sc_signal< sc_lv<29> > tmp_7_3_i_reg_2294;
    sc_signal< sc_lv<29> > tmp_7_5_i_fu_1815_p2;
    sc_signal< sc_lv<29> > tmp_7_5_i_reg_2314;
    sc_signal< sc_lv<29> > grp_fu_1808_p3;
    sc_signal< sc_lv<29> > tmp6_reg_2319;
    sc_signal< sc_lv<4> > k_fu_1271_p2;
    sc_signal< sc_lv<4> > k_reg_2324;
    sc_signal< sc_lv<29> > tmp8_fu_1292_p2;
    sc_signal< sc_lv<29> > tmp8_reg_2329;
    sc_signal< sc_lv<29> > grp_fu_1829_p3;
    sc_signal< sc_lv<29> > tmp9_reg_2334;
    sc_signal< sc_lv<29> > grp_fu_1836_p3;
    sc_signal< sc_lv<29> > tmp3_reg_2339;
    sc_signal< sc_lv<1> > exitcond_flatten9_fu_1357_p2;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_2344;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<7> > indvar_flatten_next8_fu_1363_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > i_1_mid2_fu_1381_p3;
    sc_signal< sc_lv<4> > i_1_mid2_reg_2353;
    sc_signal< sc_lv<4> > j_cast_mid2_v_fu_1389_p3;
    sc_signal< sc_lv<4> > j_cast_mid2_v_reg_2358;
    sc_signal< sc_lv<4> > i_6_fu_1424_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_1455_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > i_5_fu_1461_p2;
    sc_signal< sc_lv<4> > i_5_reg_2378;
    sc_signal< sc_lv<7> > tmp_18_fu_1467_p3;
    sc_signal< sc_lv<7> > tmp_18_reg_2383;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<16> > col_inbuf_q0;
    sc_signal< sc_lv<16> > col_inbuf_load_reg_2414;
    sc_signal< sc_lv<16> > col_inbuf_q1;
    sc_signal< sc_lv<16> > col_inbuf_load_1_reg_2419;
    sc_signal< sc_lv<1> > ap_CS_fsm_state15;
    sc_signal< sc_lv<16> > col_inbuf_load_2_reg_2434;
    sc_signal< sc_lv<16> > col_inbuf_load_3_reg_2439;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > col_inbuf_load_4_reg_2454;
    sc_signal< sc_lv<16> > col_inbuf_load_5_reg_2459;
    sc_signal< sc_lv<8> > tmp_22_cast_fu_1579_p1;
    sc_signal< sc_lv<8> > tmp_22_cast_reg_2464;
    sc_signal< sc_lv<1> > ap_CS_fsm_state17;
    sc_signal< sc_lv<29> > tmp_6_i4_cast_fu_1582_p1;
    sc_signal< sc_lv<29> > tmp_6_i4_cast_reg_2469;
    sc_signal< sc_lv<29> > tmp_6_1_i7_cast_fu_1585_p1;
    sc_signal< sc_lv<29> > tmp_6_1_i7_cast_reg_2474;
    sc_signal< sc_lv<29> > tmp_6_2_i11_cast_fu_1588_p1;
    sc_signal< sc_lv<29> > tmp_6_2_i11_cast_reg_2479;
    sc_signal< sc_lv<29> > tmp_6_3_i15_cast_fu_1591_p1;
    sc_signal< sc_lv<29> > tmp_6_3_i15_cast_reg_2484;
    sc_signal< sc_lv<29> > tmp_6_4_i19_cast_fu_1594_p1;
    sc_signal< sc_lv<29> > tmp_6_4_i19_cast_reg_2489;
    sc_signal< sc_lv<29> > tmp_6_5_i23_cast_fu_1597_p1;
    sc_signal< sc_lv<29> > tmp_6_5_i23_cast_reg_2494;
    sc_signal< sc_lv<29> > tmp_6_6_i27_cast_fu_1600_p1;
    sc_signal< sc_lv<29> > tmp_6_6_i27_cast_reg_2499;
    sc_signal< sc_lv<29> > tmp_6_7_i31_cast_fu_1604_p1;
    sc_signal< sc_lv<29> > tmp_6_7_i31_cast_reg_2504;
    sc_signal< sc_lv<1> > tmp_i2_fu_1608_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2509;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2509;
    sc_signal< sc_lv<4> > k_1_fu_1614_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > k_i1_cast_fu_1620_p1;
    sc_signal< sc_lv<32> > k_i1_cast_reg_2518;
    sc_signal< sc_lv<8> > tmp_39_fu_1633_p2;
    sc_signal< sc_lv<8> > tmp_39_reg_2525;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp2_iter1_tmp_39_reg_2525;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp2_iter2_tmp_39_reg_2525;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp2_iter3_tmp_39_reg_2525;
    sc_signal< sc_lv<29> > tmp_7_1_i8_fu_1852_p2;
    sc_signal< sc_lv<29> > tmp_7_1_i8_reg_2570;
    sc_signal< sc_lv<29> > tmp_7_3_i1_fu_1857_p2;
    sc_signal< sc_lv<29> > tmp_7_3_i1_reg_2575;
    sc_signal< sc_lv<29> > tmp_7_5_i1_fu_1862_p2;
    sc_signal< sc_lv<29> > tmp_7_5_i1_reg_2580;
    sc_signal< sc_lv<29> > grp_fu_1867_p3;
    sc_signal< sc_lv<29> > tmp14_reg_2585;
    sc_signal< sc_lv<16> > tmp_5_i1_reg_2590;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_1698_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_2595;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<7> > indvar_flatten_next1_fu_1704_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<4> > i_3_mid2_fu_1722_p3;
    sc_signal< sc_lv<4> > i_3_mid2_reg_2604;
    sc_signal< sc_lv<4> > j_1_cast_mid2_v_fu_1730_p3;
    sc_signal< sc_lv<4> > j_1_cast_mid2_v_reg_2609;
    sc_signal< sc_lv<4> > i_7_fu_1765_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<6> > dst_assign_address0;
    sc_signal< sc_logic > dst_assign_ce0;
    sc_signal< sc_logic > dst_assign_we0;
    sc_signal< sc_lv<16> > dst_assign_d0;
    sc_signal< sc_lv<16> > dst_assign_q0;
    sc_signal< sc_lv<6> > dst_assign_1_address0;
    sc_signal< sc_logic > dst_assign_1_ce0;
    sc_signal< sc_logic > dst_assign_1_we0;
    sc_signal< sc_lv<16> > dst_assign_1_q0;
    sc_signal< sc_lv<6> > col_inbuf_address0;
    sc_signal< sc_logic > col_inbuf_ce0;
    sc_signal< sc_logic > col_inbuf_we0;
    sc_signal< sc_lv<6> > col_inbuf_address1;
    sc_signal< sc_logic > col_inbuf_ce1;
    sc_signal< sc_lv<7> > indvar_flatten_phi_fu_988_p4;
    sc_signal< sc_lv<4> > i_phi_fu_999_p4;
    sc_signal< sc_lv<4> > k_i_phi_fu_1011_p4;
    sc_signal< sc_lv<4> > j_phi_fu_1033_p4;
    sc_signal< sc_lv<4> > i_2_reg_1051;
    sc_signal< sc_lv<1> > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > j_1_phi_fu_1088_p4;
    sc_signal< sc_lv<32> > tmp_5_cast_fu_1332_p1;
    sc_signal< sc_lv<32> > tmp_20_cast_fu_1419_p1;
    sc_signal< sc_lv<32> > tmp_17_cast_fu_1450_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_1475_p1;
    sc_signal< sc_lv<32> > tmp_21_fu_1486_p3;
    sc_signal< sc_lv<32> > tmp_23_fu_1500_p3;
    sc_signal< sc_lv<32> > tmp_25_fu_1514_p3;
    sc_signal< sc_lv<32> > tmp_27_fu_1528_p3;
    sc_signal< sc_lv<32> > tmp_29_fu_1542_p3;
    sc_signal< sc_lv<32> > tmp_31_fu_1556_p3;
    sc_signal< sc_lv<32> > tmp_33_fu_1570_p3;
    sc_signal< sc_lv<32> > tmp_43_cast_fu_1694_p1;
    sc_signal< sc_lv<32> > tmp_42_cast_fu_1760_p1;
    sc_signal< sc_lv<32> > tmp_39_cast_fu_1791_p1;
    sc_signal< sc_lv<3> > grp_fu_1106_p9;
    sc_signal< sc_lv<3> > grp_fu_1127_p9;
    sc_signal< sc_lv<4> > i_4_fu_1220_p2;
    sc_signal< sc_lv<29> > grp_fu_1821_p3;
    sc_signal< sc_lv<7> > tmp_fu_1312_p3;
    sc_signal< sc_lv<8> > tmp_1_cast_fu_1319_p1;
    sc_signal< sc_lv<8> > k_i_cast_cast_fu_1323_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_1326_p2;
    sc_signal< sc_lv<29> > tmp4_fu_1337_p2;
    sc_signal< sc_lv<29> > tmp_3_i_fu_1341_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_1375_p2;
    sc_signal< sc_lv<4> > j_2_fu_1369_p2;
    sc_signal< sc_lv<7> > tmp_16_fu_1401_p3;
    sc_signal< sc_lv<8> > j_cast_mid2_cast_fu_1397_p1;
    sc_signal< sc_lv<8> > tmp_19_cast_fu_1409_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_1413_p2;
    sc_signal< sc_lv<7> > tmp_14_fu_1430_p3;
    sc_signal< sc_lv<8> > i_1_cast_cast_fu_1441_p1;
    sc_signal< sc_lv<8> > tmp_16_cast_fu_1437_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_1444_p2;
    sc_signal< sc_lv<7> > tmp_20_fu_1480_p2;
    sc_signal< sc_lv<7> > tmp_22_fu_1495_p2;
    sc_signal< sc_lv<7> > tmp_24_fu_1509_p2;
    sc_signal< sc_lv<7> > tmp_26_fu_1523_p2;
    sc_signal< sc_lv<7> > tmp_28_fu_1537_p2;
    sc_signal< sc_lv<7> > tmp_30_fu_1551_p2;
    sc_signal< sc_lv<7> > tmp_32_fu_1565_p2;
    sc_signal< sc_lv<8> > k_i1_cast_cast_fu_1629_p1;
    sc_signal< sc_lv<29> > grp_fu_1881_p3;
    sc_signal< sc_lv<29> > grp_fu_1888_p3;
    sc_signal< sc_lv<29> > grp_fu_1895_p3;
    sc_signal< sc_lv<29> > tmp11_fu_1670_p2;
    sc_signal< sc_lv<29> > tmp15_fu_1674_p2;
    sc_signal< sc_lv<29> > tmp_3_i1_fu_1678_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1716_p2;
    sc_signal< sc_lv<4> > j_3_fu_1710_p2;
    sc_signal< sc_lv<7> > tmp_37_fu_1742_p3;
    sc_signal< sc_lv<8> > j_1_cast_mid2_cast_fu_1738_p1;
    sc_signal< sc_lv<8> > tmp_41_cast_fu_1750_p1;
    sc_signal< sc_lv<8> > tmp_38_fu_1754_p2;
    sc_signal< sc_lv<7> > tmp_35_fu_1771_p3;
    sc_signal< sc_lv<8> > i_3_cast_cast_fu_1782_p1;
    sc_signal< sc_lv<8> > tmp_38_cast_fu_1778_p1;
    sc_signal< sc_lv<8> > tmp_36_fu_1785_p2;
    sc_signal< sc_lv<14> > grp_fu_1808_p1;
    sc_signal< sc_lv<29> > grp_fu_1843_p3;
    sc_signal< sc_lv<14> > grp_fu_1843_p2;
    sc_signal< sc_lv<16> > tmp_7_1_i8_fu_1852_p0;
    sc_signal< sc_lv<16> > tmp_7_3_i1_fu_1857_p0;
    sc_signal< sc_lv<16> > tmp_7_5_i1_fu_1862_p0;
    sc_signal< sc_lv<16> > grp_fu_1867_p0;
    sc_signal< sc_lv<29> > grp_fu_1873_p3;
    sc_signal< sc_lv<16> > grp_fu_1873_p0;
    sc_signal< sc_lv<14> > grp_fu_1873_p2;
    sc_signal< sc_lv<16> > grp_fu_1881_p0;
    sc_signal< sc_lv<14> > grp_fu_1881_p1;
    sc_signal< sc_lv<16> > grp_fu_1888_p0;
    sc_signal< sc_lv<16> > grp_fu_1895_p0;
    sc_signal< sc_lv<1> > ap_CS_fsm_state26;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_lv<29> > grp_fu_1808_p10;
    sc_signal< sc_lv<29> > grp_fu_1881_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_pp1_stage0;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<17> ap_ST_fsm_pp2_stage0;
    static const sc_lv<17> ap_ST_fsm_state23;
    static const sc_lv<17> ap_ST_fsm_pp3_stage0;
    static const sc_lv<17> ap_ST_fsm_state26;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<29> ap_const_lv29_1000;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_col_inbuf_address0();
    void thread_col_inbuf_address1();
    void thread_col_inbuf_ce0();
    void thread_col_inbuf_ce1();
    void thread_col_inbuf_we0();
    void thread_dct_coeff_table_0_address0();
    void thread_dct_coeff_table_0_ce0();
    void thread_dct_coeff_table_1_address0();
    void thread_dct_coeff_table_1_ce0();
    void thread_dct_coeff_table_2_address0();
    void thread_dct_coeff_table_2_ce0();
    void thread_dct_coeff_table_3_address0();
    void thread_dct_coeff_table_3_ce0();
    void thread_dct_coeff_table_4_address0();
    void thread_dct_coeff_table_4_ce0();
    void thread_dct_coeff_table_5_address0();
    void thread_dct_coeff_table_5_ce0();
    void thread_dct_coeff_table_6_address0();
    void thread_dct_coeff_table_6_ce0();
    void thread_dct_coeff_table_7_address0();
    void thread_dct_coeff_table_7_ce0();
    void thread_dst_assign_1_address0();
    void thread_dst_assign_1_ce0();
    void thread_dst_assign_1_we0();
    void thread_dst_assign_address0();
    void thread_dst_assign_ce0();
    void thread_dst_assign_d0();
    void thread_dst_assign_we0();
    void thread_exitcond_flatten1_fu_1698_p2();
    void thread_exitcond_flatten9_fu_1357_p2();
    void thread_exitcond_flatten_fu_1188_p2();
    void thread_grp_fu_1106_p9();
    void thread_grp_fu_1127_p9();
    void thread_grp_fu_1808_p1();
    void thread_grp_fu_1808_p10();
    void thread_grp_fu_1843_p2();
    void thread_grp_fu_1867_p0();
    void thread_grp_fu_1873_p0();
    void thread_grp_fu_1873_p2();
    void thread_grp_fu_1881_p0();
    void thread_grp_fu_1881_p1();
    void thread_grp_fu_1881_p10();
    void thread_grp_fu_1888_p0();
    void thread_grp_fu_1895_p0();
    void thread_i_1_cast_cast_fu_1441_p1();
    void thread_i_1_mid2_fu_1381_p3();
    void thread_i_3_cast_cast_fu_1782_p1();
    void thread_i_3_mid2_fu_1722_p3();
    void thread_i_4_fu_1220_p2();
    void thread_i_5_fu_1461_p2();
    void thread_i_6_fu_1424_p2();
    void thread_i_7_fu_1765_p2();
    void thread_i_cast_mid2_v_fu_1226_p3();
    void thread_i_phi_fu_999_p4();
    void thread_in_block_0_address0();
    void thread_in_block_0_address1();
    void thread_in_block_0_ce0();
    void thread_in_block_0_ce1();
    void thread_in_block_1_address0();
    void thread_in_block_1_address1();
    void thread_in_block_1_ce0();
    void thread_in_block_1_ce1();
    void thread_in_block_2_address0();
    void thread_in_block_2_address1();
    void thread_in_block_2_ce0();
    void thread_in_block_2_ce1();
    void thread_in_block_3_address0();
    void thread_in_block_3_address1();
    void thread_in_block_3_ce0();
    void thread_in_block_3_ce1();
    void thread_in_block_4_address0();
    void thread_in_block_4_address1();
    void thread_in_block_4_ce0();
    void thread_in_block_4_ce1();
    void thread_in_block_5_address0();
    void thread_in_block_5_address1();
    void thread_in_block_5_ce0();
    void thread_in_block_5_ce1();
    void thread_in_block_6_address0();
    void thread_in_block_6_address1();
    void thread_in_block_6_ce0();
    void thread_in_block_6_ce1();
    void thread_in_block_7_address0();
    void thread_in_block_7_address1();
    void thread_in_block_7_ce0();
    void thread_in_block_7_ce1();
    void thread_indvar_flatten_next1_fu_1704_p2();
    void thread_indvar_flatten_next8_fu_1363_p2();
    void thread_indvar_flatten_next_fu_1194_p2();
    void thread_indvar_flatten_phi_fu_988_p4();
    void thread_j_1_cast_mid2_cast_fu_1738_p1();
    void thread_j_1_cast_mid2_v_fu_1730_p3();
    void thread_j_1_phi_fu_1088_p4();
    void thread_j_2_fu_1369_p2();
    void thread_j_3_fu_1710_p2();
    void thread_j_cast_mid2_cast_fu_1397_p1();
    void thread_j_cast_mid2_v_fu_1389_p3();
    void thread_j_phi_fu_1033_p4();
    void thread_k_1_fu_1614_p2();
    void thread_k_fu_1271_p2();
    void thread_k_i1_cast_cast_fu_1629_p1();
    void thread_k_i1_cast_fu_1620_p1();
    void thread_k_i_cast_cast_fu_1323_p1();
    void thread_k_i_cast_fu_1214_p1();
    void thread_k_i_mid2_fu_1206_p3();
    void thread_k_i_phi_fu_1011_p4();
    void thread_out_block_address0();
    void thread_out_block_ce0();
    void thread_out_block_d0();
    void thread_out_block_we0();
    void thread_tmp11_fu_1670_p2();
    void thread_tmp15_fu_1674_p2();
    void thread_tmp4_fu_1337_p2();
    void thread_tmp8_fu_1292_p2();
    void thread_tmp_13_fu_1375_p2();
    void thread_tmp_14_fu_1430_p3();
    void thread_tmp_15_fu_1444_p2();
    void thread_tmp_16_cast_fu_1437_p1();
    void thread_tmp_16_fu_1401_p3();
    void thread_tmp_17_cast_fu_1450_p1();
    void thread_tmp_17_fu_1413_p2();
    void thread_tmp_18_fu_1467_p3();
    void thread_tmp_19_cast_fu_1409_p1();
    void thread_tmp_19_fu_1475_p1();
    void thread_tmp_1_cast_fu_1319_p1();
    void thread_tmp_1_fu_1233_p1();
    void thread_tmp_20_cast_fu_1419_p1();
    void thread_tmp_20_fu_1480_p2();
    void thread_tmp_21_fu_1486_p3();
    void thread_tmp_22_cast_fu_1579_p1();
    void thread_tmp_22_fu_1495_p2();
    void thread_tmp_23_fu_1500_p3();
    void thread_tmp_24_fu_1509_p2();
    void thread_tmp_25_fu_1514_p3();
    void thread_tmp_26_fu_1523_p2();
    void thread_tmp_27_fu_1528_p3();
    void thread_tmp_28_fu_1537_p2();
    void thread_tmp_29_fu_1542_p3();
    void thread_tmp_30_fu_1551_p2();
    void thread_tmp_31_fu_1556_p3();
    void thread_tmp_32_fu_1565_p2();
    void thread_tmp_33_fu_1570_p3();
    void thread_tmp_34_fu_1716_p2();
    void thread_tmp_35_fu_1771_p3();
    void thread_tmp_36_fu_1785_p2();
    void thread_tmp_37_fu_1742_p3();
    void thread_tmp_38_cast_fu_1778_p1();
    void thread_tmp_38_fu_1754_p2();
    void thread_tmp_39_cast_fu_1791_p1();
    void thread_tmp_39_fu_1633_p2();
    void thread_tmp_3_i1_fu_1678_p2();
    void thread_tmp_3_i_fu_1341_p2();
    void thread_tmp_41_cast_fu_1750_p1();
    void thread_tmp_42_cast_fu_1760_p1();
    void thread_tmp_43_cast_fu_1694_p1();
    void thread_tmp_5_cast_fu_1332_p1();
    void thread_tmp_5_fu_1326_p2();
    void thread_tmp_6_1_i7_cast_fu_1585_p1();
    void thread_tmp_6_2_i11_cast_fu_1588_p1();
    void thread_tmp_6_3_i15_cast_fu_1591_p1();
    void thread_tmp_6_4_i19_cast_fu_1594_p1();
    void thread_tmp_6_5_i23_cast_fu_1597_p1();
    void thread_tmp_6_6_i27_cast_fu_1600_p1();
    void thread_tmp_6_7_i31_cast_fu_1604_p1();
    void thread_tmp_6_i4_cast_fu_1582_p1();
    void thread_tmp_7_1_i8_fu_1852_p0();
    void thread_tmp_7_3_i1_fu_1857_p0();
    void thread_tmp_7_5_i1_fu_1862_p0();
    void thread_tmp_9_fu_1455_p2();
    void thread_tmp_fu_1312_p3();
    void thread_tmp_i2_fu_1608_p2();
    void thread_tmp_i3_fu_1200_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
