Release 10.1.03 Map K.39 (lin)
Xilinx Mapping Report File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -detail -ol high -cm speed
-register_duplication -smartguide smartguide.ncd -ignore_keep_hierarchy -pr b -k
4 -c 100 -tx off nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Thu Jul 28 11:18:27 2011

Design Summary
--------------
Number of errors:      0
Number of warnings: 2454
Logic Utilization:
  Number of Slice Flip Flops:        15,899 out of  47,232   33%
  Number of 4 input LUTs:            22,762 out of  47,232   48%
Logic Distribution:
  Number of occupied Slices:         15,080 out of  23,616   63%
    Number of Slices containing only related logic:  15,080 out of  15,080 100%
    Number of Slices containing unrelated logic:          0 out of  15,080   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      24,009 out of  47,232   50%
    Number used as logic:            19,806
    Number used as a route-thru:      1,247
    Number used for Dual Port RAMs:   1,820
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          384
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:     592
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                    106 out of     232   45%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  948 MB
Total REAL time to MAP completion:  9 mins 6 secs 
Total CPU time to MAP completion:   9 mins 1 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:120 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(32) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(33) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(34) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(35) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(36) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(37) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(38) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(39) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(40) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(41) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(42) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(43) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(44) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(45) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(46) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(47) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(48) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(49) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(50) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(51) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(52) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(53) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(54) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(55) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(56) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(57) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(58) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(59) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(60) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(61) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(62) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(63) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(80) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(81) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(82) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(83) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(84) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(85) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(86) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(87) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(88) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(89) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(90) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(91) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(92) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(93) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(94) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(95) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(96) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(97) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(98) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(99) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(0) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(2) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(3) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(5) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(6) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(7) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(0) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(1) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(10) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(11) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(12) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(13) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(14) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(15) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(16) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(160) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(161) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(162) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(163) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(164) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(165) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(166) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(167) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(168) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(169) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(17) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(170) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(171) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(172) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(173) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(174) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(175) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(176) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(177) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(178) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(179) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(18) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(180) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(181) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(182) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(183) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(184) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(185) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(186) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(187) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(188) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(189) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(19) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(190) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(191) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(192) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(193) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(194) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(195) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(196) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(197) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(198) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(199) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(2) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(20) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(200) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(201) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(202) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(203) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(204) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(205) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(206) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(207) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(208) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(209) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(21) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(210) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(211) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(212) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(213) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(214) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(215) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(216) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(217) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(218) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(219) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(22) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(220) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(221) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(222) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(223) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(224) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(225) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(226) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(227) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(228) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(229) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(23) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(230) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(231) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(232) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(233) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(234) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(235) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(236) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(237) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(238) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(239) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(24) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(240) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(241) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(242) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(243) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(244) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(245) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(246) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(247) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(248) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(249) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(25) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(250) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(251) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(252) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(253) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(254) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(255) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(26) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(27) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(28) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(29) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(3) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(30) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(31) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(4) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(48) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(49) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(5) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(50) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(51) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(52) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(53) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(54) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(55) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(56) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(57) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(58) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(59) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(6) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(60) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(61) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(62) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(63) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(64) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(65) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(66) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(67) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(68) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(69) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(7) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(70) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(71) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(72) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(73) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(74) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(75) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(76) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(77) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(78) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(79) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(8) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(80) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(81) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(82) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(83) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(84) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(85) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(86) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(87) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(88) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(89) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(9) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(90) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(91) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(92) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(93) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(94) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(95) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(96) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(97) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(98) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(99) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(10) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(11) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(12) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(13) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(14) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(15) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(16) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(17) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(18) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(19) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(4) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(40) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(41) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(42) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(43) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(44) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(45) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(46) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(47) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(48) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(49) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(5) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(50) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(51) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(52) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(53) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(54) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(55) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(56) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(57) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(58) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(59) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(6) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(60) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(61) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(62) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(63) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(64) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(65) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(66) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(67) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(68) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(69) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(7) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(70) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(71) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(72) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(73) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(74) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(75) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(76) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(77) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(78) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(79) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(8) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(9) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(10) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(11) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(12) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(13) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(14) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(15) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(16) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(17) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(18) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(19) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(20) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(21) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(22) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(23) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(24) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(25) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(26) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(27) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(28) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(29) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(30) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(31) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(4) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(5) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(6) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(64) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(65) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(66) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(67) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(68) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(69) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(7) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(70) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(71) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(72) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(73) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(74) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(75) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(76) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(77) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(78) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(79) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(8) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(80) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(81) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(82) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(83) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(84) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(85) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(86) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(87) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(88) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(89) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(9) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(90) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(91) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(92) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(93) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(94) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(95) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(96) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(97) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(98) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(99) has no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_reg_addr(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_reg_addr(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/nf2_dma/sys_rxfifo_wr_valid_bytes(0)
   has no load.
WARNING:LIT:243 - Logical network nf2_core/nf2_dma/sys_rxfifo_wr_valid_bytes(1)
   has no load.
WARNING:LIT:243 - Logical network ddr2_dq(24) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(19) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(30) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(25) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(31) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(26) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(27) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(28) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(29) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(4) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(5) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(10) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(6) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(11) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(7) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(12) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(8) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(13) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(9) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(14) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(20) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(15) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(16) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(21) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(17) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(22) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(18) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(23) has no load.
WARNING:LIT:243 - Logical network serial_RXN_0 has no load.
WARNING:LIT:243 - Logical network serial_RXN_1 has no load.
WARNING:LIT:243 - Logical network ddr2_cke has no load.
WARNING:LIT:243 - Logical network serial_RXP_0 has no load.
WARNING:LIT:243 - Logical network serial_RXP_1 has no load.
WARNING:LIT:243 - Logical network ddr2_rasb has no load.
WARNING:LIT:243 - Logical network ddr2_csb has no load.
WARNING:LIT:243 - Logical network ddr_clk_200 has no load.
WARNING:LIT:243 - Logical network ddr2_casb has no load.
WARNING:LIT:243 - Logical network ddr2_web has no load.
WARNING:LIT:243 - Logical network ddr2_odt0 has no load.
WARNING:LIT:243 - Logical network ddr2_rst_dqs_div_in has no load.
WARNING:LIT:243 - Logical network ddr2_clk0 has no load.
WARNING:LIT:243 - Logical network ddr2_clk1 has no load.
WARNING:LIT:243 - Logical network ddr2_rst_dqs_div_out has no load.
WARNING:LIT:243 - Logical network ddr2_clk0b has no load.
WARNING:LIT:243 - Logical network ddr2_clk1b has no load.
WARNING:LIT:243 - Logical network ddr_clk_200b has no load.
WARNING:LIT:243 - Logical network ddr2_ba(1) has no load.
WARNING:LIT:243 - Logical network ddr2_ba(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(0) has no load.
WARNING:LIT:243 - Logical network ddr2_address(12) has no load.
WARNING:LIT:243 - Logical network ddr2_address(11) has no load.
WARNING:LIT:243 - Logical network ddr2_address(10) has no load.
WARNING:LIT:243 - Logical network ddr2_address(9) has no load.
WARNING:LIT:243 - Logical network ddr2_address(8) has no load.
WARNING:LIT:243 - Logical network ddr2_address(7) has no load.
WARNING:LIT:243 - Logical network ddr2_address(6) has no load.
WARNING:LIT:243 - Logical network ddr2_address(5) has no load.
WARNING:LIT:243 - Logical network ddr2_address(4) has no load.
WARNING:LIT:243 - Logical network ddr2_address(3) has no load.
WARNING:LIT:243 - Logical network ddr2_address(2) has no load.
WARNING:LIT:243 - Logical network ddr2_address(1) has no load.
WARNING:LIT:243 - Logical network ddr2_address(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/is_arp_pkt has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(31) has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/rd_err has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/din(5) has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/full has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/nearly_full
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/prog_full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queu
   e5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N66 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/rd_err has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(0)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(1)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(10)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(11)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(12)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(13)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(14)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(15)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(16)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(17)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(18)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(2)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(3)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(4)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(5)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(6)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(7)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(8)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(9)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/nearly_full has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/prog_full has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue8/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue9/S
   PO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue10/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue11/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue12/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue13/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue14/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue15/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue16/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue17/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue18/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue19/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue20/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue21/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue22/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue23/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue24/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue25/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue26/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue27/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue28/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue29/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue30/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue31/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue32/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue33/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue34/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue35/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue36/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue37/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue38/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue39/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue40/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue41/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue42/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue43/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue44/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue45/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue46/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue47/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue48/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue49/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue50/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue51/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue52/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue53/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue54/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue55/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue56/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue57/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue58/
   SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N66 has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/r
   d_err has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_d
   mask(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_d
   mask(1) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_d
   mask(2) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_data(
   0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo
   /full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo
   /nearly_full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo
   /prog_full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/nearly_fu
   ll has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/prog_full
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram
   _queue27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /nearly_full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /prog_full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo
   /fifo/Mram_queue19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cnt
   r/generic_cntr_regs/Mram_reg_file32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/input_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/nearly_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/prog_full
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(16)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(17)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(18)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(1) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(10) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(11) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(12) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(13) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(14) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(15) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(16) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(17) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(18) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(2) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(3) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(4) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(5) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(6) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(7) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(8) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(9) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(1) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(10) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(11) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(12) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(13) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(14) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(15) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(16) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(17) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(18) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(2) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(3) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(4) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(5) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(6) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(7) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(8) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(9) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(32) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(33) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(34) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/r_almost_empty has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem3/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem1/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem2/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem4/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem5/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem8/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem6/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem7/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem9/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem10/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem13/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem11/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem12/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem14/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem15/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem16/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem17/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem18/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem19/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem22/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem20/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem21/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem23/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem24/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem25/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem26/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem27/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem28/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem31/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem29/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem30/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem32/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem33/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem34/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem35/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem36/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem37/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/r_almost_empty has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/speedis100 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/N0 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/speedis100 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/N0 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/speedis100 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/N0 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0> has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/speedis100 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/N0 has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_bus/pci2net_fifo/almost_full has
   no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_bus/net2pci_fifo/full has no
   load.
WARNING:MapLib:701 - Signal serial_TXN_0 connected to top level port
   serial_TXN_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXN_1 connected to top level port
   serial_TXN_1 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_0 connected to top level port
   serial_TXP_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_1 connected to top level port
   serial_TXP_1 has been removed.
WARNING:MapLib:41 - All members of TNM group "flow_rx_to_tx" have been optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_flow_rx_to_tx" has been
   discarded because its FROM group (flow_rx_to_tx) was optimized away.
WARNING:Pack:504 - The I/O component rgmii_0_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(0) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(0).
WARNING:Pack:504 - The I/O component rgmii_0_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(1) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(1).
WARNING:Pack:504 - The I/O component rgmii_0_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(2) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(2).
WARNING:Pack:504 - The I/O component rgmii_0_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(3) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(3).
WARNING:Pack:504 - The I/O component rgmii_1_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(0) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(0).
WARNING:Pack:504 - The I/O component rgmii_1_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(1) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(1).
WARNING:Pack:504 - The I/O component rgmii_1_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(2) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(2).
WARNING:Pack:504 - The I/O component rgmii_1_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(3) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(3).
WARNING:Pack:504 - The I/O component rgmii_2_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(0) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(0).
WARNING:Pack:504 - The I/O component rgmii_2_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(1) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(1).
WARNING:Pack:504 - The I/O component rgmii_2_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(2) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(2).
WARNING:Pack:504 - The I/O component rgmii_2_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(3) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(3).
WARNING:Pack:504 - The I/O component rgmii_3_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(0) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(0).
WARNING:Pack:504 - The I/O component rgmii_3_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(1) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(1).
WARNING:Pack:504 - The I/O component rgmii_3_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(2) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(2).
WARNING:Pack:504 - The I/O component rgmii_3_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(3) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(3).
WARNING:Pack:504 - The I/O component rgmii_0_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_0_tx_ctl has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_0_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_0_txc has conflicting SLEW property
   values.  The symbol rgmii_0_txc has property value FAST.  The symbol
   rgmii_0_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_0_txc.
WARNING:Pack:504 - The I/O component rgmii_1_txc has conflicting SLEW property
   values.  The symbol rgmii_1_txc has property value FAST.  The symbol
   rgmii_1_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_1_txc.
WARNING:Pack:504 - The I/O component rgmii_2_txc has conflicting SLEW property
   values.  The symbol rgmii_2_txc has property value FAST.  The symbol
   rgmii_2_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_2_txc.
WARNING:Pack:504 - The I/O component rgmii_3_txc has conflicting SLEW property
   values.  The symbol rgmii_3_txc has property value FAST.  The symbol
   rgmii_3_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_3_txc.
WARNING:Pack:504 - The I/O component rgmii_1_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_1_tx_ctl has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_1_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_2_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_2_tx_ctl has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_2_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_3_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_3_tx_ctl has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_3_tx_ctl.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.
   bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB
   16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mram_lut1
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mram_lut2
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2
   .A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/M
   ram_lut1.A>:<RAMB16_RAMB16A>.  The block is configured to use input parity
   pins. There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.

Section 3 - Informational
-------------------------
INFO:Map:110 - output buffer 'phy_mdc_OBUF' driving design level port 'phy_mdc'
   is being pushed into module 'nf2_core/nf2_mdio' to enable I/O register usage.
   The buffer has been renamed as 'nf2_core/nf2_mdio/phy_mdc_OBUF'.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:980 - The following NGM file is used during SmartGuide:
   "nf2_top.ngm". The NGM file contains information on how the guide file was
   originally mapped. It is required for the best SmartGuide results.
INFO:MapLib:533 - The following XORCY(s) is/are demoted to LUTs because there is
   no MUXCY associated with them. Therefore, we cannot recognize the standard
   carry chain structure (5 of 266 are listed):
   XORCY symbol
   "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(0)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(0))
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
3014 block(s) removed
1447 block(s) optimized away
3744 signal(s) removed
1796 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(31)" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N583" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<0>" (MUX) removed.
  The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<1>" (MUX) removed.
    The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<2>" (MUX) removed.
      The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<3>" (MUX) removed.
        The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<4>" (MUX) removed.
          The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<5>" (MUX) removed.
            The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<5>" is sourceless and has been removed.
             Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<6>" (MUX) removed.
              The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<7>" (MUX) removed.
                The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<7>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<8>" (MUX) removed.
                  The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<8>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<9>" (MUX) removed.
                    The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<9>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<10>" (MUX) removed.
                      The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<10>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<11>" (MUX) removed.
                        The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<11>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<12>" (MUX) removed.
                          The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<12>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<13>" (MUX) removed.
                            The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<13>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<14>" (MUX) removed.
                              The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<14>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<15>" (MUX) removed.
                                The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<15>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<16>" (MUX) removed.
                                  The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<16>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<17>" (MUX) removed.
                                    The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<17>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<18>" (MUX) removed.
                                      The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<18>" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<19>" (MUX) removed.
                                        The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<19>" is sourceless and has been removed.
                                         Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<20>" (MUX) removed.
                                          The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<20>" is sourceless and has been removed.
                                           Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<21>" (MUX) removed.
                                            The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<21>" is sourceless and has been removed.
                                             Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<22>" (MUX) removed.
                                              The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<22>" is sourceless and has been removed.
                                               Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<23>" (MUX) removed.
                                                The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<23>" is sourceless and has been removed.
                                                 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<24>" (MUX) removed.
*The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<24>" is sourceless and has been removed.
* Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<25>" (MUX) removed.
*  The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<25>" is sourceless and has been removed.
*   Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<26>" (MUX) removed.
*    The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<26>" is sourceless and has been removed.
*     Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<27>" (MUX) removed.
*      The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<27>" is sourceless and has been removed.
*       Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<28>" (MUX) removed.
*        The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<28>" is sourceless and has been removed.
*         Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<29>" (MUX) removed.
*          The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<29>" is sourceless and has been removed.
*           Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<30>" (MUX) removed.
*            The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<30>" is sourceless and has been removed.
*             Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<31>" (MUX) removed.
*              The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<31>" is sourceless and has been removed.
*               Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_cy<32>" (MUX) removed.
*                The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002" is sourceless and has been removed.
*                 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i"
(FF) removed.
*                  The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/rd_err" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/N1"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<9>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<10>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<11>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<12>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<13>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<14>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<15>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<16>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<17>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<18>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<19>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<20>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<21>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<22>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<23>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<24>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<25>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<26>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<27>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<28>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<29>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<30>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<31>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/N0" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N66" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/rd_err" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/rd_err_tmp"
is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/rd_err_i"
(FF) removed.
The signal "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/N6"
is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/rd_err_tmp"
(ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(0)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(1)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(10)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(11)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(12)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(13)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(14)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(15)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(16)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(17)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(18)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(19)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(2)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(20)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(21)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(22)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(23)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(24)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(25)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(26)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(27)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(3)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(4)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(5)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(6)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(7)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(8)"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/rd_cmp_dmask(9)"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N66" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/rd_
err" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/
rd_err_tmp" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/
rd_err_i" (FF) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/N6"
is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/
rd_err_tmp" (ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_dma
sk(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_dma
sk(1)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_cmp_dma
sk(2)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_data(0)
" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/f
ifo/N0" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(16)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(16)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(17)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(17)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(18)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(18)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/Madd_wr_data_joint1" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/Madd_wr_data_joint1" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/Madd_wr_data_joint1" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(1)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(10)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(11)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(12)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(13)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(14)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(15)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(2)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(3)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(4)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(5)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(6)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(7)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(8)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(9)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(1)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(10)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(11)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(12)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(13)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(14)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(15)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(2)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(3)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(4)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(5)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(6)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(7)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(8)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(9)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/wr_update_b_delayed" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(9)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(9)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(8)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(8)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(7)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(7)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(6)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(6)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(5)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(5)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(4)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(4)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(3)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(3)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(2)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(2)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(15)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(15)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(14)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(14)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(13)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(13)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(12)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(12)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(11)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(11)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(10)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(10)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(1)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(1)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(0)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/wr_update_b_delayed" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(9)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(9)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(8)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(8)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(7)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(7)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(6)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(6)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(5)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(5)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(4)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(4)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(3)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(3)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(2)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(2)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(15)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(15)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(14)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(14)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(13)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(13)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(12)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(12)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(11)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(11)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(10)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(10)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(1)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(1)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(0)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/N0" is
sourceless and has been removed.
The signal "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N292" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N151" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_REQ_TO_TX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<46>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<44>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<42>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<40>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<36>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<34>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<32>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<30>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<26>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<24>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<22>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<18>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<10>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<14>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<18>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<22>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<26>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<30>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<32>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<34>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<36>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<38>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<40>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<42>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<44>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<46>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N182" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011/LUT4_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N484" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21/LUT2_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N495" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_HALF_DUPLEX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N66" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>1" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_2" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>_SW1" (ROM) removed.
            The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N367" is
sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" (ROM) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_4" (FF) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<4>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5" (MUX) removed.
                  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N123" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0" (ROM) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF" (BUF) removed.
                    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N141" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" (ROM) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/LUT4_L_BUF" (BUF) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW11" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/LUT4_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N399" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>21" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N45" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>122_SW0" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N270" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N359" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
                            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
                              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
                                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
                                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
                                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
                                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
                                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
                                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
                                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
                                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
                                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
                              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
                                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
                                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
                                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
                            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
                              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
                                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
                                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
                            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
                              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
                                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
                            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
                              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
                            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
                          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
                        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
                      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
                    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
                  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N97" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N153" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N313" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N353" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N84" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N91" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N10" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N122" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and0000" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N460" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N801" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N139" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N466" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115/LUT2_D_BUF" (BUF) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N444" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>13" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21/LUT4_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N453" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N171" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N208" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N467" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000128" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N90" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N219" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N74" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N486" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<2>38" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>39" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>69" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N296" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N297" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N458" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N363" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N433" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N434" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/N8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N811" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/LUT4_L_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>102/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000125/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000114/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<5>2_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>27/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000149/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N292" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N151" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_REQ_TO_TX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<46>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<44>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<42>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<40>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<36>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<34>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<32>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<30>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<26>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<24>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<22>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<18>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<10>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<14>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<18>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<22>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<26>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<30>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<32>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<34>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<36>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<38>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<40>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<42>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<44>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<46>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N182" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011/LUT4_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N484" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21/LUT2_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N495" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_HALF_DUPLEX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N66" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>1" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_2" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>_SW1" (ROM) removed.
            The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N367" is
sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" (ROM) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_4" (FF) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<4>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5" (MUX) removed.
                  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N123" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0" (ROM) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF" (BUF) removed.
                    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N141" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" (ROM) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/LUT4_L_BUF" (BUF) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW11" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/LUT4_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N399" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>21" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N45" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>122_SW0" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N270" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N359" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
                            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
                              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
                                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
                                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
                                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
                                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
                                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
                                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
                                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
                                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
                                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
                              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
                                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
                                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
                                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
                            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
                              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
                                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
                                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
                            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
                              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
                                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
                            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
                              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
                            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
                          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
                        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
                      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
                    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
                  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N97" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N153" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N313" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N353" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N84" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N91" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N10" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N122" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and0000" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N460" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N801" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N139" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N466" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115/LUT2_D_BUF" (BUF) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N444" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>13" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21/LUT4_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N453" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N171" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N208" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N467" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000128" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N90" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N219" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N74" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N486" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<2>38" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>39" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>69" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N296" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N297" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N458" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N363" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N433" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N434" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/N8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N811" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/LUT4_L_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>102/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000125/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000114/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<5>2_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>27/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000149/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N292" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N151" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_REQ_TO_TX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<46>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<44>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<42>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<40>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<36>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<34>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<32>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<30>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<26>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<24>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<22>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<18>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<10>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<14>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<18>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<22>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<26>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<30>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<32>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<34>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<36>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<38>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<40>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<42>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<44>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<46>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N182" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011/LUT4_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N484" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21/LUT2_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N495" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_HALF_DUPLEX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N66" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>1" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_2" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>_SW1" (ROM) removed.
            The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N367" is
sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" (ROM) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_4" (FF) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<4>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5" (MUX) removed.
                  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N123" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0" (ROM) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF" (BUF) removed.
                    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N141" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" (ROM) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/LUT4_L_BUF" (BUF) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW11" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/LUT4_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N399" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>21" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N45" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>122_SW0" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N270" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N359" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
                            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
                              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
                                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
                                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
                                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
                                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
                                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
                                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
                                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
                                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
                                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
                              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
                                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
                                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
                                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
                            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
                              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
                                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
                                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
                            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
                              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
                                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
                            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
                              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
                            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
                          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
                        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
                      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
                    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
                  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
                The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N97" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N153" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N313" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N353" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N84" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N91" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N10" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N122" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and0000" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N460" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N801" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N139" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N466" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115/LUT2_D_BUF" (BUF) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N444" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>13" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21/LUT4_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N453" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N171" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N208" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N467" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000128" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N90" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N219" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N74" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N486" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<2>38" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>39" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>69" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N296" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N297" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N458" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N363" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N433" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N434" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/N8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N811" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/LUT4_L_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>102/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000125/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000114/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<5>2_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>27/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000149/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N292" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N151" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_REQ_TO_TX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<46>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<44>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<42>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<40>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<36>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<34>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<32>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<30>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<26>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<24>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<22>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<18>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_SOURCE_HELD<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<10>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<14>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<18>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<22>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<26>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<30>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<32>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<34>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<36>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<38>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<40>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<42>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<44>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift<46>" is sourceless and
has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N182" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011/LUT4_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N484" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21/LUT2_D_BUF" (BUF) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N495" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_HALF_DUPLEX" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N66" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>1" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_2" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000110" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>_SW1" (ROM) removed.
            The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N367" is
sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" (ROM) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_4" (FF) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<4>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5" (MUX) removed.
                  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N123" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0" (ROM) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF" (BUF) removed.
                    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N141" is
sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" (ROM) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/O" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015/LUT4_L_BUF" (BUF) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not00015" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW11" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not000121_SW0/LUT4_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N399" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>21" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N45" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>122_SW0" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N270" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N359" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
                            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
                              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
                                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
                                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
                                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
                                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
                                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
                                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
                                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
                                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
                                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
                                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
                                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
                              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
                                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
                                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
                                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
                                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
                            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
                              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
                                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
                                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
                                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
                                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
                            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
                              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
                               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
                                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
                            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
                             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
                              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
                           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
                            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
                         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
                          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
                       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
                        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
                     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
                      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
                   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
                    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
                 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
                  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
                The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N97" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N153" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N313" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N353" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N84" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N91" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N10" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N122" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and0000" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N460" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N801" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N139" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N466" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115/LUT2_D_BUF" (BUF) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N444" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>13" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21/LUT4_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N453" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N171" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N208" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N467" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000128" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N90" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N219" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N74" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N486" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<2>38" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>39" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>69" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N296" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N297" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N458" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N363" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N433" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N434" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/N8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N811" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/LUT4_L_BUF" (BUF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00004/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>102/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>15/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETIFG_not000118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000125/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>118/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not000114/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<5>2_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>27/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not000149/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/almost_full" is sourceless and has
been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
" (FF) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux0000" is sourceless and has been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" is
sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not00011" (ROM) removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000088" (ROM) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" is sourceless and has been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051" is sourceless and has been removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/BU2/N29" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051" (ROM) removed.
  The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051/LUT4_L_BUF" (BUF) removed.
The signal "nf2_core/cpci_bus/net2pci_fifo/full" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "gmii_0_col_int" is unused and has been removed.
 Unused block "rgmii_0_io/gmii_col_int1" (ROM) removed.
The signal "gmii_0_crs_int" is unused and has been removed.
 Unused block "rgmii_0_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_1_col_int" is unused and has been removed.
 Unused block "rgmii_1_io/gmii_col_int1" (ROM) removed.
The signal "gmii_1_crs_int" is unused and has been removed.
 Unused block "rgmii_1_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_2_col_int" is unused and has been removed.
 Unused block "rgmii_2_io/gmii_col_int1" (ROM) removed.
The signal "gmii_2_crs_int" is unused and has been removed.
 Unused block "rgmii_2_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_3_col_int" is unused and has been removed.
 Unused block "rgmii_3_io/gmii_col_int1" (ROM) removed.
The signal "gmii_3_crs_int" is unused and has been removed.
 Unused block "rgmii_3_io/gmii_crs_int1" (ROM) removed.
The signal "nf2_core/cpci_reg_addr(0)" is unused and has been removed.
The signal "nf2_core/cpci_reg_addr(1)" is unused and has been removed.
The signal "serial_TXN_0" is unused and has been removed.
 Unused block "serial_TXN_0_OBUFT" (TRI) removed.
The signal "serial_TXN_1" is unused and has been removed.
 Unused block "serial_TXN_1_OBUFT" (TRI) removed.
The signal "serial_TXP_0" is unused and has been removed.
 Unused block "serial_TXP_0_OBUFT" (TRI) removed.
The signal "serial_TXP_1" is unused and has been removed.
 Unused block "serial_TXP_1_OBUFT" (TRI) removed.
Unused block
"nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051_SW0" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF)
removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/XST_G
ND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/
rd_err_tmp_SW0_SW0" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/XST_GND" (ZERO)
removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/rd_err_tmp_S
W0_SW0" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_
mm_int_31" (FF) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<0>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<10>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<11>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<12>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<13>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<14>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<15>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<16>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<17>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<18>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<19>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<1>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<20>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<21>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<22>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<23>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<24>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<25>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<26>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<27>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<28>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<29>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<2>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<30>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<31>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<3>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<4>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<5>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<6>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<7>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<8>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/rd_err_i_mu
x0002_wg_lut<9>" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/XST_GND"
(ZERO) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/XST_VCC" (ONE)
removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/wr_update_b_delayed" (SFF) removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/Madd_wr_data_joint11" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/Madd_wr_data_joint11" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/Madd_wr_data_joint11" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/wr_update_b_delayed" (SFF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block "serial_TXN_0" (PAD) removed.
Unused block "serial_TXN_1" (PAD) removed.
Unused block "serial_TXP_0" (PAD) removed.
Unused block "serial_TXP_1" (PAD) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<0>41/LUT2_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<0>41/LUT2_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<0>41/LUT2_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<0>41/LUT2_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<1>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_COUNT_mux0003<7>211" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		nf2_core/core_256kb_0_reg_grp/XST_GND
VCC 		nf2_core/core_256kb_0_reg_grp/XST_VCC
GND 		nf2_core/core_4mb_reg_grp/XST_GND
VCC 		nf2_core/core_4mb_reg_grp/XST_VCC
GND 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_VCC
GND 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_VCC
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/device_id_reg/XST_GND
VCC 		nf2_core/device_id_reg/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>150_SW0_F
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>51_G
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>150_SW0_F
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>51_G
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>150_SW0_F
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>51_G
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>150_SW0_F
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>51_G
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/nf2_dma/nf2_dma_regs/XST_GND
VCC 		nf2_core/nf2_dma/nf2_dma_regs/XST_VCC
GND 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/XST_GND
GND 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/XST_GND
GND 		nf2_core/nf2_dma/timeout_synchronizer/XST_GND
GND 		nf2_core/nf2_mdio/XST_GND
VCC 		nf2_core/nf2_mdio/XST_VCC
GND 		nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/XST_GND
VCC 		nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/XST_VCC
GND 		nf2_core/unused_reg_core_4mb_0/XST_GND
VCC 		nf2_core/unused_reg_core_4mb_0/XST_VCC
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_regs/XST_GND
VCC 		nf2_core/user_data_path/input_arbiter/in_arb_regs/XST_VCC
VCC 		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/XST_GND
VCC
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/XS
T_GND
VCC
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/XS
T_VCC
GND
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/XS
T_GND
VCC
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/XS
T_VCC
GND 		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/GND
VCC 		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/VCC
GND 		nf2_core/user_data_path/output_port_lookup/eth_parser/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/eth_parser/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/XST_GND
GND 		nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU351/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU351/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/XST_GND
GND 		nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/XST_G
ND
GND 		nf2_core/user_data_path/output_port_lookup/ip_lpm/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_lpm/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/GND
VCC 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/VCC
GND 		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/XST_GND
GND
		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/
fifo/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr
/generic_cntr_regs/XST_GND
VCC
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr
/generic_cntr_regs/XST_VCC
GND
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/XST_GND
VCC
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/XST_VCC
VCC 		nf2_core/user_data_path/output_port_lookup/preprocess_control/XST_VCC
GND 		nf2_core/user_data_path/output_queues/input_fifo/fifo/XST_GND
VCC 		nf2_core/user_data_path/output_queues/input_fifo/fifo/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/XST_GN
D
GND 		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/XST_GND
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram/XST_VCC
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram_addr_b(0)_SW2
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram_addr_b(1)_SW2
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram/XST_VCC
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_b(0)_SW2
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_b(1)_SW2
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram/XST_VCC
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/XST_VCC
GND 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/XST_GND
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/XST_VCC
GND 		nf2_core/user_data_path/output_queues/remove_pkt/XST_GND
VCC 		nf2_core/user_data_path/output_queues/remove_pkt/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/XST_VCC
GND 		nf2_core/user_data_path/output_queues/store_pkt/XST_GND
VCC 		nf2_core/user_data_path/output_queues/store_pkt/XST_VCC
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/Madd_wr_data_joint_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/Madd_wr_data_joint_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_curr_plus_new_a_cy(0)

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_not0001111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_OPCODE_INT_cmp_eq000075/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_OPCODE_EARLY_and0000_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_and000210/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_or00073/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER6/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_not0001111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_OPCODE_INT_cmp_eq000075/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_OPCODE_EARLY_and0000_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_and000210/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_or00073/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER6/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_not0001111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_OPCODE_INT_cmp_eq000075/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_OPCODE_EARLY_and0000_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_and000210/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_or00073/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER6/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_not0001111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_OPCODE_INT_cmp_eq000075/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_OPCODE_EARLY_and0000_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_and000210/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_or00073/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER6/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/Mcount_DATA_COUNT_xor<3>111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/DATA_COUNT_not000112/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/Mcount_DATA_COUNT_xor<3>111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/DATA_COUNT_not000112/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/Mcount_DATA_COUNT_xor<3>111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/DATA_COUNT_not000112/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/Mcount_DATA_COUNT_xor<3>111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/DATA_COUNT_not000112/LUT4_L_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_i
nteger_srl_mux0003<0>1_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000076/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>102/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>15/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>42/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000049/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_Out11/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CDS_or000313/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER26/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<10>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<11>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<12>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<13>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<14>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<15>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>64/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000076/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>102/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>15/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>42/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000049/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_Out11/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CDS_or000313/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER26/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<10>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<11>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<12>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<13>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<14>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<15>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>64/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000076/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>102/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>15/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>42/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000049/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_Out11/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CDS_or000313/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER26/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<10>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<11>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<12>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<13>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<14>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<15>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>64/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_7_xor0000_xo<2>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_5_xor0000_xo<3>1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000076/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>102/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>15/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>42/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000049/LUT2_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_Out11/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CDS_or000313/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_TX_ER26/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<10>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<11>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<12>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<13>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<14>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_COUNT_mux0000<15>22/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>64/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_o
r0000118/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i54/LUT2
_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_o
r0000118/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000
070_SW0/LUT3_L_BUF
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU440
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU474
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU508
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU542
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU576
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU610
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU644
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU678
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU712
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU746
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU780
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU814
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU848
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU882
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU916
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU950
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU984
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1018
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1052
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1086
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1120
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1154
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1188
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1222
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1256
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1290
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1324
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1358
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1392
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1426
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1460
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1494
INV 		nf2_core/user_data_path/output_port_lookup/in_rdy1_INV_0
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/E
XTENSION_FLAG_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<4>111/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and0000211/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and000021/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<3>1_SW0/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_not0001111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000012/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ZERO_and000011/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<1>11/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/VLAN_MATCH_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<7>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/H
ALF_DUPLEX_HELD_not00011_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not000111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000058/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>21/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/DATA_COUNTER_10_mux000061/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>160_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/STATE_COUNT_FSM_FFd1-In15_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/WFBOT_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000162_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/SCSH_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CFL_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>51_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>100_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/E
XTENSION_FLAG_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<4>111/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and0000211/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and000021/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<3>1_SW0/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_not0001111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000012/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ZERO_and000011/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<1>11/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/VLAN_MATCH_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<7>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/H
ALF_DUPLEX_HELD_not00011_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not000111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000058/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>21/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/DATA_COUNTER_10_mux000061/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>160_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/STATE_COUNT_FSM_FFd1-In15_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/WFBOT_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000162_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/SCSH_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CFL_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>51_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>100_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/E
XTENSION_FLAG_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<4>111/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and0000211/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and000021/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<3>1_SW0/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_not0001111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000012/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ZERO_and000011/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<1>11/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/VLAN_MATCH_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<7>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/H
ALF_DUPLEX_HELD_not00011_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not000111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000058/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>21/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/DATA_COUNTER_10_mux000061/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>160_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/STATE_COUNT_FSM_FFd1-In15_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/WFBOT_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000162_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/SCSH_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CFL_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>51_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>100_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/E
XTENSION_FLAG_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<4>111/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and0000211/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ONE_and000021/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<3>1_SW0/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_not0001111/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_STATUS_INT_cmp_eq000012/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/LENGTH_ZERO_and000011/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<1>11/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/VLAN_MATCH_and000011/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_BOC/Mmux_BACKOFF_VALUE<7>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/H
ALF_DUPLEX_HELD_not00011_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not000111/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_cmp_eq000058/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET_SW0/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/FORCE_QUIET/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_10_xor0003_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_0_xor0002_Result1/LUT2_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>21/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_DECODER/DATA_COUNTER_10_mux000061/LUT3_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>_SW1/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>160_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/STATE_COUNT_FSM_FFd1-In15_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/WFBOT_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000162_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/SCSH_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CRCGEN/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
CS_CHECK/Mxor_REG_14_xor0001_xo<1>1/LUT4_D_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/CFL_not0001_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>51_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>100_SW1/LUT4_L_BUF
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(1)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(2)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(3)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(4)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(5)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(6)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(7)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(8)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(9)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(10)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(11)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(12)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(13)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(14)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(15)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(16)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(17)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(18)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(19)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(20)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(21)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(22)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(23)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(24)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(25)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(26)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(27)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(28)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(29)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(30)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_xor(31)_rt
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_61_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_41_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_21_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_01_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_71_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_51_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_31_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mcount_wr_ptr_xor(0
)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mcount_rd_ptr_xor(0
)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mcount_depth_xor(0)
11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mcount_reset_coun
t_xor(0)11_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(9)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(8)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(7)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(6)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(5)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(4)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(31)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(30)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(3)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(29)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(28)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(27)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(26)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(25)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(24)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(23)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(22)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(21)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(20)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(2)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(19)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(18)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(17)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(16)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(15)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(14)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(13)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(12)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(11)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(10)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(1)1_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask(0)1_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mcount_wr_
ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mcount_rd_
ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mcount_dep
th_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/eth_parser/eth_parser_info_vld1_INV
_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mcount_reset_coun
t_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mcount_wr_ptr_
xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mcount_rd_ptr_
xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mcount_depth_x
or(0)11_INV_0
INV 		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_mac_vld1_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mcount_re
set_count_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/
fifo/Mcount_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/
fifo/Mcount_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/
fifo/Mcount_depth_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_vld1_
INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mcoun
t_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mcoun
t_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mcoun
t_depth_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ip_checksum_vld1_IN
V_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/
fifo/Mcount_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/
fifo/Mcount_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/
fifo/Mcount_depth_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_vld1_
INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/lpm_wr_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/lpm_rd_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/dest_ip_filter_wr_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/dest_ip_filter_rd_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/arp_wr_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_
cntr/arp_rd_req_mux00001_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr
/generic_cntr_regs/reg_cnt_nxt(0)1_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr
/generic_cntr_regs/reset_inv1_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/op_lut_process_sm_not00001_INV_0
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(1)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(2)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(3)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(4)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(5)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(6)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(7)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(8)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(9)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(10)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(11)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(12)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(13)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(14)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(15)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(16)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(17)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_xor(18)_rt
INV
		nf2_core/user_data_path/output_queues/store_pkt/Madd_stored_pkt_total_word_len
gth_add0000_xor(0)11_INV_0
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(1)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(2)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(3)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(4)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(5)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(6)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(7)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(8)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(9)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(10)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(11)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(12)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(13)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(14)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(15)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(16)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(17)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_cy(0)_
rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_xor(18)_rt
INV
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_pkt_len_counter_add0000_
xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_wr_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_rd_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_depth_xor(0)11_IN
V_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_depth_xor(0)11_INV_0
INV 		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_avail1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mcount_reg_cnt_xor(
0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Maccum_addr_min_xor
(16)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Maccum_addr_max_xor
(16)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reset_inv1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progre
ss_mux00001_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/write_b_norst1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/wr_update_b_inv1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/wr_update_a_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
INV 		nf2_core/nf2_dma/nf2_dma_que_intfc/reset_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo_not00011_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wrst_n_inv1_INV_0
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(12)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(13)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(14)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(15)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(16)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(17)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(18)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(19)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(20)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(21)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(22)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(23)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(24)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(25)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(26)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(27)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(28)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(29)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(30)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_xor(31)_rt
INV 		nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo_not00001_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rrst_n_inv1_INV_0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_
RST_ASYNCH1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_RX_
RST_ASYNCH1
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000132
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_mux00001_INV_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_mux00001_INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/enable_jumbo_tx1_INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/enable_jumbo_rx1_INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_
RST_ASYNCH1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_RX_
RST_ASYNCH1
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000132
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_mux00001_INV_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_mux00001_INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/enable_jumbo_tx1_INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/enable_jumbo_rx1_INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_
RST_ASYNCH1
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_RX_
RST_ASYNCH1
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000132
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_mux00001_INV_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_mux00001_INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/enable_jumbo_tx1_INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/enable_jumbo_rx1_INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_
RST_ASYNCH1
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_RX_
RST_ASYNCH1
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/F
RAME_CHECKER/SLOT_LENGTH_CNTR_not000132
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_mux00001_INV_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_BAD_mux00001_INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/enable_jumbo_tx1_INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/enable_jumbo_rx1_INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
INV
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<0>1
1_INV_0
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(1)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(2)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(3)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(4)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(5)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(6)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_xor(7)_rt
INV 		nf2_core/nf2_mdio/phy_wr_data_not00031_INV_0
INV 		nf2_core/nf2_mdio/Mcount_cmd_counter_xor(0)11_INV_0
INV 		nf2_core/device_id_reg/req_acked_inv1_INV_0
INV 		nf2_core/invert_clk
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcount_watchdog_timer_cy(0)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcompar_tx_last_word_cy(1)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcompar_rx_last_word_cy(1)_rt
INV 		rgmii_3_io/not_tx_rgmii_clk_int1_INV_0
INV 		rgmii_3_io/not_tx_rgmii_clk90_int1_INV_0
INV 		rgmii_3_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_2_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_1_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_0_io/not_rx_rgmii_clk_int1_INV_0
INV 		nf2_core/cpci_bus/cpci_wr_rdy_nxt_norst1_INV_0
INV 		nf2_core/cpci_bus/cpci_rd_rdy_nxt_norst1_INV_0
INV 		nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req_not00031_INV_0
INV
		nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1_cmp_eq0000_norst1_INV_0
INV 		nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del(3)_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3)_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/access(0)_inv1_INV_0
INV 		sram2_tri_en_inv1_INV_0
INV 		phy_mdata_tri_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_not00001_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_que_intfc_not00001_INV_0
LUT2
		nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_and
00001
LUT2
		nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/wr_addr_q_and
00001
LUT2
		nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/w
r_addr_q_and00001
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram_din_a(0)1_SW0
MUXF5
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/Madd_wr_data_joint1_f5
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram_din_a(0)1_SW0
MUXF5
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/Madd_wr_data_joint1_f5
MUXF5
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/Madd_wr_data_joint1_f5
LUT2
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram_addr_a(0)31
LUT2
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram_addr_a(0)31
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/wr_update_b_or00001
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_EN1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<7>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<6>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<5>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<4>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<3>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<2>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<1>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<0>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_ER1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_VLAN_ENABLE_OUT1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>39
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>39
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/EXTENSION_REG3
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_EN1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_F
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_G
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_F
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_G
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_RX_GEN/RX_DV_REG3_mux00011
LUT3_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1/LUT3_D_BUF
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_EN1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<7>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<6>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<5>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<4>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<3>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<2>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<1>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<0>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_ER1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_VLAN_ENABLE_OUT1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>39
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>39
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/EXTENSION_REG3
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_EN1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_F
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_G
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_F
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_G
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_RX_GEN/RX_DV_REG3_mux00011
LUT3_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1/LUT3_D_BUF
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_EN1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<7>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<6>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<5>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<4>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<3>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<2>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<1>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<0>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_ER1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_VLAN_ENABLE_OUT1
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>39
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>39
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/EXTENSION_REG3
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_EN1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_F
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_G
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_F
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_G
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_RX_GEN/RX_DV_REG3_mux00011
LUT3_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1/LUT3_D_BUF
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_EN1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<7>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<6>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<5>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<4>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<3>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<2>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<1>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
D<0>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_TX
_ER1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_01
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_VLAN_ENABLE_OUT1
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>39
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>39
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/EXTENSION_REG3
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_EN1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_F
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_DV_G
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_F
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RX_ER43_G
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_RX_GEN/RX_DV_REG3_mux00011
LUT3_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TX_ER1/LUT3_D_BUF
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/GOOD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_or0006_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>156
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>511
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>58
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IDL_or00051
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not00012
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_mux00001
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000183
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not00012
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000174
MUXF5
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_EXTENSION_and000437_f5
LUT2_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/GOOD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_or0006_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>156
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>511
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>58
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IDL_or00051
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not00012
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_mux00001
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000183
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not00012
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000174
MUXF5
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_EXTENSION_and000437_f5
LUT2_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/GOOD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_or0006_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>156
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>511
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>58
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IDL_or00051
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not00012
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_mux00001
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000183
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not00012
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000174
MUXF5
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_EXTENSION_and000437_f5
LUT2_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/GOOD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/BAD_FRAME_OUT1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/MUX_CONTROL_or0006_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>156
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>511
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>58
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IDL_or00051
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_FAIL_not000127/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/TX_OK_not0001_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not00012
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_mux00001
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000183
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_STATUS_VALID_not00012
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000174
MUXF5
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_EXTENSION_and000437_f5
LUT2_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/N931/LUT2_D_BUF
MUXCY
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000132
LUT3_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000132
LUT3_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000132
LUT3_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000132
LUT3_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000179/LUT3_L_BUF
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/Madd_wr_data_joint_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/Madd_wr_data_joint_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_curr_plus_new_a_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_curr_plus_new_a_xor(0)

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| core_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_addr(0)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(1)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(2)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(3)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(4)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(5)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(6)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(7)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(8)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(9)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(10)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(11)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(12)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(13)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(14)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(15)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(16)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(17)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(18)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(19)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(20)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(21)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(22)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(23)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(24)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(25)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          | IFD      |
| cpci_addr(26)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          | IFD      |
| cpci_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_data(0)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(1)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(2)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(3)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(4)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(5)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(6)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(7)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(8)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(9)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(10)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(11)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(12)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(13)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(14)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(15)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(16)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(17)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(18)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(19)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(20)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(21)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(22)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(23)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(24)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(25)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(26)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(27)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(28)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(29)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(30)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(31)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_debug_data(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(2)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(3)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(4)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(5)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(6)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(7)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(8)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(9)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(10)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(11)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(12)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(13)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(14)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(15)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(16)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(17)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(18)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(19)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(20)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(21)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(22)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(23)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(24)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(25)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(26)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(27)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(28)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          |          |
| cpci_rd_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| cpci_rd_wr_L                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_req                           | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_rp_cclk                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_din                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_done                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_en                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_init_b                     | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_prog_b                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_wr_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_clk(0)                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_clk(1)                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_data(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(20)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(21)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(22)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(23)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(24)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(25)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(26)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(27)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(28)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(29)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data(30)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data(31)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_led                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| dma_data(0)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(1)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(2)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(3)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(4)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(5)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(6)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(7)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(8)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(9)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(10)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(11)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(12)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(13)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(14)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(15)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(16)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(17)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(18)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(19)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(20)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(21)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(22)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(23)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(24)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(25)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(26)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(27)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(28)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(29)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(30)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(31)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_op_code_ack(0)                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_ack(1)                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_req(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_code_req(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(2)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(3)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_c2n              | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_n2c              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_vld_c2n                        | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_vld_n2c                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| gtx_clk                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| nf2_err                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| nf2_reset                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| phy_mdc                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| phy_mdio                           | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| rgmii_0_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_0_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_1_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_2_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_3_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| sram1_addr(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw(0)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(1)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(2)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(3)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_data(0)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(1)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(2)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(3)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(4)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(5)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(6)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(7)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(8)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(9)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(10)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(11)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(12)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(13)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(14)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(15)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(16)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(17)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(18)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(19)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(20)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(21)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(22)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(23)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(24)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(25)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(26)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(27)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(28)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(29)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(30)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(31)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(32)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(33)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(34)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(35)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw(0)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(1)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(2)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(3)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_data(0)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(1)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(2)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(3)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(4)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(5)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(6)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(7)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(8)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(9)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(10)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(11)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(12)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(13)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(14)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(15)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(16)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(17)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(18)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(19)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(20)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(21)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(22)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(23)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(24)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(25)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(26)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(27)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(28)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(29)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(30)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(31)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(32)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(33)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(34)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(35)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------

Thu Jul 28 11:26:29 2011

  Estimated SmartGuide Results
  ----------------------------
  This section describes the guide results after placement. Re-implemented 
  components are components that were guided, but moved in order to satisfy
  timing requirements.

    Estimated Percentage of guided Components                 |  96.2%
    Estimated Percentage of re-implemented Components         |   2.9%
    Estimated Percentage of new/changed Components            |   0.9%
    Estimated Percentage of fully guided Nets                 |  90.5%
    Estimated Percentage of partially guided or unrouted Nets |   9.5%

  A detailed SmartGuide report (.GRF) can be generated during PAR by
  specifying the [-smartguide <guidefile[.ncd]>] switch on the PAR
  command line. The GRF file contains all components and nets that were
  not guided. A final summary report is always generated and is available
  in the PAR report file regardless of the PAR -smartguide switch.


Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
BUFGMUX "BUFGMUX_CORE_CLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_CPCI_CLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_0_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_1_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_2_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_3_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_TXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_TXCLK90":
DISABLE_ATTR:LOW



DCM "CORE_DCM_CLK":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_0_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_1_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_2_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_3_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_TX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 10.0000000000000000


RAMB16
"nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1"
:
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/B178":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/B182":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/B186":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/B190":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:16384X1
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mram_lut1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mram_lut2":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Mram_lut3":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:READ_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:1024X18
WRITEMODEB:READ_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_re
moved_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_st
ored_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_re
g/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:READ_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:1024X18
WRITEMODEB:READ_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000



Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------

This feature is not supported for this architecture.
