Invoking simulator...

simv -sml=verdi +fsdb+gate=off -ucli2Proc -ucli
*Verdi* Loading libsscore_vcs202012.so

*Verdi* : Enable RPC Server(22455)

Waiting for Verdi design importing...
debImport "-f" "/home/song/SMARTECC/BCH/DEC_15_7/RTL/sim/..//sim/tb/filelist.f" \
          "-f" "/home/song/SMARTECC/BCH/DEC_15_7/RTL/sim/..//rtl/filelist.f" \
          "-i" "simv"
Design is imported.

srcTBInvokeSim
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Aug 31 18:29 2022
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.170 seconds;       Data structure size:   0.0Mb
Wed Aug 31 21:15:01 2022
debExit
