{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 11:14:03 2021 " "Info: Processing started: Mon May 17 11:14:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKN " "Info: Assuming node \"CLKN\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLKN register register Q~reg0 Q~reg0 450.05 MHz Internal " "Info: Clock \"CLKN\" Internal fmax is restricted to 450.05 MHz between source register \"Q~reg0\" and destination register \"Q~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X30_Y31_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Q~0 2 COMB LCCOMB_X30_Y31_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y31_N24; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Q~reg0 Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Q~reg0 3 REG LCFF_X30_Y31_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~0 Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q~reg0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q~reg0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 3.279 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKN\" to destination register is 3.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLKN 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 3.279 ns Q~reg0 2 REG LCFF_X30_Y31_N25 2 " "Info: 2: + IC(1.902 ns) + CELL(0.537 ns) = 3.279 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 41.99 % ) " "Info: Total cell delay = 1.377 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 58.01 % ) " "Info: Total interconnect delay = 1.902 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 3.279 ns - Longest register " "Info: - Longest clock path from clock \"CLKN\" to source register is 3.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLKN 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 3.279 ns Q~reg0 2 REG LCFF_X30_Y31_N25 2 " "Info: 2: + IC(1.902 ns) + CELL(0.537 ns) = 3.279 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 41.99 % ) " "Info: Total cell delay = 1.377 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 58.01 % ) " "Info: Total interconnect delay = 1.902 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q~reg0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q~reg0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Q~reg0 {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0 A\[2\] CLKN 3.818 ns register " "Info: tsu for register \"Q~reg0\" (data pin = \"A\[2\]\", clock pin = \"CLKN\") is 3.818 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.133 ns + Longest pin register " "Info: + Longest pin to register delay is 7.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns A\[2\] 1 PIN PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 2; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.121 ns) + CELL(0.420 ns) 6.381 ns Mux1~0 2 COMB LCCOMB_X30_Y31_N12 1 " "Info: 2: + IC(5.121 ns) + CELL(0.420 ns) = 6.381 ns; Loc. = LCCOMB_X30_Y31_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { A[2] Mux1~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.408 ns) 7.049 ns Q~0 3 COMB LCCOMB_X30_Y31_N24 1 " "Info: 3: + IC(0.260 ns) + CELL(0.408 ns) = 7.049 ns; Loc. = LCCOMB_X30_Y31_N24; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux1~0 Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.133 ns Q~reg0 4 REG LCFF_X30_Y31_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.133 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~0 Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.752 ns ( 24.56 % ) " "Info: Total cell delay = 1.752 ns ( 24.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 75.44 % ) " "Info: Total interconnect delay = 5.381 ns ( 75.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.133 ns" { A[2] Mux1~0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.133 ns" { A[2] {} A[2]~combout {} Mux1~0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 5.121ns 0.260ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.408ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 3.279 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKN\" to destination register is 3.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLKN 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 3.279 ns Q~reg0 2 REG LCFF_X30_Y31_N25 2 " "Info: 2: + IC(1.902 ns) + CELL(0.537 ns) = 3.279 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 41.99 % ) " "Info: Total cell delay = 1.377 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 58.01 % ) " "Info: Total interconnect delay = 1.902 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.133 ns" { A[2] Mux1~0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.133 ns" { A[2] {} A[2]~combout {} Mux1~0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 5.121ns 0.260ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.408ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLKN Q Q~reg0 9.184 ns register " "Info: tco from clock \"CLKN\" to destination pin \"Q\" through register \"Q~reg0\" is 9.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 3.279 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to source register is 3.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLKN 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 3.279 ns Q~reg0 2 REG LCFF_X30_Y31_N25 2 " "Info: 2: + IC(1.902 ns) + CELL(0.537 ns) = 3.279 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 41.99 % ) " "Info: Total cell delay = 1.377 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 58.01 % ) " "Info: Total interconnect delay = 1.902 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.655 ns + Longest register pin " "Info: + Longest register to pin delay is 5.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X30_Y31_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.897 ns) + CELL(2.758 ns) 5.655 ns Q 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.897 ns) + CELL(2.758 ns) = 5.655 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.655 ns" { Q~reg0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 48.77 % ) " "Info: Total cell delay = 2.758 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.897 ns ( 51.23 % ) " "Info: Total interconnect delay = 2.897 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.655 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.655 ns" { Q~reg0 {} Q {} } { 0.000ns 2.897ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.655 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.655 ns" { Q~reg0 {} Q {} } { 0.000ns 2.897ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q~reg0 A\[1\] CLKN 0.998 ns register " "Info: th for register \"Q~reg0\" (data pin = \"A\[1\]\", clock pin = \"CLKN\") is 0.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 3.279 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to destination register is 3.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLKN 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 3.279 ns Q~reg0 2 REG LCFF_X30_Y31_N25 2 " "Info: 2: + IC(1.902 ns) + CELL(0.537 ns) = 3.279 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 41.99 % ) " "Info: Total cell delay = 1.377 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 58.01 % ) " "Info: Total interconnect delay = 1.902 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.547 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[1\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'A\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.150 ns) 2.072 ns Mux0~0 2 COMB LCCOMB_X30_Y31_N2 1 " "Info: 2: + IC(0.943 ns) + CELL(0.150 ns) = 2.072 ns; Loc. = LCCOMB_X30_Y31_N2; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { A[1] Mux0~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.463 ns Q~0 3 COMB LCCOMB_X30_Y31_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.463 ns; Loc. = LCCOMB_X30_Y31_N24; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux0~0 Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.547 ns Q~reg0 4 REG LCFF_X30_Y31_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.547 ns; Loc. = LCFF_X30_Y31_N25; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~0 Q~reg0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO07/CIRCUITO.vhd" 55 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 53.51 % ) " "Info: Total cell delay = 1.363 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.184 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { A[1] Mux0~0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { A[1] {} A[1]~combout {} Mux0~0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 0.943ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLKN Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.279 ns" { CLKN {} CLKN~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.902ns } { 0.000ns 0.840ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { A[1] Mux0~0 Q~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { A[1] {} A[1]~combout {} Mux0~0 {} Q~0 {} Q~reg0 {} } { 0.000ns 0.000ns 0.943ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 11:14:04 2021 " "Info: Processing ended: Mon May 17 11:14:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
