#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 15:12:22 2025
# Process ID         : 41368
# Current directory  : D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/design_1_wrapper.vds
# Journal file       : D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1\vivado.jou
# Running On         : BERNA-R7X3D
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 5800X3D 8-Core Processor           
# CPU Frequency      : 3400 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34270 MB
# Swap memory        : 29688 MB
# Total Virtual      : 63958 MB
# Available Virtual  : 12366 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.977 ; gain = 468.094
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:446]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1604]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1648]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1648]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1648]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1648]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1604]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1908]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1908]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GOYQYZ' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2150]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00arn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00arn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00awn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00awn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00bn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00bn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00rn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00rn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00wn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00wn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2150]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2392]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01e_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01e_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2392]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_94N5OD' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2634]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01arn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01arn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01awn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01awn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01bn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01bn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01rn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01rn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01wn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01wn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_94N5OD' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2634]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01s2a_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01s2a_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2876]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2876]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3452]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3452]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01a2s_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01a2s_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3694]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01mmu_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01mmu_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01sic_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01sic_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01tr_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01tr_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3694]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1RW0SI0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4270]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1RW0SI0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4270]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4512]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arinsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arinsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_aroutsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_aroutsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awinsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awinsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awoutsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awoutsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_binsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_binsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_boutsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_boutsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1MZRIMQ' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1657]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arni_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arni_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awni_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awni_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bni_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bni_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rni_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rni_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wni_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wni_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1MZRIMQ' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1657]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rinsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rinsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_routsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_routsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_winsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_winsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_woutsw_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_woutsw_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4512]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:216]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:216]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:216]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:216]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 116 connections declared, but only 112 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:216]
INFO: [Synth 8-6157] synthesizing module 'design_1_cycle_counter_0_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_cycle_counter_0_0/synth/design_1_cycle_counter_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'cycle_counter' [D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/cycle_counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'cycle_counter' (0#1) [D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/cycle_counter.vhd:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cycle_counter_0_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_cycle_counter_0_0/synth/design_1_cycle_counter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323]
INFO: [Synth 8-6157] synthesizing module 'PS7' [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:458]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 107 connections declared, but only 102 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:334]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'B:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:437]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:437]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:437]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:437]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:437]
INFO: [Synth 8-6157] synthesizing module 'design_1_sha256_top_0_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_sha256_top_0_0/synth/design_1_sha256_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sha256_top' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_state_RAM_AUTO_1R1W' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_state_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_state_RAM_AUTO_1R1W' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_state_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_top_Pipeline_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_top_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_flow_control_loop_pipe_sequential_init' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_flow_control_loop_pipe_sequential_init' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_top_Pipeline_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_top_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_transform' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sparsemux_97_6_32_1_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_97_6_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sparsemux_97_6_32_1_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_97_6_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.dat' is read successfully [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sparsemux_129_6_32_1_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_129_6_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_129_6_32_1_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sparsemux_129_6_32_1_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_129_6_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_transform' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_transform.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_final' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_final' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_final.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_control_s_axi' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_control_s_axi_ram' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:513]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_control_s_axi_ram' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:513]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_control_s_axi_ram__parameterized0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:513]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_control_s_axi_ram__parameterized0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:513]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:275]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_control_s_axi' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sparsemux_161_7_8_1_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_161_7_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sparsemux_161_7_8_1_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_161_7_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha256_top_sparsemux_65_5_8_1_1' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_65_5_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_65_5_8_1_1.v:223]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top_sparsemux_65_5_8_1_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_sparsemux_65_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sha256_top_0_0' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_sha256_top_0_0/synth/design_1_sha256_top_0_0.v:53]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_sha256_top_0_0' is unconnected for instance 'sha256_top_0' [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:444]
WARNING: [Synth 8-7023] instance 'sha256_top_0' of module 'design_1_sha256_top_0_0' has 21 connections declared, but only 20 given [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:444]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1628]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3848] Net q0 in module/entity sha256_top_control_s_axi_ram__parameterized0 does not have driver. [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:526]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3f04/hdl/verilog/sha256_top_control_s_axi.v:338]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port q0[31] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module sha256_top_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module sha256_top_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module sha256_top_control_s_axi_ram is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.000 ; gain = 946.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.000 ; gain = 946.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.000 ; gain = 946.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.961 ; gain = 2.430
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [B:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 60 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2198.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  FDR => FDRE: 216 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2198.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0/inst. (constraint file  D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc, line 176).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M/U0. (constraint file  D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst. (constraint file  D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc, line 273).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0/U0. (constraint file  D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/dont_touch.xdc, line 276).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sha256_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cycle_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sha256_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sha256_top_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top__parameterized0'
INFO: [Synth 8-3971] The signal "sha256_top_state_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sha256_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sha256_top_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   4 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 22    
	   2 Input    7 Bit       Adders := 18    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 54    
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 14    
	   3 Input    1 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   3 Input     32 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 8     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 114   
+---Registers : 
	             2178 Bit    Registers := 24    
	              512 Bit    Registers := 4     
	              162 Bit    Registers := 2     
	              104 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 192   
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 651   
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 73    
	                3 Bit    Registers := 95    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 611   
+---RAMs : 
	              640 Bit	(20 X 32 bit)          RAMs := 1     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 12    
	   2 Input  512 Bit        Muxes := 4     
	   2 Input  147 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   57 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 100   
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 748   
	   7 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 66    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 74    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 19    
	   2 Input    3 Bit        Muxes := 21    
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 110   
	   4 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 143   
	   4 Input    1 Bit        Muxes := 37    
	   7 Input    1 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 811   
	   3 Input    1 Bit        Muxes := 18    
	  12 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "design_1_i/sha256_top_0/state_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module sha256_top_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module sha256_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------+------------+---------------+----------------+
|Module Name                                          | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------+------------+---------------+----------------+
|sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3 | k_U/q0_reg | 64x32         | Block RAM      | 
+-----------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/sha256_top_0                           | state_U/ram_reg    | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|design_1_i/sha256_top_0/insti_8_1/control_s_axi_U | int_header/mem_reg | 20 x 32(READ_FIRST)    | W | R | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                           | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/inst/i_8_0/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_8_0/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/sha256_top_0/insti_8_1/control_s_axi_U                                                                                                                                                                                     | int_hash_result/mem_reg          | Implied        | 8 x 32               | RAM16X1D x 32  | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2198.617 ; gain = 1541.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 2250.477 ; gain = 1593.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/sha256_top_0                           | state_U/ram_reg    | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|design_1_i/sha256_top_0/insti_8_1/control_s_axi_U | int_header/mem_reg | 20 x 32(READ_FIRST)    | W | R | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                           | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/inst/i_8_0/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_8_0/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/sha256_top_0/insti_8_1/control_s_axi_U                                                                                                                                                                                     | int_hash_result/mem_reg          | Implied        | 8 x 32               | RAM16X1D x 32  | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/sha256_top_0/inst/state_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/sha256_top_0/inst/state_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2250.652 ; gain = 1593.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 2275.988 ; gain = 1619.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 2275.988 ; gain = 1619.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 2275.988 ; gain = 1619.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:35 . Memory (MB): peak = 2275.988 ; gain = 1619.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2298.828 ; gain = 1641.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2298.828 ; gain = 1641.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   184|
|4     |LUT1     |   220|
|5     |LUT2     |   380|
|6     |LUT3     |  2108|
|7     |LUT4     |  1953|
|8     |LUT5     |  1689|
|9     |LUT6     |  5843|
|10    |MUXF7    |  1835|
|11    |MUXF8    |   413|
|12    |PS7      |     1|
|13    |RAM16X1D |    34|
|14    |RAMB36E1 |     2|
|16    |SRL16    |     2|
|17    |SRL16E   |    82|
|18    |SRLC32E  |   102|
|19    |FDCE     |   174|
|20    |FDR      |   136|
|21    |FDRE     | 12390|
|22    |FDSE     |   179|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2298.828 ; gain = 1641.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9435 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:07 . Memory (MB): peak = 2298.828 ; gain = 1046.328
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2298.828 ; gain = 1641.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2304.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2318.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  FDR => FDRE: 136 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 34 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 4515f4df
INFO: [Common 17-83] Releasing license: Synthesis
484 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 2318.863 ; gain = 1926.477
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2318.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vivado/Vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 15:15:20 2025...
