# system info IP_DMA on 2022.04.17.18:18:56
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1650208705
#
#
# Files generated for IP_DMA on 2022.04.17.18:18:56
files:
filepath,kind,attributes,module,is_top
simulation/IP_DMA.v,VERILOG,,IP_DMA,true
simulation/submodules/IP_DMA_jtag_uart_0.v,VERILOG,,IP_DMA_jtag_uart_0,false
simulation/submodules/IP_DMA_msgdma_0.v,VERILOG,,IP_DMA_msgdma_0,false
simulation/submodules/IP_DMA_nios2_gen2_0.v,VERILOG,,IP_DMA_nios2_gen2_0,false
simulation/submodules/IP_DMA_onchip_memory2_0.hex,HEX,,IP_DMA_onchip_memory2_0,false
simulation/submodules/IP_DMA_onchip_memory2_0.v,VERILOG,,IP_DMA_onchip_memory2_0,false
simulation/submodules/IP_DMA_sysid_qsys_0.v,VERILOG,,IP_DMA_sysid_qsys_0,false
simulation/submodules/IP_DMA_mm_interconnect_0.v,VERILOG,,IP_DMA_mm_interconnect_0,false
simulation/submodules/IP_DMA_irq_mapper.sv,SYSTEM_VERILOG,,IP_DMA_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_master.v,VERILOG,,write_master,false
simulation/submodules/byte_enable_generator.v,VERILOG,,write_master,false
simulation/submodules/ST_to_MM_Adapter.v,VERILOG,,write_master,false
simulation/submodules/write_burst_control.v,VERILOG,,write_master,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu.sdc,SDC,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu.v,VERILOG,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/IP_DMA_nios2_gen2_0_cpu_test_bench.v,VERILOG,,IP_DMA_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/IP_DMA_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_001,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_002,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_003,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_006,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_007,false
simulation/submodules/IP_DMA_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_demux,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/IP_DMA_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_demux,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_demux_005,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/IP_DMA_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter_004.v,VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter_004,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter_005.v,VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0,false
simulation/submodules/IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
IP_DMA.jtag_uart_0,IP_DMA_jtag_uart_0
IP_DMA.msgdma_0,IP_DMA_msgdma_0
IP_DMA.msgdma_0.dispatcher_internal,dispatcher
IP_DMA.msgdma_0.write_mstr_internal,write_master
IP_DMA.nios2_gen2_0,IP_DMA_nios2_gen2_0
IP_DMA.nios2_gen2_0.cpu,IP_DMA_nios2_gen2_0_cpu
IP_DMA.onchip_memory2_0,IP_DMA_onchip_memory2_0
IP_DMA.sysid_qsys_0,IP_DMA_sysid_qsys_0
IP_DMA.mm_interconnect_0,IP_DMA_mm_interconnect_0
IP_DMA.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
IP_DMA.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
IP_DMA.mm_interconnect_0.msgdma_0_mm_write_translator,altera_merlin_master_translator
IP_DMA.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.msgdma_0_csr_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.msgdma_0_descriptor_slave_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
IP_DMA.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
IP_DMA.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
IP_DMA.mm_interconnect_0.msgdma_0_mm_write_agent,altera_merlin_master_agent
IP_DMA.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.msgdma_0_csr_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.msgdma_0_descriptor_slave_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
IP_DMA.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.msgdma_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.msgdma_0_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
IP_DMA.mm_interconnect_0.router,IP_DMA_mm_interconnect_0_router
IP_DMA.mm_interconnect_0.router_001,IP_DMA_mm_interconnect_0_router_001
IP_DMA.mm_interconnect_0.router_002,IP_DMA_mm_interconnect_0_router_002
IP_DMA.mm_interconnect_0.router_003,IP_DMA_mm_interconnect_0_router_003
IP_DMA.mm_interconnect_0.router_004,IP_DMA_mm_interconnect_0_router_003
IP_DMA.mm_interconnect_0.router_005,IP_DMA_mm_interconnect_0_router_003
IP_DMA.mm_interconnect_0.router_006,IP_DMA_mm_interconnect_0_router_006
IP_DMA.mm_interconnect_0.router_007,IP_DMA_mm_interconnect_0_router_007
IP_DMA.mm_interconnect_0.router_008,IP_DMA_mm_interconnect_0_router_008
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
IP_DMA.mm_interconnect_0.cmd_demux,IP_DMA_mm_interconnect_0_cmd_demux
IP_DMA.mm_interconnect_0.cmd_demux_001,IP_DMA_mm_interconnect_0_cmd_demux_001
IP_DMA.mm_interconnect_0.rsp_demux_003,IP_DMA_mm_interconnect_0_cmd_demux_001
IP_DMA.mm_interconnect_0.cmd_demux_002,IP_DMA_mm_interconnect_0_cmd_demux_002
IP_DMA.mm_interconnect_0.cmd_mux,IP_DMA_mm_interconnect_0_cmd_mux
IP_DMA.mm_interconnect_0.cmd_mux_001,IP_DMA_mm_interconnect_0_cmd_mux
IP_DMA.mm_interconnect_0.cmd_mux_002,IP_DMA_mm_interconnect_0_cmd_mux
IP_DMA.mm_interconnect_0.cmd_mux_003,IP_DMA_mm_interconnect_0_cmd_mux_003
IP_DMA.mm_interconnect_0.cmd_mux_004,IP_DMA_mm_interconnect_0_cmd_mux_004
IP_DMA.mm_interconnect_0.cmd_mux_005,IP_DMA_mm_interconnect_0_cmd_mux_005
IP_DMA.mm_interconnect_0.rsp_demux,IP_DMA_mm_interconnect_0_rsp_demux
IP_DMA.mm_interconnect_0.rsp_demux_001,IP_DMA_mm_interconnect_0_rsp_demux
IP_DMA.mm_interconnect_0.rsp_demux_002,IP_DMA_mm_interconnect_0_rsp_demux
IP_DMA.mm_interconnect_0.rsp_demux_004,IP_DMA_mm_interconnect_0_rsp_demux_004
IP_DMA.mm_interconnect_0.rsp_demux_005,IP_DMA_mm_interconnect_0_rsp_demux_005
IP_DMA.mm_interconnect_0.rsp_mux,IP_DMA_mm_interconnect_0_rsp_mux
IP_DMA.mm_interconnect_0.rsp_mux_001,IP_DMA_mm_interconnect_0_rsp_mux_001
IP_DMA.mm_interconnect_0.rsp_mux_002,IP_DMA_mm_interconnect_0_rsp_mux_002
IP_DMA.mm_interconnect_0.nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
IP_DMA.mm_interconnect_0.avalon_st_adapter,IP_DMA_mm_interconnect_0_avalon_st_adapter
IP_DMA.mm_interconnect_0.avalon_st_adapter.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IP_DMA.mm_interconnect_0.avalon_st_adapter_001,IP_DMA_mm_interconnect_0_avalon_st_adapter
IP_DMA.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IP_DMA.mm_interconnect_0.avalon_st_adapter_002,IP_DMA_mm_interconnect_0_avalon_st_adapter
IP_DMA.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IP_DMA.mm_interconnect_0.avalon_st_adapter_003,IP_DMA_mm_interconnect_0_avalon_st_adapter
IP_DMA.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IP_DMA.mm_interconnect_0.avalon_st_adapter_004,IP_DMA_mm_interconnect_0_avalon_st_adapter_004
IP_DMA.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
IP_DMA.mm_interconnect_0.avalon_st_adapter_005,IP_DMA_mm_interconnect_0_avalon_st_adapter_005
IP_DMA.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
IP_DMA.irq_mapper,IP_DMA_irq_mapper
IP_DMA.rst_controller,altera_reset_controller
