$date
	Tue Apr 12 09:50:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stack_test $end
$var wire 32 ! ret2 [31:0] $end
$var wire 32 " ret1 [31:0] $end
$var wire 1 # empty $end
$var reg 1 $ clk $end
$var reg 1 % pop $end
$var reg 1 & push $end
$var reg 32 ' val1 [31:0] $end
$var reg 32 ( val2 [31:0] $end
$var integer 32 ) i [31:0] $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % pop $end
$var wire 1 & push $end
$var wire 32 * val1 [31:0] $end
$var wire 32 + val2 [31:0] $end
$var reg 32 , counter [31:0] $end
$var reg 1 # empty $end
$var reg 32 - ret1 [31:0] $end
$var reg 32 . ret2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
b0 ,
bx +
bx *
b1000000 )
bx (
bx '
0&
0%
0$
1#
bx "
bx !
$end
#5
0#
b10 ,
1$
1&
b10110 (
b10110 +
b1011 '
b1011 *
#10
0$
b101100 (
b101100 +
b100100 '
b100100 *
#15
b100 ,
1$
#20
0$
1%
0&
#25
b10 ,
b100100 !
b100100 .
b101100 "
b101100 -
1$
#30
0$
#35
1#
b0 ,
b1011 !
b1011 .
b10110 "
b10110 -
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
#225
1$
#230
0$
#235
1$
#240
0$
#245
1$
#250
0$
#255
1$
#260
0$
#265
1$
#270
0$
#275
1$
#280
0$
#285
1$
#290
0$
#295
1$
#300
0$
#305
1$
#310
0$
#315
1$
#320
0$
#325
1$
#330
0$
#335
1$
#340
0$
#345
1$
#350
0$
#355
1$
#360
0$
#365
1$
#370
0$
#375
1$
#380
0$
#385
1$
#390
0$
#395
1$
#400
0$
#405
1$
#410
0$
#415
1$
#420
0$
#425
1$
#430
0$
#435
1$
#440
0$
#445
1$
#450
0$
#455
1$
#460
0$
#465
1$
#470
0$
#475
1$
#480
0$
#485
1$
#490
0$
#495
1$
#500
0$
#505
1$
#510
0$
#515
1$
#520
0$
