<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_hw.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_hw.h</h1><a href="octeon__hw_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*! \file  octeon_hw.h</span>
<a name="l00005"></a>00005 <span class="comment">    \brief Host Driver: PCI read/write routines and default register values.</span>
<a name="l00006"></a>00006 <span class="comment">*/</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="preprocessor">#ifndef __OCTEON_HW_H__</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#define __OCTEON_HW_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 <span class="preprocessor">#include "<a class="code" href="octeon__main_8h.html">octeon_main.h</a>"</span>
<a name="l00013"></a>00013 <span class="preprocessor">#include "<a class="code" href="octeon__device_8h.html">octeon_device.h</a>"</span>
<a name="l00014"></a>00014 <span class="preprocessor">#include "<a class="code" href="octeon__reg__defs_8h.html">octeon_reg_defs.h</a>"</span>
<a name="l00015"></a>00015 
<a name="l00016"></a>00016 
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="keyword">static</span> <span class="keyword">inline</span>
<a name="l00019"></a><a class="code" href="octeon__hw_8h.html#4977a099e09a361c51fce4198e673c88">00019</a> uint16_t <a class="code" href="octeon__hw_8h.html#4977a099e09a361c51fce4198e673c88">OCTEON_MAJOR_REV</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct)
<a name="l00020"></a>00020 {
<a name="l00021"></a>00021     uint16_t  rev = (oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#98f5e1253fd314d7df2eade4a308362c">rev_id</a> &amp; 0xC)&gt;&gt;2;
<a name="l00022"></a>00022 
<a name="l00023"></a>00023     <span class="keywordflow">return</span> (rev == 0)?1:rev;
<a name="l00024"></a>00024 }
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="keyword">static</span> <span class="keyword">inline</span>
<a name="l00030"></a><a class="code" href="octeon__hw_8h.html#c847913704ce9401b54a0625a2b4f2dd">00030</a> uint16_t <a class="code" href="octeon__hw_8h.html#c847913704ce9401b54a0625a2b4f2dd">OCTEON_MINOR_REV</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct)
<a name="l00031"></a>00031 {
<a name="l00032"></a>00032     <span class="keywordflow">return</span> (oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#98f5e1253fd314d7df2eade4a308362c">rev_id</a> &amp; 0x3);
<a name="l00033"></a>00033 }
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#define   octeon_write_csr(oct_dev, reg_off, value) \</span>
<a name="l00040"></a>00040 <span class="preprocessor">          OCTEON_WRITE32((uint8_t*)oct_dev-&gt;mmio[0].hw_addr + reg_off, value)</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#define   octeon_read_csr(oct_dev, reg_off)         \</span>
<a name="l00043"></a>00043 <span class="preprocessor">          OCTEON_READ32((uint8_t*)oct_dev-&gt;mmio[0].hw_addr + reg_off)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#define   octeon_write_csr64(oct_dev, reg_off, val64) \</span>
<a name="l00046"></a>00046 <span class="preprocessor">          OCTEON_WRITE64((uint8_t*)oct_dev-&gt;mmio[0].hw_addr + reg_off, val64)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor">#define   octeon_read_csr64(oct_dev, reg_off)         \</span>
<a name="l00049"></a>00049 <span class="preprocessor">          OCTEON_READ64((uint8_t*)oct_dev-&gt;mmio[0].hw_addr + reg_off)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">/** Read windowed register.</span>
<a name="l00062"></a>00062 <span class="comment"> *  @param  oct   -  pointer to the Octeon device.</span>
<a name="l00063"></a>00063 <span class="comment"> *  @param  addr  -  Address of the register to read.</span>
<a name="l00064"></a>00064 <span class="comment"> * </span>
<a name="l00065"></a>00065 <span class="comment"> *  This routine is called to read from the indirectly accessed</span>
<a name="l00066"></a>00066 <span class="comment"> *  Octeon registers that are visible through a PCI BAR0 mapped window</span>
<a name="l00067"></a>00067 <span class="comment"> *  register.</span>
<a name="l00068"></a>00068 <span class="comment"> *  @return  - 64 bit value read from the register.</span>
<a name="l00069"></a>00069 <span class="comment"> */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t
<a name="l00072"></a><a class="code" href="octeon__hw_8h.html#f3c6450f52b22dfaf12e4dd818b9eccb">00072</a> <a class="code" href="octeon__hw_8h.html#f3c6450f52b22dfaf12e4dd818b9eccb">OCTEON_PCI_WIN_READ</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t addr)
<a name="l00073"></a>00073 {
<a name="l00074"></a>00074     uint64_t           val64;
<a name="l00075"></a>00075     <span class="keyword">volatile</span> uint32_t  val32, addrhi;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="comment">/* The windowed read happens when the LSB of the addr is written.</span>
<a name="l00078"></a>00078 <span class="comment">       So write MSB first */</span>
<a name="l00079"></a>00079     addrhi = (addr &gt;&gt; 32);
<a name="l00080"></a>00080     <span class="keywordflow">if</span>( (oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#7851f9dad4ebbe31dafabe2ba5561c74">chip_id</a> == OCTEON_CN63XX) || 
<a name="l00081"></a>00081         (oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#7851f9dad4ebbe31dafabe2ba5561c74">chip_id</a> == OCTEON_CN66XX) ||
<a name="l00082"></a>00082         (oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#7851f9dad4ebbe31dafabe2ba5561c74">chip_id</a> == OCTEON_CN68XX) )
<a name="l00083"></a>00083         addrhi |= 0x00060000;
<a name="l00084"></a>00084     OCTEON_WRITE32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#e014f8de2403f47f841d1fa6e6ba1b7d">pci_win_rd_addr_hi</a>, addrhi);
<a name="l00085"></a>00085         
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <span class="comment">/* Read back to preserve ordering of writes */</span>
<a name="l00088"></a>00088     val32 = OCTEON_READ32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#e014f8de2403f47f841d1fa6e6ba1b7d">pci_win_rd_addr_hi</a>);
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     OCTEON_WRITE32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#199324d67d1ace81368eba46b40cf871">pci_win_rd_addr_lo</a>, addr &amp; 0xffffffff);
<a name="l00091"></a>00091     val32 = OCTEON_READ32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#199324d67d1ace81368eba46b40cf871">pci_win_rd_addr_lo</a>);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     val64 = <a class="code" href="linux__sysdep_8h.html#e13348afbf8363c2834b4f48357b85a6">OCTEON_READ64</a>(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#20a833c21cf02bd43927d3d64e22cf5e">pci_win_rd_data</a>);
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <span class="keywordflow">return</span> val64;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment">/** Write windowed register.</span>
<a name="l00102"></a>00102 <span class="comment"> *  @param  oct  -  pointer to the Octeon device.</span>
<a name="l00103"></a>00103 <span class="comment"> *  @param  addr -  Address of the register to write</span>
<a name="l00104"></a>00104 <span class="comment"> *  @param  val  -  Value to write </span>
<a name="l00105"></a>00105 <span class="comment"> * </span>
<a name="l00106"></a>00106 <span class="comment"> *  This routine is called to write to the indirectly accessed</span>
<a name="l00107"></a>00107 <span class="comment"> *  Octeon registers that are visible through a PCI BAR0 mapped window</span>
<a name="l00108"></a>00108 <span class="comment"> *  register.</span>
<a name="l00109"></a>00109 <span class="comment"> *  @return   Nothing.</span>
<a name="l00110"></a>00110 <span class="comment"> */</span>
<a name="l00111"></a>00111 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00112"></a><a class="code" href="octeon__hw_8h.html#f91295f65798f880cbe96c2efaea2b98">00112</a> <a class="code" href="octeon__hw_8h.html#f91295f65798f880cbe96c2efaea2b98">OCTEON_PCI_WIN_WRITE</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct, uint64_t addr, uint64_t val)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keyword">volatile</span> uint32_t  val32;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <a class="code" href="linux__sysdep_8h.html#2b3983232c9decf2277931c4da5bb1e0">OCTEON_WRITE64</a>(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#fc21166be268ec9ee882a3736ade42e0">pci_win_wr_addr</a>, addr);
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="comment">/* The write happens when the LSB is written. So write MSB first. */</span>
<a name="l00119"></a>00119     OCTEON_WRITE32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#604efe9452849ca294fd9d94f00a6652">pci_win_wr_data_hi</a>, val &gt;&gt; 32);
<a name="l00120"></a>00120     <span class="comment">/* Read the MSB to ensure ordering of writes. */</span>
<a name="l00121"></a>00121     val32 = OCTEON_READ32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#604efe9452849ca294fd9d94f00a6652">pci_win_wr_data_hi</a>);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     OCTEON_WRITE32(oct-&gt;<a class="code" href="struct__OCTEON__DEVICE.html#656a3dec4b9eb0a329caf0e207a263a0">reg_list</a>.<a class="code" href="structocteon__reg__list.html#4dc290221d0839a547598f2275aecb7a">pci_win_wr_data_lo</a>, val &amp; 0xffffffff);
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="preprocessor">#define   CN3XXX_DEVICE_IN_PCIX_MODE(oct_dev)       \</span>
<a name="l00133"></a>00133 <span class="preprocessor">      (octeon_read_csr(oct_dev, PCI_CTL_STATUS_2) &amp; PCI_CTL_STATUS_2_PCIX_MODE)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 <span class="preprocessor">#endif    </span><span class="comment">/* __OCTEON_HW_H__ */</span>
<a name="l00138"></a>00138 <span class="comment">/* $Id: octeon_hw.h 66446 2011-10-25 02:31:59Z mchalla $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
