depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_3_86016_1_1_128_1_1.cu(87): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_3_86016_1_1_128_1_1.cu(95): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_8_43008_1_1_256_1_1.cu(85): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_8_43008_1_1_256_1_1.cu(93): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_0_258048_1_1_32_1_1.cu(90): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_0_258048_1_1_32_1_1.cu(98): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_6_21504_1_1_512_1_1.cu(83): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_6_21504_1_1_512_1_1.cu(91): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_4_43008_1_1_256_1_1.cu(83): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_4_43008_1_1_256_1_1.cu(91): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_9_28896_1_1_384_1_1.cu(99): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_9_28896_1_1_384_1_1.cu(107): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_1_172032_1_1_64_1_1.cu(87): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_1_172032_1_1_64_1_1.cu(95): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_7_21504_1_1_512_1_1.cu(83): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_7_21504_1_1_512_1_1.cu(91): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/depthwiseconv', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='depthwiseconv_expr_S1D1P3', padding_threshold_cap=1.0, reg_tiling=True, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=True, shape=[128, 672, 11, 11, 7, 7], smem_tiling=True, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  False
threshold 0
failed to find results with padding threshold 0
threshold 0.1
failed to find results with padding threshold 0.1
threshold 0.2
failed to find results with padding threshold 0.2
threshold 0.30000000000000004
failed to find results with padding threshold 0.30000000000000004
threshold 0.4
failed to find results with padding threshold 0.4
threshold 0.5
found 10 results in first round with threshold 0.5
evaluating top 10 configs
pad:  {'n': 0, 'c': 0, 'ho': 1, 'wo': 5, 'kh': 0, 'kw': 0}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [1, 1], 'c': [1, 1], 'ho': [4, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 4, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [2, 1], 'c': [1, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 2, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1], 'c': [4, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 4, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 4, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 4, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 4, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 4, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 4, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 4, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 4, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 4, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1], 'c': [1, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [1, 1], 'c': [2, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 1, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [3, 1], 'c': [1, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 3, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 3, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 3, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 3, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 3, 1], 'c': [1, 1, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [1, 1], 'c': [1, 1], 'ho': [8, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 8, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 8, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 8, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 8, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 8, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [2, 1], 'c': [2, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 2, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 2, 1], 'c': [1, 2, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 0, 'c': 0, 'ho': 5, 'wo': 5, 'kh': 0, 'kw': 0}
{'n': [1, 1], 'c': [3, 1], 'ho': [16, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 3, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 3, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 3, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 3, 1], 'ho': [1, 16, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 3, 1], 'ho': [1, 16, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
pad:  {'n': 0, 'c': 0, 'ho': 1, 'wo': 5, 'kh': 0, 'kw': 0}depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_5_28672_1_1_384_1_1.cu(87): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_5_28672_1_1_384_1_1.cu(95): warning: variable "output0h" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_2_86016_1_1_96_1_1.cu(87): warning: variable "output_size0" was declared but never referenced

depthwiseconv_expr_S1D1P3_128_672_11_11_7_7_2_86016_1_1_96_1_1.cu(95): warning: variable "output0h" was declared but never referenced


{'n': [1, 1], 'c': [1, 1], 'ho': [12, 1], 'wo': [8, 2], 'kh': [7, 1], 'kw': [7, 1]}
{'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 12, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 12, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 12, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
shared mem tiling is too small.
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 12, 1], 'wo': [2, 8, 1], 'kh': [7, 1], 'kw': [7, 1]}
updated self.tiling:  {'n': [1, 1, 1], 'c': [1, 1, 1], 'ho': [1, 12, 1], 'wo': [1, 8, 2], 'kh': [7, 1], 'kw': [7, 1]}
top1 time: 11.755 ms
top10 time: 6.6889 ms
best idx: 2
best config: [level 0: [tile: [1, 1, 12, 16]; step: [7, 7]]][level 1: [tile: [1, 1, 1, 2]; step: [1, 1]]][level 2: [tile: [1, 1, 1, 1]; step: [1, 1]]]
top1 compile time: 0.00755000114440918 s
top10 compile time: 9.254478693008423 s
