$date
	Sat Oct 22 19:41:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#716024
b10100 !
1"
#716026
b10100 &
b10100 %
1$
#716027
0"
#716030
b1010 &
b1010 %
#716034
b101 &
b101 %
#716038
b10000 &
b10000 %
#716042
b1000 &
b1000 %
#716046
b100 &
b100 %
#716050
b10 &
b10 %
#716054
b1 &
1#
b1 %
#716058
b0 &
b0 %
0#
0$
#1658203
b11 !
1"
#1658206
b11 &
b11 %
1$
#1658207
0"
#1658210
b1010 &
b1010 %
#1658214
b101 &
b101 %
#1658218
b10000 &
b10000 %
#1658222
b1000 &
b1000 %
#1658226
b100 &
b100 %
#1658230
b10 &
b10 %
#1658234
b1 &
b1 %
1#
#1658238
b0 &
0#
b0 %
0$
#2628670
b1001 &
b1001 %
1$
b1001 !
1"
#2628671
0"
#2628674
b11100 &
b11100 %
#2628678
b1110 &
b1110 %
#2628682
b111 &
b111 %
#2628686
b10110 &
b10110 %
#2628690
b1011 &
b1011 %
#2628694
b100010 &
b100010 %
#2628698
b10001 &
b10001 %
#2628702
b110100 &
b110100 %
#2628706
b11010 &
b11010 %
#2628710
b1101 &
b1101 %
#2628714
b101000 &
b101000 %
#2628718
b10100 &
b10100 %
#2628722
b1010 &
b1010 %
#2628726
b101 &
b101 %
#2628730
b10000 &
b10000 %
#2628734
b1000 &
b1000 %
#2628738
b100 &
b100 %
#2628742
b10 &
b10 %
#2628746
b1 &
b1 %
1#
#2628750
b0 &
0#
b0 %
0$
#4500012
