// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_
#define _gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.h"
#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.h"
#include "sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.h"
#include "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.h"
#include "myproject_mul_mul_18s_18s_28_1_1.h"
#include "myproject_mul_mul_19s_18s_28_1_1.h"
#include "myproject_mac_muladd_18s_18s_28s_28_1_1.h"

namespace ap_rtl {

struct gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > reset_state;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_in< sc_lv<18> > data_5_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;
    sc_out< sc_lv<18> > ap_return_5;
    sc_out< sc_lv<18> > ap_return_6;
    sc_out< sc_lv<18> > ap_return_7;
    sc_out< sc_lv<18> > ap_return_8;
    sc_out< sc_lv<18> > ap_return_9;
    sc_out< sc_lv<18> > ap_return_10;
    sc_out< sc_lv<18> > ap_return_11;
    sc_out< sc_lv<18> > ap_return_12;
    sc_out< sc_lv<18> > ap_return_13;
    sc_out< sc_lv<18> > ap_return_14;
    sc_out< sc_lv<18> > ap_return_15;
    sc_out< sc_lv<18> > ap_return_16;
    sc_out< sc_lv<18> > ap_return_17;
    sc_out< sc_lv<18> > ap_return_18;
    sc_out< sc_lv<18> > ap_return_19;


    // Module declarations
    gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s);

    ~gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s* grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s* grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148;
    sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s* grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164;
    tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s* grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1350;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1351;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1352;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1353;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1354;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1355;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1356;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1357;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1358;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1359;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1360;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1361;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1362;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1363;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1364;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1365;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1366;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1367;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1368;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U1369;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1370;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1371;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1372;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1373;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1374;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1375;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1376;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1377;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1378;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1379;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1380;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1381;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1382;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1383;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1384;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1385;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1386;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1387;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1388;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U1389;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1390;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1391;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1392;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1393;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1394;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1395;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1396;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1397;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1398;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1399;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1400;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1401;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1402;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1403;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1404;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1405;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1406;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1407;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1408;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U1409;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<18> > h_state_V_0;
    sc_signal< sc_lv<18> > h_state_V_1;
    sc_signal< sc_lv<18> > h_state_V_2;
    sc_signal< sc_lv<18> > h_state_V_3;
    sc_signal< sc_lv<18> > h_state_V_4;
    sc_signal< sc_lv<18> > h_state_V_5;
    sc_signal< sc_lv<18> > h_state_V_6;
    sc_signal< sc_lv<18> > h_state_V_7;
    sc_signal< sc_lv<18> > h_state_V_8;
    sc_signal< sc_lv<18> > h_state_V_9;
    sc_signal< sc_lv<18> > h_state_V_10;
    sc_signal< sc_lv<18> > h_state_V_11;
    sc_signal< sc_lv<18> > h_state_V_12;
    sc_signal< sc_lv<18> > h_state_V_13;
    sc_signal< sc_lv<18> > h_state_V_14;
    sc_signal< sc_lv<18> > h_state_V_15;
    sc_signal< sc_lv<18> > h_state_V_16;
    sc_signal< sc_lv<18> > h_state_V_17;
    sc_signal< sc_lv<18> > h_state_V_18;
    sc_signal< sc_lv<18> > h_state_V_19;
    sc_signal< sc_lv<18> > select_ln419_fu_316_p3;
    sc_signal< sc_lv<18> > select_ln419_reg_3126;
    sc_signal< sc_lv<18> > select_ln419_1_fu_325_p3;
    sc_signal< sc_lv<18> > select_ln419_1_reg_3132;
    sc_signal< sc_lv<18> > select_ln419_2_fu_334_p3;
    sc_signal< sc_lv<18> > select_ln419_2_reg_3138;
    sc_signal< sc_lv<18> > select_ln419_3_fu_343_p3;
    sc_signal< sc_lv<18> > select_ln419_3_reg_3144;
    sc_signal< sc_lv<18> > select_ln419_4_fu_352_p3;
    sc_signal< sc_lv<18> > select_ln419_4_reg_3150;
    sc_signal< sc_lv<18> > select_ln419_5_fu_361_p3;
    sc_signal< sc_lv<18> > select_ln419_5_reg_3156;
    sc_signal< sc_lv<18> > select_ln419_6_fu_370_p3;
    sc_signal< sc_lv<18> > select_ln419_6_reg_3162;
    sc_signal< sc_lv<18> > select_ln419_7_fu_379_p3;
    sc_signal< sc_lv<18> > select_ln419_7_reg_3168;
    sc_signal< sc_lv<18> > select_ln419_8_fu_388_p3;
    sc_signal< sc_lv<18> > select_ln419_8_reg_3174;
    sc_signal< sc_lv<18> > select_ln419_9_fu_397_p3;
    sc_signal< sc_lv<18> > select_ln419_9_reg_3180;
    sc_signal< sc_lv<18> > select_ln419_10_fu_406_p3;
    sc_signal< sc_lv<18> > select_ln419_10_reg_3186;
    sc_signal< sc_lv<18> > select_ln419_11_fu_415_p3;
    sc_signal< sc_lv<18> > select_ln419_11_reg_3192;
    sc_signal< sc_lv<18> > select_ln419_12_fu_424_p3;
    sc_signal< sc_lv<18> > select_ln419_12_reg_3198;
    sc_signal< sc_lv<18> > select_ln419_13_fu_433_p3;
    sc_signal< sc_lv<18> > select_ln419_13_reg_3204;
    sc_signal< sc_lv<18> > select_ln419_14_fu_442_p3;
    sc_signal< sc_lv<18> > select_ln419_14_reg_3210;
    sc_signal< sc_lv<18> > select_ln419_15_fu_451_p3;
    sc_signal< sc_lv<18> > select_ln419_15_reg_3216;
    sc_signal< sc_lv<18> > select_ln419_16_fu_460_p3;
    sc_signal< sc_lv<18> > select_ln419_16_reg_3222;
    sc_signal< sc_lv<18> > select_ln419_17_fu_469_p3;
    sc_signal< sc_lv<18> > select_ln419_17_reg_3228;
    sc_signal< sc_lv<18> > select_ln419_18_fu_478_p3;
    sc_signal< sc_lv<18> > select_ln419_18_reg_3234;
    sc_signal< sc_lv<18> > select_ln419_19_fu_487_p3;
    sc_signal< sc_lv<18> > select_ln419_19_reg_3240;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_0;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_1;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_2;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_3;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_4;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_5;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_6;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_7;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_8;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_9;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_10;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_11;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_12;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_13;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_14;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_15;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_16;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_17;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_18;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_19;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_20;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_21;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_22;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_23;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_24;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_25;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_26;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_27;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_28;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_29;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_30;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_31;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_32;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_33;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_34;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_35;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_36;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_37;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_38;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_39;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_40;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_41;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_42;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_43;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_44;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_45;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_46;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_47;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_48;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_49;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_50;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_51;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_52;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_53;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_54;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_55;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_56;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_57;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_58;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_59;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_0;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_1;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_2;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_3;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_4;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_5;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_6;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_7;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_8;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_9;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_10;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_11;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_12;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_13;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_14;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_15;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_16;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_17;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_18;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_19;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_20;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_21;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_22;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_23;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_24;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_25;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_26;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_27;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_28;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_29;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_30;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_31;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_32;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_33;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_34;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_35;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_36;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_37;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_38;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_39;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_40;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_41;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_42;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_43;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_44;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_45;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_46;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_47;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_48;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_49;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_50;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_51;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_52;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_53;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_54;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_55;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_56;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_57;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_58;
    sc_signal< sc_lv<18> > call_ret1_reg_3246_59;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_done;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_0;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_1;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_2;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_3;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_4;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_5;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_6;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_7;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_8;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_9;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_10;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_11;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_12;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_13;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_14;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_15;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_16;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_17;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_18;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_19;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_20;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_21;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_22;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_23;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_24;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_25;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_26;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_27;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_28;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_29;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_30;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_31;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_32;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_33;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_34;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_35;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_36;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_37;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_38;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_39;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_40;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_41;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_42;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_43;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_44;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_45;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_46;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_47;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_48;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_49;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_50;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_51;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_52;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_53;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_54;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_55;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_56;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_57;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_58;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_59;
    sc_signal< sc_lv<18> > call_ret_reg_3310_0;
    sc_signal< sc_lv<18> > call_ret_reg_3310_1;
    sc_signal< sc_lv<18> > call_ret_reg_3310_2;
    sc_signal< sc_lv<18> > call_ret_reg_3310_3;
    sc_signal< sc_lv<18> > call_ret_reg_3310_4;
    sc_signal< sc_lv<18> > call_ret_reg_3310_5;
    sc_signal< sc_lv<18> > call_ret_reg_3310_6;
    sc_signal< sc_lv<18> > call_ret_reg_3310_7;
    sc_signal< sc_lv<18> > call_ret_reg_3310_8;
    sc_signal< sc_lv<18> > call_ret_reg_3310_9;
    sc_signal< sc_lv<18> > call_ret_reg_3310_10;
    sc_signal< sc_lv<18> > call_ret_reg_3310_11;
    sc_signal< sc_lv<18> > call_ret_reg_3310_12;
    sc_signal< sc_lv<18> > call_ret_reg_3310_13;
    sc_signal< sc_lv<18> > call_ret_reg_3310_14;
    sc_signal< sc_lv<18> > call_ret_reg_3310_15;
    sc_signal< sc_lv<18> > call_ret_reg_3310_16;
    sc_signal< sc_lv<18> > call_ret_reg_3310_17;
    sc_signal< sc_lv<18> > call_ret_reg_3310_18;
    sc_signal< sc_lv<18> > call_ret_reg_3310_19;
    sc_signal< sc_lv<18> > call_ret_reg_3310_20;
    sc_signal< sc_lv<18> > call_ret_reg_3310_21;
    sc_signal< sc_lv<18> > call_ret_reg_3310_22;
    sc_signal< sc_lv<18> > call_ret_reg_3310_23;
    sc_signal< sc_lv<18> > call_ret_reg_3310_24;
    sc_signal< sc_lv<18> > call_ret_reg_3310_25;
    sc_signal< sc_lv<18> > call_ret_reg_3310_26;
    sc_signal< sc_lv<18> > call_ret_reg_3310_27;
    sc_signal< sc_lv<18> > call_ret_reg_3310_28;
    sc_signal< sc_lv<18> > call_ret_reg_3310_29;
    sc_signal< sc_lv<18> > call_ret_reg_3310_30;
    sc_signal< sc_lv<18> > call_ret_reg_3310_31;
    sc_signal< sc_lv<18> > call_ret_reg_3310_32;
    sc_signal< sc_lv<18> > call_ret_reg_3310_33;
    sc_signal< sc_lv<18> > call_ret_reg_3310_34;
    sc_signal< sc_lv<18> > call_ret_reg_3310_35;
    sc_signal< sc_lv<18> > call_ret_reg_3310_36;
    sc_signal< sc_lv<18> > call_ret_reg_3310_37;
    sc_signal< sc_lv<18> > call_ret_reg_3310_38;
    sc_signal< sc_lv<18> > call_ret_reg_3310_39;
    sc_signal< sc_lv<18> > tmpres_state_zr_39_reg_3354;
    sc_signal< sc_lv<18> > tmpres_state_zr_40_reg_3359;
    sc_signal< sc_lv<18> > tmpres_state_zr_41_reg_3364;
    sc_signal< sc_lv<18> > tmpres_state_zr_42_reg_3369;
    sc_signal< sc_lv<18> > tmpres_state_zr_43_reg_3374;
    sc_signal< sc_lv<18> > tmpres_state_zr_44_reg_3379;
    sc_signal< sc_lv<18> > tmpres_state_zr_45_reg_3384;
    sc_signal< sc_lv<18> > tmpres_state_zr_46_reg_3389;
    sc_signal< sc_lv<18> > tmpres_state_zr_47_reg_3394;
    sc_signal< sc_lv<18> > tmpres_state_zr_48_reg_3399;
    sc_signal< sc_lv<18> > tmpres_state_zr_49_reg_3404;
    sc_signal< sc_lv<18> > tmpres_state_zr_50_reg_3409;
    sc_signal< sc_lv<18> > tmpres_state_zr_51_reg_3414;
    sc_signal< sc_lv<18> > tmpres_state_zr_52_reg_3419;
    sc_signal< sc_lv<18> > tmpres_state_zr_53_reg_3424;
    sc_signal< sc_lv<18> > tmpres_state_zr_54_reg_3429;
    sc_signal< sc_lv<18> > tmpres_state_zr_55_reg_3434;
    sc_signal< sc_lv<18> > tmpres_state_zr_56_reg_3439;
    sc_signal< sc_lv<18> > tmpres_state_zr_57_reg_3444;
    sc_signal< sc_lv<18> > tmpres_state_zr_58_reg_3449;
    sc_signal< sc_lv<18> > inputacc_zr_0_V_fu_816_p2;
    sc_signal< sc_lv<18> > inputacc_zr_0_V_reg_3454;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<18> > inputacc_zr_1_V_fu_822_p2;
    sc_signal< sc_lv<18> > inputacc_zr_1_V_reg_3459;
    sc_signal< sc_lv<18> > inputacc_zr_2_V_fu_828_p2;
    sc_signal< sc_lv<18> > inputacc_zr_2_V_reg_3464;
    sc_signal< sc_lv<18> > inputacc_zr_3_V_fu_834_p2;
    sc_signal< sc_lv<18> > inputacc_zr_3_V_reg_3469;
    sc_signal< sc_lv<18> > inputacc_zr_4_V_fu_840_p2;
    sc_signal< sc_lv<18> > inputacc_zr_4_V_reg_3474;
    sc_signal< sc_lv<18> > inputacc_zr_5_V_fu_846_p2;
    sc_signal< sc_lv<18> > inputacc_zr_5_V_reg_3479;
    sc_signal< sc_lv<18> > inputacc_zr_6_V_fu_852_p2;
    sc_signal< sc_lv<18> > inputacc_zr_6_V_reg_3484;
    sc_signal< sc_lv<18> > inputacc_zr_7_V_fu_858_p2;
    sc_signal< sc_lv<18> > inputacc_zr_7_V_reg_3489;
    sc_signal< sc_lv<18> > inputacc_zr_8_V_fu_864_p2;
    sc_signal< sc_lv<18> > inputacc_zr_8_V_reg_3494;
    sc_signal< sc_lv<18> > inputacc_zr_9_V_fu_870_p2;
    sc_signal< sc_lv<18> > inputacc_zr_9_V_reg_3499;
    sc_signal< sc_lv<18> > inputacc_zr_10_V_fu_876_p2;
    sc_signal< sc_lv<18> > inputacc_zr_10_V_reg_3504;
    sc_signal< sc_lv<18> > inputacc_zr_11_V_fu_882_p2;
    sc_signal< sc_lv<18> > inputacc_zr_11_V_reg_3509;
    sc_signal< sc_lv<18> > inputacc_zr_12_V_fu_888_p2;
    sc_signal< sc_lv<18> > inputacc_zr_12_V_reg_3514;
    sc_signal< sc_lv<18> > inputacc_zr_13_V_fu_894_p2;
    sc_signal< sc_lv<18> > inputacc_zr_13_V_reg_3519;
    sc_signal< sc_lv<18> > inputacc_zr_14_V_fu_900_p2;
    sc_signal< sc_lv<18> > inputacc_zr_14_V_reg_3524;
    sc_signal< sc_lv<18> > inputacc_zr_15_V_fu_906_p2;
    sc_signal< sc_lv<18> > inputacc_zr_15_V_reg_3529;
    sc_signal< sc_lv<18> > inputacc_zr_16_V_fu_912_p2;
    sc_signal< sc_lv<18> > inputacc_zr_16_V_reg_3534;
    sc_signal< sc_lv<18> > inputacc_zr_17_V_fu_918_p2;
    sc_signal< sc_lv<18> > inputacc_zr_17_V_reg_3539;
    sc_signal< sc_lv<18> > inputacc_zr_18_V_fu_924_p2;
    sc_signal< sc_lv<18> > inputacc_zr_18_V_reg_3544;
    sc_signal< sc_lv<18> > inputacc_zr_19_V_fu_930_p2;
    sc_signal< sc_lv<18> > inputacc_zr_19_V_reg_3549;
    sc_signal< sc_lv<18> > inputacc_zr_20_V_fu_936_p2;
    sc_signal< sc_lv<18> > inputacc_zr_20_V_reg_3554;
    sc_signal< sc_lv<18> > inputacc_zr_21_V_fu_942_p2;
    sc_signal< sc_lv<18> > inputacc_zr_21_V_reg_3559;
    sc_signal< sc_lv<18> > inputacc_zr_22_V_fu_948_p2;
    sc_signal< sc_lv<18> > inputacc_zr_22_V_reg_3564;
    sc_signal< sc_lv<18> > inputacc_zr_23_V_fu_954_p2;
    sc_signal< sc_lv<18> > inputacc_zr_23_V_reg_3569;
    sc_signal< sc_lv<18> > inputacc_zr_24_V_fu_960_p2;
    sc_signal< sc_lv<18> > inputacc_zr_24_V_reg_3574;
    sc_signal< sc_lv<18> > inputacc_zr_25_V_fu_966_p2;
    sc_signal< sc_lv<18> > inputacc_zr_25_V_reg_3579;
    sc_signal< sc_lv<18> > inputacc_zr_26_V_fu_972_p2;
    sc_signal< sc_lv<18> > inputacc_zr_26_V_reg_3584;
    sc_signal< sc_lv<18> > inputacc_zr_27_V_fu_978_p2;
    sc_signal< sc_lv<18> > inputacc_zr_27_V_reg_3589;
    sc_signal< sc_lv<18> > inputacc_zr_28_V_fu_984_p2;
    sc_signal< sc_lv<18> > inputacc_zr_28_V_reg_3594;
    sc_signal< sc_lv<18> > inputacc_zr_29_V_fu_990_p2;
    sc_signal< sc_lv<18> > inputacc_zr_29_V_reg_3599;
    sc_signal< sc_lv<18> > inputacc_zr_30_V_fu_996_p2;
    sc_signal< sc_lv<18> > inputacc_zr_30_V_reg_3604;
    sc_signal< sc_lv<18> > inputacc_zr_31_V_fu_1002_p2;
    sc_signal< sc_lv<18> > inputacc_zr_31_V_reg_3609;
    sc_signal< sc_lv<18> > inputacc_zr_32_V_fu_1008_p2;
    sc_signal< sc_lv<18> > inputacc_zr_32_V_reg_3614;
    sc_signal< sc_lv<18> > inputacc_zr_33_V_fu_1014_p2;
    sc_signal< sc_lv<18> > inputacc_zr_33_V_reg_3619;
    sc_signal< sc_lv<18> > inputacc_zr_34_V_fu_1020_p2;
    sc_signal< sc_lv<18> > inputacc_zr_34_V_reg_3624;
    sc_signal< sc_lv<18> > inputacc_zr_35_V_fu_1026_p2;
    sc_signal< sc_lv<18> > inputacc_zr_35_V_reg_3629;
    sc_signal< sc_lv<18> > inputacc_zr_36_V_fu_1032_p2;
    sc_signal< sc_lv<18> > inputacc_zr_36_V_reg_3634;
    sc_signal< sc_lv<18> > inputacc_zr_37_V_fu_1038_p2;
    sc_signal< sc_lv<18> > inputacc_zr_37_V_reg_3639;
    sc_signal< sc_lv<18> > inputacc_zr_38_V_fu_1044_p2;
    sc_signal< sc_lv<18> > inputacc_zr_38_V_reg_3644;
    sc_signal< sc_lv<18> > inputacc_zr_39_V_fu_1050_p2;
    sc_signal< sc_lv<18> > inputacc_zr_39_V_reg_3649;
    sc_signal< sc_lv<18> > tmpres_zr_reg_3654;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<18> > tmpres_zr_1_reg_3660;
    sc_signal< sc_lv<18> > tmpres_zr_2_reg_3666;
    sc_signal< sc_lv<18> > tmpres_zr_3_reg_3672;
    sc_signal< sc_lv<18> > tmpres_zr_4_reg_3678;
    sc_signal< sc_lv<18> > tmpres_zr_5_reg_3684;
    sc_signal< sc_lv<18> > tmpres_zr_6_reg_3690;
    sc_signal< sc_lv<18> > tmpres_zr_7_reg_3696;
    sc_signal< sc_lv<18> > tmpres_zr_8_reg_3702;
    sc_signal< sc_lv<18> > tmpres_zr_9_reg_3708;
    sc_signal< sc_lv<18> > tmpres_zr_s_reg_3714;
    sc_signal< sc_lv<18> > tmpres_zr_10_reg_3720;
    sc_signal< sc_lv<18> > tmpres_zr_11_reg_3726;
    sc_signal< sc_lv<18> > tmpres_zr_12_reg_3732;
    sc_signal< sc_lv<18> > tmpres_zr_13_reg_3738;
    sc_signal< sc_lv<18> > tmpres_zr_14_reg_3744;
    sc_signal< sc_lv<18> > tmpres_zr_15_reg_3750;
    sc_signal< sc_lv<18> > tmpres_zr_16_reg_3756;
    sc_signal< sc_lv<18> > tmpres_zr_17_reg_3762;
    sc_signal< sc_lv<18> > tmpres_zr_18_reg_3768;
    sc_signal< sc_lv<18> > inputacc_h_0_V_fu_1596_p2;
    sc_signal< sc_lv<18> > inputacc_h_0_V_reg_3774;
    sc_signal< sc_lv<18> > inputacc_h_1_V_fu_1602_p2;
    sc_signal< sc_lv<18> > inputacc_h_1_V_reg_3779;
    sc_signal< sc_lv<18> > inputacc_h_2_V_fu_1608_p2;
    sc_signal< sc_lv<18> > inputacc_h_2_V_reg_3784;
    sc_signal< sc_lv<18> > inputacc_h_3_V_fu_1614_p2;
    sc_signal< sc_lv<18> > inputacc_h_3_V_reg_3789;
    sc_signal< sc_lv<18> > inputacc_h_4_V_fu_1620_p2;
    sc_signal< sc_lv<18> > inputacc_h_4_V_reg_3794;
    sc_signal< sc_lv<18> > inputacc_h_5_V_fu_1626_p2;
    sc_signal< sc_lv<18> > inputacc_h_5_V_reg_3799;
    sc_signal< sc_lv<18> > inputacc_h_6_V_fu_1632_p2;
    sc_signal< sc_lv<18> > inputacc_h_6_V_reg_3804;
    sc_signal< sc_lv<18> > inputacc_h_7_V_fu_1638_p2;
    sc_signal< sc_lv<18> > inputacc_h_7_V_reg_3809;
    sc_signal< sc_lv<18> > inputacc_h_8_V_fu_1644_p2;
    sc_signal< sc_lv<18> > inputacc_h_8_V_reg_3814;
    sc_signal< sc_lv<18> > inputacc_h_9_V_fu_1650_p2;
    sc_signal< sc_lv<18> > inputacc_h_9_V_reg_3819;
    sc_signal< sc_lv<18> > inputacc_h_10_V_fu_1656_p2;
    sc_signal< sc_lv<18> > inputacc_h_10_V_reg_3824;
    sc_signal< sc_lv<18> > inputacc_h_11_V_fu_1662_p2;
    sc_signal< sc_lv<18> > inputacc_h_11_V_reg_3829;
    sc_signal< sc_lv<18> > inputacc_h_12_V_fu_1668_p2;
    sc_signal< sc_lv<18> > inputacc_h_12_V_reg_3834;
    sc_signal< sc_lv<18> > inputacc_h_13_V_fu_1674_p2;
    sc_signal< sc_lv<18> > inputacc_h_13_V_reg_3839;
    sc_signal< sc_lv<18> > inputacc_h_14_V_fu_1680_p2;
    sc_signal< sc_lv<18> > inputacc_h_14_V_reg_3844;
    sc_signal< sc_lv<18> > inputacc_h_15_V_fu_1686_p2;
    sc_signal< sc_lv<18> > inputacc_h_15_V_reg_3849;
    sc_signal< sc_lv<18> > inputacc_h_16_V_fu_1692_p2;
    sc_signal< sc_lv<18> > inputacc_h_16_V_reg_3854;
    sc_signal< sc_lv<18> > inputacc_h_17_V_fu_1698_p2;
    sc_signal< sc_lv<18> > inputacc_h_17_V_reg_3859;
    sc_signal< sc_lv<18> > inputacc_h_18_V_fu_1704_p2;
    sc_signal< sc_lv<18> > inputacc_h_18_V_reg_3864;
    sc_signal< sc_lv<18> > inputacc_h_19_V_fu_1710_p2;
    sc_signal< sc_lv<18> > inputacc_h_19_V_reg_3869;
    sc_signal< sc_lv<28> > mul_ln703_fu_2816_p2;
    sc_signal< sc_lv<28> > mul_ln703_reg_3874;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<28> > mul_ln703_1_fu_2822_p2;
    sc_signal< sc_lv<28> > mul_ln703_1_reg_3879;
    sc_signal< sc_lv<28> > mul_ln703_2_fu_2828_p2;
    sc_signal< sc_lv<28> > mul_ln703_2_reg_3884;
    sc_signal< sc_lv<28> > mul_ln703_3_fu_2834_p2;
    sc_signal< sc_lv<28> > mul_ln703_3_reg_3889;
    sc_signal< sc_lv<28> > mul_ln703_4_fu_2840_p2;
    sc_signal< sc_lv<28> > mul_ln703_4_reg_3894;
    sc_signal< sc_lv<28> > mul_ln703_5_fu_2846_p2;
    sc_signal< sc_lv<28> > mul_ln703_5_reg_3899;
    sc_signal< sc_lv<28> > mul_ln703_6_fu_2852_p2;
    sc_signal< sc_lv<28> > mul_ln703_6_reg_3904;
    sc_signal< sc_lv<28> > mul_ln703_7_fu_2858_p2;
    sc_signal< sc_lv<28> > mul_ln703_7_reg_3909;
    sc_signal< sc_lv<28> > mul_ln703_8_fu_2864_p2;
    sc_signal< sc_lv<28> > mul_ln703_8_reg_3914;
    sc_signal< sc_lv<28> > mul_ln703_9_fu_2870_p2;
    sc_signal< sc_lv<28> > mul_ln703_9_reg_3919;
    sc_signal< sc_lv<28> > mul_ln703_10_fu_2876_p2;
    sc_signal< sc_lv<28> > mul_ln703_10_reg_3924;
    sc_signal< sc_lv<28> > mul_ln703_11_fu_2882_p2;
    sc_signal< sc_lv<28> > mul_ln703_11_reg_3929;
    sc_signal< sc_lv<28> > mul_ln703_12_fu_2888_p2;
    sc_signal< sc_lv<28> > mul_ln703_12_reg_3934;
    sc_signal< sc_lv<28> > mul_ln703_13_fu_2894_p2;
    sc_signal< sc_lv<28> > mul_ln703_13_reg_3939;
    sc_signal< sc_lv<28> > mul_ln703_14_fu_2900_p2;
    sc_signal< sc_lv<28> > mul_ln703_14_reg_3944;
    sc_signal< sc_lv<28> > mul_ln703_15_fu_2906_p2;
    sc_signal< sc_lv<28> > mul_ln703_15_reg_3949;
    sc_signal< sc_lv<28> > mul_ln703_16_fu_2912_p2;
    sc_signal< sc_lv<28> > mul_ln703_16_reg_3954;
    sc_signal< sc_lv<28> > mul_ln703_17_fu_2918_p2;
    sc_signal< sc_lv<28> > mul_ln703_17_reg_3959;
    sc_signal< sc_lv<28> > mul_ln703_18_fu_2924_p2;
    sc_signal< sc_lv<28> > mul_ln703_18_reg_3964;
    sc_signal< sc_lv<28> > mul_ln703_19_fu_2930_p2;
    sc_signal< sc_lv<28> > mul_ln703_19_reg_3969;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_idle;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_done;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_ready;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_0;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_1;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_2;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_3;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_4;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_5;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_6;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_7;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_8;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_9;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_10;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_11;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_12;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_13;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_14;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_15;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_16;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_17;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_18;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_19;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_20;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_21;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_22;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_23;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_24;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_25;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_26;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_27;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_28;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_29;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_30;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_31;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_32;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_33;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_34;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_35;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_36;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_37;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_38;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_39;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_ready;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_0;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_1;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_2;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_3;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_4;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_5;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_6;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_7;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_8;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_9;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_10;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_11;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_12;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_13;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_14;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_15;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_16;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_17;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_18;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_19;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg;
    sc_signal< sc_logic > ap_NS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > select_ln419_fu_316_p0;
    sc_signal< sc_lv<1> > select_ln419_1_fu_325_p0;
    sc_signal< sc_lv<1> > select_ln419_2_fu_334_p0;
    sc_signal< sc_lv<1> > select_ln419_3_fu_343_p0;
    sc_signal< sc_lv<1> > select_ln419_4_fu_352_p0;
    sc_signal< sc_lv<1> > select_ln419_5_fu_361_p0;
    sc_signal< sc_lv<1> > select_ln419_6_fu_370_p0;
    sc_signal< sc_lv<1> > select_ln419_7_fu_379_p0;
    sc_signal< sc_lv<1> > select_ln419_8_fu_388_p0;
    sc_signal< sc_lv<1> > select_ln419_9_fu_397_p0;
    sc_signal< sc_lv<1> > select_ln419_10_fu_406_p0;
    sc_signal< sc_lv<1> > select_ln419_11_fu_415_p0;
    sc_signal< sc_lv<1> > select_ln419_12_fu_424_p0;
    sc_signal< sc_lv<1> > select_ln419_13_fu_433_p0;
    sc_signal< sc_lv<1> > select_ln419_14_fu_442_p0;
    sc_signal< sc_lv<1> > select_ln419_15_fu_451_p0;
    sc_signal< sc_lv<1> > select_ln419_16_fu_460_p0;
    sc_signal< sc_lv<1> > select_ln419_17_fu_469_p0;
    sc_signal< sc_lv<1> > select_ln419_18_fu_478_p0;
    sc_signal< sc_lv<1> > select_ln419_19_fu_487_p0;
    sc_signal< sc_lv<28> > mul_ln1118_fu_2676_p2;
    sc_signal< sc_lv<28> > mul_ln1118_1_fu_2683_p2;
    sc_signal< sc_lv<28> > mul_ln1118_2_fu_2690_p2;
    sc_signal< sc_lv<28> > mul_ln1118_3_fu_2697_p2;
    sc_signal< sc_lv<28> > mul_ln1118_4_fu_2704_p2;
    sc_signal< sc_lv<28> > mul_ln1118_5_fu_2711_p2;
    sc_signal< sc_lv<28> > mul_ln1118_6_fu_2718_p2;
    sc_signal< sc_lv<28> > mul_ln1118_7_fu_2725_p2;
    sc_signal< sc_lv<28> > mul_ln1118_8_fu_2732_p2;
    sc_signal< sc_lv<28> > mul_ln1118_9_fu_2739_p2;
    sc_signal< sc_lv<28> > mul_ln1118_10_fu_2746_p2;
    sc_signal< sc_lv<28> > mul_ln1118_11_fu_2753_p2;
    sc_signal< sc_lv<28> > mul_ln1118_12_fu_2760_p2;
    sc_signal< sc_lv<28> > mul_ln1118_13_fu_2767_p2;
    sc_signal< sc_lv<28> > mul_ln1118_14_fu_2774_p2;
    sc_signal< sc_lv<28> > mul_ln1118_15_fu_2781_p2;
    sc_signal< sc_lv<28> > mul_ln1118_16_fu_2788_p2;
    sc_signal< sc_lv<28> > mul_ln1118_17_fu_2795_p2;
    sc_signal< sc_lv<28> > mul_ln1118_18_fu_2802_p2;
    sc_signal< sc_lv<28> > mul_ln1118_19_fu_2809_p2;
    sc_signal< sc_lv<18> > trunc_ln_fu_1283_p4;
    sc_signal< sc_lv<18> > trunc_ln708_1_fu_1299_p4;
    sc_signal< sc_lv<18> > trunc_ln708_2_fu_1315_p4;
    sc_signal< sc_lv<18> > trunc_ln708_3_fu_1331_p4;
    sc_signal< sc_lv<18> > trunc_ln708_4_fu_1347_p4;
    sc_signal< sc_lv<18> > trunc_ln708_5_fu_1363_p4;
    sc_signal< sc_lv<18> > trunc_ln708_6_fu_1379_p4;
    sc_signal< sc_lv<18> > trunc_ln708_7_fu_1395_p4;
    sc_signal< sc_lv<18> > trunc_ln708_8_fu_1411_p4;
    sc_signal< sc_lv<18> > trunc_ln708_9_fu_1427_p4;
    sc_signal< sc_lv<18> > trunc_ln708_s_fu_1443_p4;
    sc_signal< sc_lv<18> > trunc_ln708_10_fu_1459_p4;
    sc_signal< sc_lv<18> > trunc_ln708_11_fu_1475_p4;
    sc_signal< sc_lv<18> > trunc_ln708_12_fu_1491_p4;
    sc_signal< sc_lv<18> > trunc_ln708_13_fu_1507_p4;
    sc_signal< sc_lv<18> > trunc_ln708_14_fu_1523_p4;
    sc_signal< sc_lv<18> > trunc_ln708_15_fu_1539_p4;
    sc_signal< sc_lv<18> > trunc_ln708_16_fu_1555_p4;
    sc_signal< sc_lv<18> > trunc_ln708_17_fu_1571_p4;
    sc_signal< sc_lv<18> > trunc_ln708_18_fu_1587_p4;
    sc_signal< sc_lv<19> > sext_ln1193_fu_1796_p1;
    sc_signal< sc_lv<19> > sub_ln1193_fu_1799_p2;
    sc_signal< sc_lv<19> > sext_ln1193_1_fu_1813_p1;
    sc_signal< sc_lv<19> > sub_ln1193_1_fu_1816_p2;
    sc_signal< sc_lv<19> > sext_ln1193_2_fu_1830_p1;
    sc_signal< sc_lv<19> > sub_ln1193_2_fu_1833_p2;
    sc_signal< sc_lv<19> > sext_ln1193_3_fu_1847_p1;
    sc_signal< sc_lv<19> > sub_ln1193_3_fu_1850_p2;
    sc_signal< sc_lv<19> > sext_ln1193_4_fu_1864_p1;
    sc_signal< sc_lv<19> > sub_ln1193_4_fu_1867_p2;
    sc_signal< sc_lv<19> > sext_ln1193_5_fu_1881_p1;
    sc_signal< sc_lv<19> > sub_ln1193_5_fu_1884_p2;
    sc_signal< sc_lv<19> > sext_ln1193_6_fu_1898_p1;
    sc_signal< sc_lv<19> > sub_ln1193_6_fu_1901_p2;
    sc_signal< sc_lv<19> > sext_ln1193_7_fu_1915_p1;
    sc_signal< sc_lv<19> > sub_ln1193_7_fu_1918_p2;
    sc_signal< sc_lv<19> > sext_ln1193_8_fu_1932_p1;
    sc_signal< sc_lv<19> > sub_ln1193_8_fu_1935_p2;
    sc_signal< sc_lv<19> > sext_ln1193_9_fu_1949_p1;
    sc_signal< sc_lv<19> > sub_ln1193_9_fu_1952_p2;
    sc_signal< sc_lv<19> > sext_ln1193_10_fu_1966_p1;
    sc_signal< sc_lv<19> > sub_ln1193_10_fu_1969_p2;
    sc_signal< sc_lv<19> > sext_ln1193_11_fu_1983_p1;
    sc_signal< sc_lv<19> > sub_ln1193_11_fu_1986_p2;
    sc_signal< sc_lv<19> > sext_ln1193_12_fu_2000_p1;
    sc_signal< sc_lv<19> > sub_ln1193_12_fu_2003_p2;
    sc_signal< sc_lv<19> > sext_ln1193_13_fu_2017_p1;
    sc_signal< sc_lv<19> > sub_ln1193_13_fu_2020_p2;
    sc_signal< sc_lv<19> > sext_ln1193_14_fu_2034_p1;
    sc_signal< sc_lv<19> > sub_ln1193_14_fu_2037_p2;
    sc_signal< sc_lv<19> > sext_ln1193_15_fu_2051_p1;
    sc_signal< sc_lv<19> > sub_ln1193_15_fu_2054_p2;
    sc_signal< sc_lv<19> > sext_ln1193_16_fu_2068_p1;
    sc_signal< sc_lv<19> > sub_ln1193_16_fu_2071_p2;
    sc_signal< sc_lv<19> > sext_ln1193_17_fu_2085_p1;
    sc_signal< sc_lv<19> > sub_ln1193_17_fu_2088_p2;
    sc_signal< sc_lv<19> > sext_ln1193_18_fu_2102_p1;
    sc_signal< sc_lv<19> > sub_ln1193_18_fu_2105_p2;
    sc_signal< sc_lv<19> > sext_ln1193_19_fu_2119_p1;
    sc_signal< sc_lv<19> > sub_ln1193_19_fu_2122_p2;
    sc_signal< sc_lv<28> > grp_fu_2936_p3;
    sc_signal< sc_lv<28> > grp_fu_2944_p3;
    sc_signal< sc_lv<28> > grp_fu_2952_p3;
    sc_signal< sc_lv<28> > grp_fu_2960_p3;
    sc_signal< sc_lv<28> > grp_fu_2968_p3;
    sc_signal< sc_lv<28> > grp_fu_2976_p3;
    sc_signal< sc_lv<28> > grp_fu_2984_p3;
    sc_signal< sc_lv<28> > grp_fu_2992_p3;
    sc_signal< sc_lv<28> > grp_fu_3000_p3;
    sc_signal< sc_lv<28> > grp_fu_3008_p3;
    sc_signal< sc_lv<28> > grp_fu_3016_p3;
    sc_signal< sc_lv<28> > grp_fu_3024_p3;
    sc_signal< sc_lv<28> > grp_fu_3032_p3;
    sc_signal< sc_lv<28> > grp_fu_3040_p3;
    sc_signal< sc_lv<28> > grp_fu_3048_p3;
    sc_signal< sc_lv<28> > grp_fu_3056_p3;
    sc_signal< sc_lv<28> > grp_fu_3064_p3;
    sc_signal< sc_lv<28> > grp_fu_3072_p3;
    sc_signal< sc_lv<28> > grp_fu_3080_p3;
    sc_signal< sc_lv<28> > grp_fu_3088_p3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<19> ap_const_lv19_400;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_NS_fsm_state4();
    void thread_ap_NS_fsm_state6();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start();
    void thread_grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start();
    void thread_grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start();
    void thread_inputacc_h_0_V_fu_1596_p2();
    void thread_inputacc_h_10_V_fu_1656_p2();
    void thread_inputacc_h_11_V_fu_1662_p2();
    void thread_inputacc_h_12_V_fu_1668_p2();
    void thread_inputacc_h_13_V_fu_1674_p2();
    void thread_inputacc_h_14_V_fu_1680_p2();
    void thread_inputacc_h_15_V_fu_1686_p2();
    void thread_inputacc_h_16_V_fu_1692_p2();
    void thread_inputacc_h_17_V_fu_1698_p2();
    void thread_inputacc_h_18_V_fu_1704_p2();
    void thread_inputacc_h_19_V_fu_1710_p2();
    void thread_inputacc_h_1_V_fu_1602_p2();
    void thread_inputacc_h_2_V_fu_1608_p2();
    void thread_inputacc_h_3_V_fu_1614_p2();
    void thread_inputacc_h_4_V_fu_1620_p2();
    void thread_inputacc_h_5_V_fu_1626_p2();
    void thread_inputacc_h_6_V_fu_1632_p2();
    void thread_inputacc_h_7_V_fu_1638_p2();
    void thread_inputacc_h_8_V_fu_1644_p2();
    void thread_inputacc_h_9_V_fu_1650_p2();
    void thread_inputacc_zr_0_V_fu_816_p2();
    void thread_inputacc_zr_10_V_fu_876_p2();
    void thread_inputacc_zr_11_V_fu_882_p2();
    void thread_inputacc_zr_12_V_fu_888_p2();
    void thread_inputacc_zr_13_V_fu_894_p2();
    void thread_inputacc_zr_14_V_fu_900_p2();
    void thread_inputacc_zr_15_V_fu_906_p2();
    void thread_inputacc_zr_16_V_fu_912_p2();
    void thread_inputacc_zr_17_V_fu_918_p2();
    void thread_inputacc_zr_18_V_fu_924_p2();
    void thread_inputacc_zr_19_V_fu_930_p2();
    void thread_inputacc_zr_1_V_fu_822_p2();
    void thread_inputacc_zr_20_V_fu_936_p2();
    void thread_inputacc_zr_21_V_fu_942_p2();
    void thread_inputacc_zr_22_V_fu_948_p2();
    void thread_inputacc_zr_23_V_fu_954_p2();
    void thread_inputacc_zr_24_V_fu_960_p2();
    void thread_inputacc_zr_25_V_fu_966_p2();
    void thread_inputacc_zr_26_V_fu_972_p2();
    void thread_inputacc_zr_27_V_fu_978_p2();
    void thread_inputacc_zr_28_V_fu_984_p2();
    void thread_inputacc_zr_29_V_fu_990_p2();
    void thread_inputacc_zr_2_V_fu_828_p2();
    void thread_inputacc_zr_30_V_fu_996_p2();
    void thread_inputacc_zr_31_V_fu_1002_p2();
    void thread_inputacc_zr_32_V_fu_1008_p2();
    void thread_inputacc_zr_33_V_fu_1014_p2();
    void thread_inputacc_zr_34_V_fu_1020_p2();
    void thread_inputacc_zr_35_V_fu_1026_p2();
    void thread_inputacc_zr_36_V_fu_1032_p2();
    void thread_inputacc_zr_37_V_fu_1038_p2();
    void thread_inputacc_zr_38_V_fu_1044_p2();
    void thread_inputacc_zr_39_V_fu_1050_p2();
    void thread_inputacc_zr_3_V_fu_834_p2();
    void thread_inputacc_zr_4_V_fu_840_p2();
    void thread_inputacc_zr_5_V_fu_846_p2();
    void thread_inputacc_zr_6_V_fu_852_p2();
    void thread_inputacc_zr_7_V_fu_858_p2();
    void thread_inputacc_zr_8_V_fu_864_p2();
    void thread_inputacc_zr_9_V_fu_870_p2();
    void thread_select_ln419_10_fu_406_p0();
    void thread_select_ln419_10_fu_406_p3();
    void thread_select_ln419_11_fu_415_p0();
    void thread_select_ln419_11_fu_415_p3();
    void thread_select_ln419_12_fu_424_p0();
    void thread_select_ln419_12_fu_424_p3();
    void thread_select_ln419_13_fu_433_p0();
    void thread_select_ln419_13_fu_433_p3();
    void thread_select_ln419_14_fu_442_p0();
    void thread_select_ln419_14_fu_442_p3();
    void thread_select_ln419_15_fu_451_p0();
    void thread_select_ln419_15_fu_451_p3();
    void thread_select_ln419_16_fu_460_p0();
    void thread_select_ln419_16_fu_460_p3();
    void thread_select_ln419_17_fu_469_p0();
    void thread_select_ln419_17_fu_469_p3();
    void thread_select_ln419_18_fu_478_p0();
    void thread_select_ln419_18_fu_478_p3();
    void thread_select_ln419_19_fu_487_p0();
    void thread_select_ln419_19_fu_487_p3();
    void thread_select_ln419_1_fu_325_p0();
    void thread_select_ln419_1_fu_325_p3();
    void thread_select_ln419_2_fu_334_p0();
    void thread_select_ln419_2_fu_334_p3();
    void thread_select_ln419_3_fu_343_p0();
    void thread_select_ln419_3_fu_343_p3();
    void thread_select_ln419_4_fu_352_p0();
    void thread_select_ln419_4_fu_352_p3();
    void thread_select_ln419_5_fu_361_p0();
    void thread_select_ln419_5_fu_361_p3();
    void thread_select_ln419_6_fu_370_p0();
    void thread_select_ln419_6_fu_370_p3();
    void thread_select_ln419_7_fu_379_p0();
    void thread_select_ln419_7_fu_379_p3();
    void thread_select_ln419_8_fu_388_p0();
    void thread_select_ln419_8_fu_388_p3();
    void thread_select_ln419_9_fu_397_p0();
    void thread_select_ln419_9_fu_397_p3();
    void thread_select_ln419_fu_316_p0();
    void thread_select_ln419_fu_316_p3();
    void thread_sext_ln1193_10_fu_1966_p1();
    void thread_sext_ln1193_11_fu_1983_p1();
    void thread_sext_ln1193_12_fu_2000_p1();
    void thread_sext_ln1193_13_fu_2017_p1();
    void thread_sext_ln1193_14_fu_2034_p1();
    void thread_sext_ln1193_15_fu_2051_p1();
    void thread_sext_ln1193_16_fu_2068_p1();
    void thread_sext_ln1193_17_fu_2085_p1();
    void thread_sext_ln1193_18_fu_2102_p1();
    void thread_sext_ln1193_19_fu_2119_p1();
    void thread_sext_ln1193_1_fu_1813_p1();
    void thread_sext_ln1193_2_fu_1830_p1();
    void thread_sext_ln1193_3_fu_1847_p1();
    void thread_sext_ln1193_4_fu_1864_p1();
    void thread_sext_ln1193_5_fu_1881_p1();
    void thread_sext_ln1193_6_fu_1898_p1();
    void thread_sext_ln1193_7_fu_1915_p1();
    void thread_sext_ln1193_8_fu_1932_p1();
    void thread_sext_ln1193_9_fu_1949_p1();
    void thread_sext_ln1193_fu_1796_p1();
    void thread_sub_ln1193_10_fu_1969_p2();
    void thread_sub_ln1193_11_fu_1986_p2();
    void thread_sub_ln1193_12_fu_2003_p2();
    void thread_sub_ln1193_13_fu_2020_p2();
    void thread_sub_ln1193_14_fu_2037_p2();
    void thread_sub_ln1193_15_fu_2054_p2();
    void thread_sub_ln1193_16_fu_2071_p2();
    void thread_sub_ln1193_17_fu_2088_p2();
    void thread_sub_ln1193_18_fu_2105_p2();
    void thread_sub_ln1193_19_fu_2122_p2();
    void thread_sub_ln1193_1_fu_1816_p2();
    void thread_sub_ln1193_2_fu_1833_p2();
    void thread_sub_ln1193_3_fu_1850_p2();
    void thread_sub_ln1193_4_fu_1867_p2();
    void thread_sub_ln1193_5_fu_1884_p2();
    void thread_sub_ln1193_6_fu_1901_p2();
    void thread_sub_ln1193_7_fu_1918_p2();
    void thread_sub_ln1193_8_fu_1935_p2();
    void thread_sub_ln1193_9_fu_1952_p2();
    void thread_sub_ln1193_fu_1799_p2();
    void thread_trunc_ln708_10_fu_1459_p4();
    void thread_trunc_ln708_11_fu_1475_p4();
    void thread_trunc_ln708_12_fu_1491_p4();
    void thread_trunc_ln708_13_fu_1507_p4();
    void thread_trunc_ln708_14_fu_1523_p4();
    void thread_trunc_ln708_15_fu_1539_p4();
    void thread_trunc_ln708_16_fu_1555_p4();
    void thread_trunc_ln708_17_fu_1571_p4();
    void thread_trunc_ln708_18_fu_1587_p4();
    void thread_trunc_ln708_1_fu_1299_p4();
    void thread_trunc_ln708_2_fu_1315_p4();
    void thread_trunc_ln708_3_fu_1331_p4();
    void thread_trunc_ln708_4_fu_1347_p4();
    void thread_trunc_ln708_5_fu_1363_p4();
    void thread_trunc_ln708_6_fu_1379_p4();
    void thread_trunc_ln708_7_fu_1395_p4();
    void thread_trunc_ln708_8_fu_1411_p4();
    void thread_trunc_ln708_9_fu_1427_p4();
    void thread_trunc_ln708_s_fu_1443_p4();
    void thread_trunc_ln_fu_1283_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
