<profile>

<section name = "Vitis HLS Report for 'compute_CONV_layer'" level="0">
<item name = "Date">Mon Apr 12 16:11:43 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MLP_fu_4112">MLP, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_load_mlp_weights_one_layer_fu_8133">load_mlp_weights_one_layer, 371702, 371702, 3.717 ms, 3.717 ms, 371702, 371702, none</column>
<column name="grp_compute_edge_embedding_fu_8157">compute_edge_embedding, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_message_passing_fu_8173">message_passing, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 10, 24127, 40188, 2000</column>
<column name="Memory">35, -, 8, 600, 24</column>
<column name="Multiplexer">-, -, -, 341, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">3, ~0, 2, 9, 632</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 3, 210</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_MLP_fu_4112">MLP, 8, 6, 22499, 37618, 2000</column>
<column name="grp_compute_edge_embedding_fu_8157">compute_edge_embedding, 0, 1, 298, 758, 0</column>
<column name="grp_load_mlp_weights_one_layer_fu_8133">load_mlp_weights_one_layer, 0, 0, 968, 1215, 0</column>
<column name="grp_message_passing_fu_8173">message_passing, 0, 3, 362, 597, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_embedding_V_U">compute_CONV_layer_edge_embedding_V, 0, 4, 300, 12, 600000, 32, 1, 19200000</column>
<column name="message_V_U">compute_CONV_layer_message_V, 0, 4, 300, 12, 300000, 32, 1, 9600000</column>
<column name="mlp_1_bias_V_U">compute_CONV_layer_mlp_1_bias_V, 2, 0, 0, 0, 600, 32, 1, 19200</column>
<column name="mlp_1_weights_V_U">compute_CONV_layer_mlp_1_weights_V, 16, 0, 0, 0, 180000, 32, 1, 5760000</column>
<column name="mlp_2_weights_V_U">compute_CONV_layer_mlp_1_weights_V, 16, 0, 0, 0, 180000, 32, 1, 5760000</column>
<column name="mlp_2_bias_V_U">compute_CONV_layer_mlp_2_bias_V, 1, 0, 0, 0, 300, 32, 1, 9600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="edge_embedding_V_address0">14, 3, 20, 60</column>
<column name="edge_embedding_V_ce0">14, 3, 1, 3</column>
<column name="edge_embedding_V_ce1">9, 2, 1, 2</column>
<column name="edge_embedding_V_we1">9, 2, 1, 2</column>
<column name="m_axi_mem_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_mem_RREADY">9, 2, 1, 2</column>
<column name="message_V_address0">14, 3, 19, 57</column>
<column name="message_V_ce0">14, 3, 1, 3</column>
<column name="message_V_ce1">9, 2, 1, 2</column>
<column name="message_V_we1">9, 2, 1, 2</column>
<column name="mlp_1_bias_V_address0">14, 3, 10, 30</column>
<column name="mlp_1_bias_V_ce0">14, 3, 1, 3</column>
<column name="mlp_1_bias_V_we0">9, 2, 1, 2</column>
<column name="mlp_1_weights_V_address0">14, 3, 18, 54</column>
<column name="mlp_1_weights_V_ce0">14, 3, 1, 3</column>
<column name="mlp_1_weights_V_we0">9, 2, 1, 2</column>
<column name="mlp_2_bias_V_address0">14, 3, 9, 27</column>
<column name="mlp_2_bias_V_ce0">14, 3, 1, 3</column>
<column name="mlp_2_bias_V_we0">9, 2, 1, 2</column>
<column name="mlp_2_weights_V_address0">14, 3, 18, 54</column>
<column name="mlp_2_weights_V_ce0">14, 3, 1, 3</column>
<column name="mlp_2_weights_V_we0">9, 2, 1, 2</column>
<column name="node_embedding_V_address0">14, 3, 19, 57</column>
<column name="node_embedding_V_ce0">14, 3, 1, 3</column>
<column name="node_embedding_V_ce1">9, 2, 1, 2</column>
<column name="node_embedding_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_MLP_fu_4112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_edge_embedding_fu_8157_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_message_passing_fu_8173_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="num_of_edges">in, 32, ap_none, num_of_edges, scalar</column>
<column name="layer">in, 3, ap_none, layer, scalar</column>
<column name="gnn_node_mlp_1_weights_fixed">in, 64, ap_none, gnn_node_mlp_1_weights_fixed, scalar</column>
<column name="gnn_node_mlp_1_bias_fixed">in, 64, ap_none, gnn_node_mlp_1_bias_fixed, scalar</column>
<column name="gnn_node_mlp_2_weights_fixed">in, 64, ap_none, gnn_node_mlp_2_weights_fixed, scalar</column>
<column name="gnn_node_mlp_2_bias_fixed">in, 64, ap_none, gnn_node_mlp_2_bias_fixed, scalar</column>
<column name="edge_embedding_table_V_address0">out, 15, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_embedding_table_V_ce0">out, 1, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_embedding_table_V_q0">in, 32, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_attr_address0">out, 13, ap_memory, edge_attr, array</column>
<column name="edge_attr_ce0">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_q0">in, 32, ap_memory, edge_attr, array</column>
<column name="edge_list_address0">out, 12, ap_memory, edge_list, array</column>
<column name="edge_list_ce0">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q0">in, 32, ap_memory, edge_list, array</column>
<column name="edge_list_address1">out, 12, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q1">in, 32, ap_memory, edge_list, array</column>
<column name="node_embedding_V_address0">out, 19, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_ce0">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_q0">in, 32, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_address1">out, 19, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_ce1">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_we1">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_d1">out, 32, ap_memory, node_embedding_V, array</column>
<column name="mlp_eps_V_address0">out, 3, ap_memory, mlp_eps_V, array</column>
<column name="mlp_eps_V_ce0">out, 1, ap_memory, mlp_eps_V, array</column>
<column name="mlp_eps_V_q0">in, 32, ap_memory, mlp_eps_V, array</column>
</table>
</item>
</section>
</profile>
