--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7033 paths analyzed, 498 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.326ns.
--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_9 (SLICE_X15Y19.B4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_15 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.282ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.338 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_15 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.DQ      Tcko                  0.408   counter/clkdiv/out1<15>
                                                       counter/clkdiv/out1_15
    SLICE_X21Y23.D1      net (fanout=3)        0.636   counter/clkdiv/out1<15>
    SLICE_X21Y23.D       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>3
    SLICE_X14Y29.B1      net (fanout=2)        1.555   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
    SLICE_X14Y29.B       Tilo                  0.203   counter/clkdiv/out2<25>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7_1
    SLICE_X13Y22.C5      net (fanout=21)       0.819   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.B4      net (fanout=18)       0.821   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.451ns logic, 3.831ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X23Y24.B2      net (fanout=9)        1.031   counter/clkdiv/out1<5>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.B4      net (fanout=18)       0.821   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (1.451ns logic, 3.765ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_2 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.338 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_2 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.CQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_2
    SLICE_X23Y24.B4      net (fanout=9)        0.953   counter/clkdiv/out1<2>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.B4      net (fanout=18)       0.821   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (1.451ns logic, 3.687ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_13 (SLICE_X15Y20.B4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_15 (FF)
  Destination:          counter/clkdiv/outadj_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.336 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_15 to counter/clkdiv/outadj_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.DQ      Tcko                  0.408   counter/clkdiv/out1<15>
                                                       counter/clkdiv/out1_15
    SLICE_X21Y23.D1      net (fanout=3)        0.636   counter/clkdiv/out1<15>
    SLICE_X21Y23.D       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>3
    SLICE_X14Y29.B1      net (fanout=2)        1.555   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
    SLICE_X14Y29.B       Tilo                  0.203   counter/clkdiv/out2<25>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7_1
    SLICE_X13Y22.C5      net (fanout=21)       0.819   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y20.B4      net (fanout=18)       0.808   counter/clkdiv/_n0095
    SLICE_X15Y20.CLK     Tas                   0.322   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_13_rstpot
                                                       counter/clkdiv/outadj_13
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.451ns logic, 3.818ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.336 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X23Y24.B2      net (fanout=9)        1.031   counter/clkdiv/out1<5>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y20.B4      net (fanout=18)       0.808   counter/clkdiv/_n0095
    SLICE_X15Y20.CLK     Tas                   0.322   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_13_rstpot
                                                       counter/clkdiv/outadj_13
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.451ns logic, 3.752ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_2 (FF)
  Destination:          counter/clkdiv/outadj_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.336 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_2 to counter/clkdiv/outadj_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.CQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_2
    SLICE_X23Y24.B4      net (fanout=9)        0.953   counter/clkdiv/out1<2>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y20.B4      net (fanout=18)       0.808   counter/clkdiv/_n0095
    SLICE_X15Y20.CLK     Tas                   0.322   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_13_rstpot
                                                       counter/clkdiv/outadj_13
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.451ns logic, 3.674ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_8 (SLICE_X15Y19.A4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_15 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.338 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_15 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.DQ      Tcko                  0.408   counter/clkdiv/out1<15>
                                                       counter/clkdiv/out1_15
    SLICE_X21Y23.D1      net (fanout=3)        0.636   counter/clkdiv/out1<15>
    SLICE_X21Y23.D       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>3
    SLICE_X14Y29.B1      net (fanout=2)        1.555   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
    SLICE_X14Y29.B       Tilo                  0.203   counter/clkdiv/out2<25>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7_1
    SLICE_X13Y22.C5      net (fanout=21)       0.819   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>7
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.A4      net (fanout=18)       0.767   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.451ns logic, 3.777ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X23Y24.B2      net (fanout=9)        1.031   counter/clkdiv/out1<5>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.A4      net (fanout=18)       0.767   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (1.451ns logic, 3.711ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_2 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.338 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_2 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.CQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_2
    SLICE_X23Y24.B4      net (fanout=9)        0.953   counter/clkdiv/out1<2>
    SLICE_X23Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X14Y27.B5      net (fanout=15)       0.955   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X14Y27.B       Tilo                  0.203   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X13Y22.C1      net (fanout=1)        0.958   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X13Y22.C       Tilo                  0.259   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y19.A4      net (fanout=18)       0.767   counter/clkdiv/_n0095
    SLICE_X15Y19.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.451ns logic, 3.633ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/display/enabled (SLICE_X16Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/enabled (FF)
  Destination:          counter/display/enabled (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/enabled to counter/display/enabled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.200   counter/display/enabled
                                                       counter/display/enabled
    SLICE_X16Y21.A6      net (fanout=2)        0.027   counter/display/enabled
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.190   counter/display/enabled
                                                       counter/display/enabled_rstpot1
                                                       counter/display/enabled
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_l_3 (SLICE_X31Y10.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_l_2 (FF)
  Destination:          counter/min_l_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_l_2 to counter/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y10.CQ      Tcko                  0.198   counter/min_l<4>
                                                       counter/min_l_2
    SLICE_X31Y10.C5      net (fanout=6)        0.066   counter/min_l<2>
    SLICE_X31Y10.CLK     Tah         (-Th)    -0.155   counter/min_l<4>
                                                       counter/min_l_3_dpot
                                                       counter/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.353ns logic, 0.066ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_l_4 (SLICE_X31Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_l_4 (FF)
  Destination:          counter/min_l_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_l_4 to counter/min_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y10.DQ      Tcko                  0.198   counter/min_l<4>
                                                       counter/min_l_4
    SLICE_X31Y10.D6      net (fanout=2)        0.023   counter/min_l<4>
    SLICE_X31Y10.CLK     Tah         (-Th)    -0.215   counter/min_l<4>
                                                       counter/min_l_4_dpot
                                                       counter/min_l_4
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_0/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_1/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.326|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7033 paths, 0 nets, and 763 connections

Design statistics:
   Minimum period:   5.326ns{1}   (Maximum frequency: 187.758MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 11:46:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



