Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Thu Jul 26 10:50:33 2018
| Host             : HOANGPV89-PC running 64-bit major release  (build 9200)
| Command          : report_power -file FFT_Control_3_power_routed.rpt -pb FFT_Control_3_power_summary_routed.pb -rpx FFT_Control_3_power_routed.rpx
| Design           : FFT_Control_3
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.097 |
| Dynamic (W)              | 0.025 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        3 |       --- |             --- |
| Slice Logic             |     0.001 |     2253 |       --- |             --- |
|   LUT as Logic          |     0.001 |      502 |     20800 |            2.41 |
|   Register              |    <0.001 |     1136 |     41600 |            2.73 |
|   CARRY4                |    <0.001 |       47 |      8150 |            0.58 |
|   LUT as Shift Register |    <0.001 |      121 |      9600 |            1.26 |
|   F7/F8 Muxes           |    <0.001 |       25 |     32600 |            0.08 |
|   Others                |     0.000 |      200 |       --- |             --- |
| Signals                 |     0.002 |     1531 |       --- |             --- |
| Block RAM               |     0.004 |      2.5 |        50 |            5.00 |
| DSPs                    |     0.002 |        4 |        90 |            4.44 |
| I/O                     |     0.013 |       96 |       106 |           90.57 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.097 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            20.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| FFT_Control_3                                                                                       |     0.025 |
|   FFT_inst0                                                                                         |     0.011 |
|     U0                                                                                              |     0.011 |
|       i_synth                                                                                       |     0.011 |
|         axi_wrapper                                                                                 |    <0.001 |
|           config_channel_fifo                                                                       |    <0.001 |
|             gen_non_real_time.data_in_fifo_pt1                                                      |    <0.001 |
|               fifo0                                                                                 |    <0.001 |
|           data_in_channel_fifo                                                                      |    <0.001 |
|             gen_non_real_time.data_in_fifo_pt1                                                      |    <0.001 |
|               fifo0                                                                                 |    <0.001 |
|           data_out_channel                                                                          |    <0.001 |
|             gen_non_real_time.fifo                                                                  |    <0.001 |
|               fifo0                                                                                 |    <0.001 |
|         xfft_inst                                                                                   |     0.010 |
|           non_floating_point.arch_c.xfft_inst                                                       |     0.010 |
|             control                                                                                 |     0.002 |
|               cntrl                                                                                 |    <0.001 |
|                 has_unloading.unloading_state                                                       |    <0.001 |
|                 loading_state                                                                       |    <0.001 |
|                 pe_cnt                                                                              |    <0.001 |
|                   cnt_async                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   threshold                                                                         |    <0.001 |
|                 processing_state                                                                    |    <0.001 |
|                 rank_0_cnt                                                                          |    <0.001 |
|                   cnt_async                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   threshold                                                                         |    <0.001 |
|                 rn_0_cnt                                                                            |    <0.001 |
|                   cnt_async                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   threshold                                                                         |    <0.001 |
|                 same_input_output_order.inon.no_cyclic_prefix.xk_index_counter                      |    <0.001 |
|                   cnt_async                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   threshold                                                                         |    <0.001 |
|                 same_input_output_order.inon.xn_index_counter                                       |    <0.001 |
|                   cnt_async                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   threshold                                                                         |    <0.001 |
|               delay_line2_for_rfd                                                                   |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_dv3                                                                    |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|                     gen_output_regs.output_regs                                                     |    <0.001 |
|               delay_line_for_i_sw_control_0                                                         |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_i_sw_control_1                                                         |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_inp_add                                                                |    <0.001 |
|               delay_line_for_ld_start                                                               |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_o_sw_control0                                                          |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_o_sw_control1                                                          |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_rd_addr_mux_control                                                    |    <0.001 |
|               delay_line_for_twiddle_rank                                                           |    <0.001 |
|               delay_line_for_twiddle_rn                                                             |    <0.001 |
|               delay_line_for_we_process                                                             |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               delay_line_for_wr_addr_0                                                              |    <0.001 |
|               delay_line_for_wr_addr_1                                                              |    <0.001 |
|               io_address_gen                                                                        |    <0.001 |
|                 mem1_we                                                                             |    <0.001 |
|                 with_addr_mux.addr_mux                                                              |    <0.001 |
|               out_mux_control_delay                                                                 |    <0.001 |
|               out_mux_sel                                                                           |    <0.001 |
|               processing_address_generator                                                          |    <0.001 |
|                 addr0_gen[0].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[1].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[2].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[3].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[4].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[5].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[6].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[7].a0.addr0_index                                                         |    <0.001 |
|                 addr0_gen[8].a0.addr0_index                                                         |    <0.001 |
|                 addr1_gen[0].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[1].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[2].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[3].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[4].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[5].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[6].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[7].a1.addr1_index                                                         |    <0.001 |
|                 addr1_gen[8].a1.addr1_index                                                         |    <0.001 |
|                 xor_rn                                                                              |    <0.001 |
|               read_addr_mux0                                                                        |    <0.001 |
|               read_addr_mux1                                                                        |    <0.001 |
|               twiddle_address_generator                                                             |    <0.001 |
|                 n1024.mux10                                                                         |    <0.001 |
|               twiddle_generator                                                                     |    <0.001 |
|                 tw0.twgen0                                                                          |    <0.001 |
|               write_addr_mux0                                                                       |    <0.001 |
|               write_addr_mux1                                                                       |    <0.001 |
|             single_channel.datapath                                                                 |     0.008 |
|               blkmem_gen.use_bram_only.dpm0                                                         |     0.002 |
|               blkmem_gen.use_bram_only.dpm1                                                         |     0.002 |
|               i_switch_im0                                                                          |    <0.001 |
|               i_switch_im1                                                                          |    <0.001 |
|               i_switch_re0                                                                          |    <0.001 |
|               i_switch_re1                                                                          |    <0.001 |
|               input_delay_im                                                                        |    <0.001 |
|               input_delay_re                                                                        |    <0.001 |
|               output_selector_im                                                                    |    <0.001 |
|               output_selector_re                                                                    |    <0.001 |
|               pe                                                                                    |     0.003 |
|                 btrfly                                                                              |    <0.001 |
|                   logic_butterfly.add_i                                                             |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   logic_butterfly.add_r                                                             |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   logic_butterfly.sub_i                                                             |    <0.001 |
|                     subtracter                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   logic_butterfly.sub_r                                                             |    <0.001 |
|                     subtracter                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                 cmplx_mult                                                                          |     0.002 |
|                   i_cmpy                                                                            |     0.002 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.002 |
|                       re_im                                                                         |     0.002 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                 pipeline_balancer_im                                                                |    <0.001 |
|                 pipeline_balancer_re                                                                |    <0.001 |
|               write_data_mux_im0                                                                    |    <0.001 |
|               write_data_mux_im1                                                                    |    <0.001 |
|               write_data_mux_re0                                                                    |    <0.001 |
|               write_data_mux_re1                                                                    |    <0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


