

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      107|      107|  0.530 us|  0.530 us|   32|   32|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                   |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                              Instance                             |                          Module                         |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_fu_66     |reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc     |       33|       33|  0.164 us|  0.164 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_fu_88  |reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc  |       37|       37|  0.183 us|  0.183 us|   34|   34|  loop auto-rewind stp (delay=2 clock cycles(s))|
        |grp_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_fu_124   |reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc    |       35|       35|  0.173 us|  0.173 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln258 = call void @reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, i256 %in_r, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3" [FFT.cpp:258]   --->   Operation 7 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 8 [1/2] (4.95ns)   --->   "%call_ln258 = call void @reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, i256 %in_r, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3" [FFT.cpp:258]   --->   Operation 8 'call' 'call_ln258' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln279 = call void @reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3" [FFT.cpp:279]   --->   Operation 9 'call' 'call_ln279' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln279 = call void @reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3" [FFT.cpp:279]   --->   Operation 10 'call' 'call_ln279' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln357 = call void @reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc, i256 %reverse_in_stream_vector, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3" [FFT.cpp:357]   --->   Operation 11 'call' 'call_ln357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln245 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_71" [FFT.cpp:245]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specperformance_ln246 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:246]   --->   Operation 15 'specperformance' 'specperformance_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 0, void @p_str"   --->   Operation 16 'specpipodepth' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%empty_106 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 0, void @p_str"   --->   Operation 17 'specpipodepth' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%empty_107 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 0, void @p_str"   --->   Operation 18 'specpipodepth' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty_108 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 0, void @p_str"   --->   Operation 19 'specpipodepth' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%empty_109 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 0, void @p_str"   --->   Operation 20 'specpipodepth' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty_110 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 0, void @p_str"   --->   Operation 21 'specpipodepth' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_111 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 0, void @p_str"   --->   Operation 22 'specpipodepth' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_112 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, i32 0, void @p_str"   --->   Operation 23 'specpipodepth' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_113 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 0, void @p_str"   --->   Operation 24 'specpipodepth' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_114 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 0, void @p_str"   --->   Operation 25 'specpipodepth' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_115 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 0, void @p_str"   --->   Operation 26 'specpipodepth' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_116 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 0, void @p_str"   --->   Operation 27 'specpipodepth' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_117 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 0, void @p_str"   --->   Operation 28 'specpipodepth' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_118 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 0, void @p_str"   --->   Operation 29 'specpipodepth' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_119 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 0, void @p_str"   --->   Operation 30 'specpipodepth' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_120 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i32 0, void @p_str"   --->   Operation 31 'specpipodepth' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln357 = call void @reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc, i256 %reverse_in_stream_vector, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3" [FFT.cpp:357]   --->   Operation 32 'call' 'call_ln357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln366 = ret" [FFT.cpp:366]   --->   Operation 33 'ret' 'ret_ln366' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverse_in_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln258                 (call                ) [ 0000000]
call_ln279                 (call                ) [ 0000000]
specdataflowpipeline_ln245 (specdataflowpipeline) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specperformance_ln246      (specperformance     ) [ 0000000]
empty                      (specpipodepth       ) [ 0000000]
empty_106                  (specpipodepth       ) [ 0000000]
empty_107                  (specpipodepth       ) [ 0000000]
empty_108                  (specpipodepth       ) [ 0000000]
empty_109                  (specpipodepth       ) [ 0000000]
empty_110                  (specpipodepth       ) [ 0000000]
empty_111                  (specpipodepth       ) [ 0000000]
empty_112                  (specpipodepth       ) [ 0000000]
empty_113                  (specpipodepth       ) [ 0000000]
empty_114                  (specpipodepth       ) [ 0000000]
empty_115                  (specpipodepth       ) [ 0000000]
empty_116                  (specpipodepth       ) [ 0000000]
empty_117                  (specpipodepth       ) [ 0000000]
empty_118                  (specpipodepth       ) [ 0000000]
empty_119                  (specpipodepth       ) [ 0000000]
empty_120                  (specpipodepth       ) [ 0000000]
call_ln357                 (call                ) [ 0000000]
ret_ln366                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reverse_in_stream_vector">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_in_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipoDepth"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="grp_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln258/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="0" index="4" bw="32" slack="0"/>
<pin id="94" dir="0" index="5" bw="32" slack="0"/>
<pin id="95" dir="0" index="6" bw="32" slack="0"/>
<pin id="96" dir="0" index="7" bw="32" slack="0"/>
<pin id="97" dir="0" index="8" bw="32" slack="0"/>
<pin id="98" dir="0" index="9" bw="32" slack="0"/>
<pin id="99" dir="0" index="10" bw="32" slack="0"/>
<pin id="100" dir="0" index="11" bw="32" slack="0"/>
<pin id="101" dir="0" index="12" bw="32" slack="0"/>
<pin id="102" dir="0" index="13" bw="32" slack="0"/>
<pin id="103" dir="0" index="14" bw="32" slack="0"/>
<pin id="104" dir="0" index="15" bw="32" slack="0"/>
<pin id="105" dir="0" index="16" bw="32" slack="0"/>
<pin id="106" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln279/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="256" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="32" slack="0"/>
<pin id="135" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln357/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="66" pin=9"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="88" pin=8"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="88" pin=9"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="88" pin=10"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="88" pin=11"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="88" pin=12"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="88" pin=13"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="88" pin=14"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="88" pin=15"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="88" pin=16"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="124" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reverse_in_stream_vector | {5 6 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {3 4 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {3 4 }
 - Input state : 
	Port: reverse_input_stream_UF2 : in_r | {1 2 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 | {3 4 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {5 6 }
	Port: reverse_input_stream_UF2 : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |   grp_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_fu_66  |    0    |    5    |    26   |
|   call   | grp_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_fu_88 |  12.704 |   604   |   982   |
|          |  grp_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_fu_124 |  12.704 |    46   |    98   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |  25.408 |   655   |   1106  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |   655  |  1106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   655  |  1106  |
+-----------+--------+--------+--------+
