
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_36480:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x10fffff; valaddr_reg:x3; val_offset:109440*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109440*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x11fffff; valaddr_reg:x3; val_offset:109443*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109443*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x13fffff; valaddr_reg:x3; val_offset:109446*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109446*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x1400000; valaddr_reg:x3; val_offset:109449*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109449*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x1600000; valaddr_reg:x3; val_offset:109452*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109452*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x1700000; valaddr_reg:x3; val_offset:109455*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109455*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36486:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x1780000; valaddr_reg:x3; val_offset:109458*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109458*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36487:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17c0000; valaddr_reg:x3; val_offset:109461*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109461*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36488:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17e0000; valaddr_reg:x3; val_offset:109464*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109464*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36489:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17f0000; valaddr_reg:x3; val_offset:109467*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109467*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36490:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17f8000; valaddr_reg:x3; val_offset:109470*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109470*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36491:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fc000; valaddr_reg:x3; val_offset:109473*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109473*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36492:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fe000; valaddr_reg:x3; val_offset:109476*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109476*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36493:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ff000; valaddr_reg:x3; val_offset:109479*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109479*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36494:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ff800; valaddr_reg:x3; val_offset:109482*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109482*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36495:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffc00; valaddr_reg:x3; val_offset:109485*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109485*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36496:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffe00; valaddr_reg:x3; val_offset:109488*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109488*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36497:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fff00; valaddr_reg:x3; val_offset:109491*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109491*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36498:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fff80; valaddr_reg:x3; val_offset:109494*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109494*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36499:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fffc0; valaddr_reg:x3; val_offset:109497*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109497*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36500:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fffe0; valaddr_reg:x3; val_offset:109500*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109500*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36501:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffff0; valaddr_reg:x3; val_offset:109503*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109503*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36502:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffff8; valaddr_reg:x3; val_offset:109506*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109506*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36503:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffffc; valaddr_reg:x3; val_offset:109509*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109509*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36504:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17ffffe; valaddr_reg:x3; val_offset:109512*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109512*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36505:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3855ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3855ca; op2val:0x0;
op3val:0x17fffff; valaddr_reg:x3; val_offset:109515*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109515*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36506:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:109518*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109518*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36507:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:109521*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109521*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36508:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:109524*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109524*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36509:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:109527*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109527*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:109530*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109530*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:109533*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109533*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:109536*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109536*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:109539*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109539*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:109542*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109542*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:109545*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109545*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:109548*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109548*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:109551*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109551*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:109554*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109554*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:109557*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109557*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:109560*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109560*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:109563*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109563*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8800000; valaddr_reg:x3; val_offset:109566*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109566*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8800001; valaddr_reg:x3; val_offset:109569*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109569*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8800003; valaddr_reg:x3; val_offset:109572*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109572*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8800007; valaddr_reg:x3; val_offset:109575*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109575*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x880000f; valaddr_reg:x3; val_offset:109578*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109578*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x880001f; valaddr_reg:x3; val_offset:109581*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109581*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x880003f; valaddr_reg:x3; val_offset:109584*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109584*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x880007f; valaddr_reg:x3; val_offset:109587*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109587*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x88000ff; valaddr_reg:x3; val_offset:109590*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109590*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x88001ff; valaddr_reg:x3; val_offset:109593*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109593*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x88003ff; valaddr_reg:x3; val_offset:109596*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109596*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x88007ff; valaddr_reg:x3; val_offset:109599*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109599*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8800fff; valaddr_reg:x3; val_offset:109602*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109602*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8801fff; valaddr_reg:x3; val_offset:109605*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109605*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8803fff; valaddr_reg:x3; val_offset:109608*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109608*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8807fff; valaddr_reg:x3; val_offset:109611*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109611*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x880ffff; valaddr_reg:x3; val_offset:109614*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109614*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x881ffff; valaddr_reg:x3; val_offset:109617*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109617*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x883ffff; valaddr_reg:x3; val_offset:109620*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109620*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x887ffff; valaddr_reg:x3; val_offset:109623*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109623*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x88fffff; valaddr_reg:x3; val_offset:109626*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109626*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x89fffff; valaddr_reg:x3; val_offset:109629*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109629*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8bfffff; valaddr_reg:x3; val_offset:109632*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109632*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8c00000; valaddr_reg:x3; val_offset:109635*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109635*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8e00000; valaddr_reg:x3; val_offset:109638*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109638*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8f00000; valaddr_reg:x3; val_offset:109641*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109641*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8f80000; valaddr_reg:x3; val_offset:109644*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109644*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fc0000; valaddr_reg:x3; val_offset:109647*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109647*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fe0000; valaddr_reg:x3; val_offset:109650*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109650*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ff0000; valaddr_reg:x3; val_offset:109653*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109653*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ff8000; valaddr_reg:x3; val_offset:109656*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109656*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffc000; valaddr_reg:x3; val_offset:109659*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109659*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffe000; valaddr_reg:x3; val_offset:109662*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109662*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fff000; valaddr_reg:x3; val_offset:109665*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109665*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fff800; valaddr_reg:x3; val_offset:109668*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109668*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffc00; valaddr_reg:x3; val_offset:109671*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109671*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffe00; valaddr_reg:x3; val_offset:109674*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109674*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffff00; valaddr_reg:x3; val_offset:109677*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109677*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36560:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffff80; valaddr_reg:x3; val_offset:109680*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109680*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffffc0; valaddr_reg:x3; val_offset:109683*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109683*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffffe0; valaddr_reg:x3; val_offset:109686*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109686*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffff0; valaddr_reg:x3; val_offset:109689*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109689*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffff8; valaddr_reg:x3; val_offset:109692*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109692*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffffc; valaddr_reg:x3; val_offset:109695*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109695*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8fffffe; valaddr_reg:x3; val_offset:109698*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109698*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x38f857 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f38f857; op2val:0x0;
op3val:0x8ffffff; valaddr_reg:x3; val_offset:109701*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109701*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbf800001; valaddr_reg:x3; val_offset:109704*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109704*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbf800003; valaddr_reg:x3; val_offset:109707*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109707*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbf800007; valaddr_reg:x3; val_offset:109710*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109710*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbf999999; valaddr_reg:x3; val_offset:109713*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109713*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:109716*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109716*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:109719*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109719*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:109722*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109722*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:109725*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109725*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36576:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:109728*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109728*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36577:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:109731*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109731*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36578:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:109734*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109734*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36579:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:109737*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109737*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:109740*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109740*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:109743*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109743*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:109746*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109746*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:109749*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109749*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf000000; valaddr_reg:x3; val_offset:109752*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109752*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf000001; valaddr_reg:x3; val_offset:109755*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109755*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf000003; valaddr_reg:x3; val_offset:109758*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109758*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf000007; valaddr_reg:x3; val_offset:109761*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109761*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf00000f; valaddr_reg:x3; val_offset:109764*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109764*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf00001f; valaddr_reg:x3; val_offset:109767*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109767*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf00003f; valaddr_reg:x3; val_offset:109770*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109770*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf00007f; valaddr_reg:x3; val_offset:109773*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109773*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf0000ff; valaddr_reg:x3; val_offset:109776*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109776*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf0001ff; valaddr_reg:x3; val_offset:109779*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109779*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf0003ff; valaddr_reg:x3; val_offset:109782*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109782*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf0007ff; valaddr_reg:x3; val_offset:109785*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109785*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf000fff; valaddr_reg:x3; val_offset:109788*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109788*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf001fff; valaddr_reg:x3; val_offset:109791*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109791*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf003fff; valaddr_reg:x3; val_offset:109794*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109794*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf007fff; valaddr_reg:x3; val_offset:109797*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109797*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf00ffff; valaddr_reg:x3; val_offset:109800*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109800*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf01ffff; valaddr_reg:x3; val_offset:109803*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109803*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf03ffff; valaddr_reg:x3; val_offset:109806*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109806*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf07ffff; valaddr_reg:x3; val_offset:109809*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109809*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf0fffff; valaddr_reg:x3; val_offset:109812*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109812*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf1fffff; valaddr_reg:x3; val_offset:109815*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109815*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf3fffff; valaddr_reg:x3; val_offset:109818*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109818*0 + 3*285*FLEN/8, x4, x1, x2)

inst_36607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf400000; valaddr_reg:x3; val_offset:109821*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109821*0 + 3*285*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17825791,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(18874367,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971519,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971520,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(23068672,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24117248,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24641536,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24903680,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25034752,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25100288,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25133056,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25149440,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25157632,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25161728,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25163776,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25164800,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165312,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165568,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165696,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165760,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165792,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165808,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165816,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165820,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165822,32,FLEN)
NAN_BOXED(2134398410,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165823,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606336,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606337,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606339,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606343,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606351,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606367,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606399,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606463,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606591,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606847,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142607359,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142608383,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142610431,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142614527,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142622719,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142639103,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142671871,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142737407,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142868479,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143130623,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143654911,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(144703487,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800639,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800640,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(148897792,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(149946368,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150470656,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150732800,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150863872,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150929408,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150962176,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150978560,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150986752,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150990848,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150992896,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150993920,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994432,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994688,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994816,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994880,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994912,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994928,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994936,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994940,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994942,32,FLEN)
NAN_BOXED(2134440023,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994943,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883712,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883713,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883715,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883719,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883727,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883743,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883775,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883839,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472883967,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472884223,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472884735,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472885759,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472887807,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472891903,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472900095,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472916479,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3472949247,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3473014783,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3473145855,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3473407999,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3473932287,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3474980863,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3477078015,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3477078016,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
