Timing Analyzer report for distribution
Sun May 26 20:41:16 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk12'
 13. Slow 1200mV 85C Model Setup: 'clk24'
 14. Slow 1200mV 85C Model Setup: 'clk48'
 15. Slow 1200mV 85C Model Hold: 'clk24'
 16. Slow 1200mV 85C Model Hold: 'clk48'
 17. Slow 1200mV 85C Model Hold: 'clk12'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk12'
 26. Slow 1200mV 0C Model Setup: 'clk24'
 27. Slow 1200mV 0C Model Setup: 'clk48'
 28. Slow 1200mV 0C Model Hold: 'clk48'
 29. Slow 1200mV 0C Model Hold: 'clk24'
 30. Slow 1200mV 0C Model Hold: 'clk12'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk12'
 38. Fast 1200mV 0C Model Setup: 'clk24'
 39. Fast 1200mV 0C Model Setup: 'clk48'
 40. Fast 1200mV 0C Model Hold: 'clk48'
 41. Fast 1200mV 0C Model Hold: 'clk12'
 42. Fast 1200mV 0C Model Hold: 'clk24'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; distribution                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk12      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk12 } ;
; clk24      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk24 } ;
; clk48      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk48 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 79.61 MHz   ; 79.61 MHz       ; clk12      ;                                                ;
; 1515.15 MHz ; 500.0 MHz       ; clk24      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk12 ; -11.562 ; -7998.129         ;
; clk24 ; -3.528  ; -3.692            ;
; clk48 ; -0.204  ; -0.204            ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk24 ; 0.245 ; 0.000              ;
; clk48 ; 0.253 ; 0.000              ;
; clk12 ; 0.334 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk48 ; -3.000 ; -4.000                           ;
; clk12 ; -2.174 ; -2623.920                        ;
; clk24 ; -1.000 ; -2.000                           ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12'                                                                                                                                             ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.562 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 13.136     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.411 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.985     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.294 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.868     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.288 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.862     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.287 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.291      ; 12.573     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.264 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.838     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.794     ;
; -11.216 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.287      ; 12.498     ;
; -11.210 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.287      ; 12.492     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.755     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.180 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.754     ;
; -11.154 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.275      ; 12.424     ;
; -11.119 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.287      ; 12.401     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.072 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.646     ;
; -11.039 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.287      ; 12.321     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.037 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.567      ; 12.599     ;
; -11.013 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.287      ; 12.295     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
; -11.007 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.579      ; 12.581     ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk24'                                                                                                  ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -3.528 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 2.061      ;
; -3.525 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 2.058      ;
; -3.513 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.463     ; 2.055      ;
; -3.503 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 2.036      ;
; -3.429 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.962      ;
; -3.366 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.899      ;
; -3.355 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.888      ;
; -3.265 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.798      ;
; -3.231 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.764      ;
; -3.188 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.472     ; 1.721      ;
; -0.164 ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.500        ; 1.997      ; 2.865      ;
; 0.340  ; start                                        ; start   ; clk24        ; clk24       ; 1.000        ; -0.038     ; 0.637      ;
; 0.386  ; clk12                                        ; clk12   ; clk12        ; clk24       ; 1.000        ; 1.997      ; 2.815      ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk48'                                                               ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.204 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 2.288      ; 3.186      ;
; 0.331  ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 2.288      ; 3.151      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk24'                                                                                                  ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.245 ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.000        ; 2.098      ; 2.709      ;
; 0.382 ; start                                        ; start   ; clk24        ; clk24       ; 0.000        ; 0.038      ; 0.577      ;
; 0.794 ; clk12                                        ; clk12   ; clk12        ; clk24       ; -0.500       ; 2.098      ; 2.758      ;
; 3.141 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.149      ;
; 3.169 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.177      ;
; 3.282 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.290      ;
; 3.307 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.151     ; 1.323      ;
; 3.372 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.380      ;
; 3.441 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.449      ;
; 3.617 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.625      ;
; 3.634 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.642      ;
; 3.662 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.670      ;
; 3.741 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 0.000        ; -2.159     ; 1.749      ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk48'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.253 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 2.379      ; 3.008      ;
; 0.796 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 2.379      ; 3.051      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; data_mem:data_mem_inst|dist_in_buf[129]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a1~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.381      ; 0.902      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[0]          ; cpu:processor|distribution_unit:DU_inst0|index[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[3]          ; cpu:processor|distribution_unit:DU_inst0|index[3]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[4]          ; cpu:processor|distribution_unit:DU_inst0|index[4]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[6]          ; cpu:processor|distribution_unit:DU_inst0|index[6]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[11]         ; cpu:processor|distribution_unit:DU_inst0|index[11]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[12]         ; cpu:processor|distribution_unit:DU_inst0|index[12]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[13]         ; cpu:processor|distribution_unit:DU_inst0|index[13]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[14]         ; cpu:processor|distribution_unit:DU_inst0|index[14]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[15]         ; cpu:processor|distribution_unit:DU_inst0|index[15]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[16]         ; cpu:processor|distribution_unit:DU_inst0|index[16]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[17]         ; cpu:processor|distribution_unit:DU_inst0|index[17]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[18]         ; cpu:processor|distribution_unit:DU_inst0|index[18]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[19]         ; cpu:processor|distribution_unit:DU_inst0|index[19]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[21]         ; cpu:processor|distribution_unit:DU_inst0|index[21]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[22]         ; cpu:processor|distribution_unit:DU_inst0|index[22]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[23]         ; cpu:processor|distribution_unit:DU_inst0|index[23]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[24]         ; cpu:processor|distribution_unit:DU_inst0|index[24]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[25]         ; cpu:processor|distribution_unit:DU_inst0|index[25]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[26]         ; cpu:processor|distribution_unit:DU_inst0|index[26]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[27]         ; cpu:processor|distribution_unit:DU_inst0|index[27]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[28]         ; cpu:processor|distribution_unit:DU_inst0|index[28]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[29]         ; cpu:processor|distribution_unit:DU_inst0|index[29]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[30]         ; cpu:processor|distribution_unit:DU_inst0|index[30]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cpu:processor|distribution_unit:DU_inst0|index[31]         ; cpu:processor|distribution_unit:DU_inst0|index[31]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack                                                                                ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|state[1]          ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[1]          ; cpu:processor|distribution_unit:DU_inst0|index[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[2]          ; cpu:processor|distribution_unit:DU_inst0|index[2]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[5]          ; cpu:processor|distribution_unit:DU_inst0|index[5]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[8]          ; cpu:processor|distribution_unit:DU_inst0|index[8]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[7]          ; cpu:processor|distribution_unit:DU_inst0|index[7]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[10]         ; cpu:processor|distribution_unit:DU_inst0|index[10]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[9]          ; cpu:processor|distribution_unit:DU_inst0|index[9]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|index[20]         ; cpu:processor|distribution_unit:DU_inst0|index[20]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cpu:processor|distribution_unit:DU_inst0|state[0]          ; cpu:processor|distribution_unit:DU_inst0|state[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; data_mem:data_mem_inst|state[0]                            ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; data_mem:data_mem_inst|state[1]                            ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.580      ;
; 0.382 ; data_mem:data_mem_inst|clk_stall                           ; data_mem:data_mem_inst|clk_stall                                                                                                          ; clk12        ; clk12       ; 0.000        ; 0.038      ; 0.577      ;
; 0.387 ; data_mem:data_mem_inst|line_buf[191]                       ; data_mem:data_mem_inst|dist_out[191]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.606      ;
; 0.390 ; data_mem:data_mem_inst|line_buf[245]                       ; data_mem:data_mem_inst|dist_out[245]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.608      ;
; 0.391 ; data_mem:data_mem_inst|line_buf[149]                       ; data_mem:data_mem_inst|dist_out[149]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; cpu:processor|if_id:if_id_reg|data_out[25]                 ; cpu:processor|id_ex:id_ex_reg|data_out[37]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; cpu:processor|if_id:if_id_reg|data_out[18]                 ; cpu:processor|id_ex:id_ex_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; cpu:processor|if_id:if_id_reg|data_out[15]                 ; cpu:processor|id_ex:id_ex_reg|data_out[27]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.613      ;
; 0.419 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[188]  ; data_mem:data_mem_inst|dist_in_buf[184]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.631      ; 1.207      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[512]        ; data_mem:data_mem_inst|line_buf[248]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]        ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[519]        ; data_mem:data_mem_inst|line_buf[252]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[92]         ; data_mem:data_mem_inst|line_buf[38]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.693      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[164]        ; data_mem:data_mem_inst|line_buf[74]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[62]         ; data_mem:data_mem_inst|line_buf[23]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.693      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[259]        ; data_mem:data_mem_inst|line_buf[122]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[442]        ; data_mem:data_mem_inst|line_buf[213]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.695      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[308]        ; data_mem:data_mem_inst|line_buf[146]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.694      ;
; 0.477 ; cpu:processor|mem_wb:mem_wb_reg|data_out[4]                ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.048      ;
; 0.477 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[352]        ; data_mem:data_mem_inst|line_buf[168]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.695      ;
; 0.477 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]         ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.695      ;
; 0.479 ; data_mem:data_mem_inst|dist_in_buf[145]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[305]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; cpu:processor|distReg:distReg_inst0|wrData_buf[245]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[249]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; cpu:processor|distReg:distReg_inst0|wrData_buf[247]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[251]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; cpu:processor|ex_mem:ex_mem_reg|data_out[132]              ; cpu:processor|mem_wb:mem_wb_reg|data_out[62]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; data_mem:data_mem_inst|dist_in_buf[110]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[235]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; data_mem:data_mem_inst|dist_in_buf[14]                     ; data_mem:data_mem_inst|data_block_rtl_0_bypass[43]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; data_mem:data_mem_inst|dist_in_buf[246]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[507]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; data_mem:data_mem_inst|dist_in_buf[113]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[241]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.700      ;
; 0.493 ; cpu:processor|mem_wb:mem_wb_reg|data_out[20]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.381      ; 1.061      ;
; 0.500 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[407]        ; data_mem:data_mem_inst|line_buf[196]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[279]        ; data_mem:data_mem_inst|line_buf[132]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.720      ;
; 0.505 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[238]        ; data_mem:data_mem_inst|line_buf[111]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.724      ;
; 0.507 ; cpu:processor|id_ex:id_ex_reg|data_out[7]                  ; cpu:processor|ex_mem:ex_mem_reg|data_out[7]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.726      ;
; 0.507 ; cpu:processor|mem_wb:mem_wb_reg|data_out[18]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.078      ;
; 0.507 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[320]        ; data_mem:data_mem_inst|line_buf[152]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.725      ;
; 0.508 ; cpu:processor|mem_wb:mem_wb_reg|data_out[14]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.079      ;
; 0.508 ; cpu:processor|mem_wb:mem_wb_reg|data_out[35]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.079      ;
; 0.508 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[250]        ; data_mem:data_mem_inst|line_buf[117]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.726      ;
; 0.508 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[290]        ; data_mem:data_mem_inst|line_buf[137]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.726      ;
; 0.509 ; data_mem:data_mem_inst|dist_in_buf[5]                      ; data_mem:data_mem_inst|data_block_rtl_0_bypass[25]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.727      ;
; 0.509 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[335]        ; data_mem:data_mem_inst|line_buf[160]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[154]        ; data_mem:data_mem_inst|line_buf[69]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; cpu:processor|id_ex:id_ex_reg|data_out[6]                  ; cpu:processor|ex_mem:ex_mem_reg|data_out[6]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.730      ;
; 0.511 ; data_mem:data_mem_inst|line_buf[112]                       ; data_mem:data_mem_inst|dist_out[112]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.730      ;
; 0.511 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[159]        ; data_mem:data_mem_inst|line_buf[72]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.729      ;
; 0.511 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[489]        ; data_mem:data_mem_inst|line_buf[237]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.730      ;
; 0.511 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[170]        ; data_mem:data_mem_inst|line_buf[77]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.729      ;
; 0.511 ; data_mem:data_mem_inst|dist_in_buf[167]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[349]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.731      ;
; 0.512 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[138]        ; data_mem:data_mem_inst|line_buf[61]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.730      ;
; 0.513 ; cpu:processor|mem_wb:mem_wb_reg|data_out[22]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.084      ;
; 0.514 ; cpu:processor|mem_wb:mem_wb_reg|data_out[21]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.381      ; 1.082      ;
; 0.516 ; data_mem:data_mem_inst|line_buf[238]                       ; data_mem:data_mem_inst|dist_out[238]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][5]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[245]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][4]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[244]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[328]        ; data_mem:data_mem_inst|line_buf[156]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; cpu:processor|id_ex:id_ex_reg|data_out[169]                ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]                                                                                             ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][1]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[241]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][2]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[242]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; data_mem:data_mem_inst|dist_in_buf[117]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a3~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.089      ;
; 0.518 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][7]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[247]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.737      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 87.8 MHz    ; 87.8 MHz        ; clk12      ;                                                ;
; 1721.17 MHz ; 500.0 MHz       ; clk24      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk12 ; -10.390 ; -6976.699        ;
; clk24 ; -3.045  ; -3.120           ;
; clk48 ; -0.123  ; -0.123           ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk48 ; 0.183 ; 0.000             ;
; clk24 ; 0.184 ; 0.000             ;
; clk12 ; 0.305 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk48 ; -3.000 ; -4.000                          ;
; clk12 ; -2.174 ; -2623.920                       ;
; clk24 ; -1.000 ; -2.000                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12'                                                                                                                                              ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.390 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.925     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.260 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.795     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.151 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.686     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.131 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.259      ; 11.385     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.124 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.659     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.113 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.648     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.086 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.611     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.051 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.586     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -10.034 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.559     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.947  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.482     ;
; -9.933  ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.257      ; 11.185     ;
; -9.928  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.257      ; 11.180     ;
; -9.923  ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.247      ; 11.165     ;
; -9.882  ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.257      ; 11.134     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.880  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.530      ; 11.405     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
; -9.863  ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.540      ; 11.398     ;
+---------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk24'                                                                                                   ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -3.045 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.843      ;
; -3.042 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.840      ;
; -3.040 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.838      ;
; -3.040 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.199     ; 1.846      ;
; -2.976 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.774      ;
; -2.911 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.709      ;
; -2.902 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.700      ;
; -2.822 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.620      ;
; -2.788 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.586      ;
; -2.759 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 1.000        ; -2.207     ; 1.557      ;
; -0.075 ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.500        ; 1.846      ; 2.606      ;
; 0.419  ; start                                        ; start   ; clk24        ; clk24       ; 1.000        ; -0.034     ; 0.562      ;
; 0.477  ; clk12                                        ; clk12   ; clk12        ; clk24       ; 1.000        ; 1.846      ; 2.554      ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk48'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.123 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 2.099      ; 2.897      ;
; 0.436  ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 2.099      ; 2.838      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk48'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.183 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 2.182      ; 2.709      ;
; 0.748 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 2.182      ; 2.774      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk24'                                                                                                   ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.184 ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.000        ; 1.939      ; 2.457      ;
; 0.333 ; start                                        ; start   ; clk24        ; clk24       ; 0.000        ; 0.034      ; 0.511      ;
; 0.735 ; clk12                                        ; clk12   ; clk12        ; clk24       ; -0.500       ; 1.939      ; 2.508      ;
; 2.803 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.034      ;
; 2.826 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.057      ;
; 2.922 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.153      ;
; 2.962 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.915     ; 1.201      ;
; 3.004 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.235      ;
; 3.068 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.299      ;
; 3.220 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.451      ;
; 3.243 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.474      ;
; 3.271 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.502      ;
; 3.338 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.923     ; 1.569      ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; data_mem:data_mem_inst|dist_in_buf[129]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a1~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.342      ; 0.816      ;
; 0.311 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[1]          ; cpu:processor|distribution_unit:DU_inst0|index[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[2]          ; cpu:processor|distribution_unit:DU_inst0|index[2]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[5]          ; cpu:processor|distribution_unit:DU_inst0|index[5]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[8]          ; cpu:processor|distribution_unit:DU_inst0|index[8]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[7]          ; cpu:processor|distribution_unit:DU_inst0|index[7]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[10]         ; cpu:processor|distribution_unit:DU_inst0|index[10]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[9]          ; cpu:processor|distribution_unit:DU_inst0|index[9]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[19]         ; cpu:processor|distribution_unit:DU_inst0|index[19]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[21]         ; cpu:processor|distribution_unit:DU_inst0|index[21]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[22]         ; cpu:processor|distribution_unit:DU_inst0|index[22]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[23]         ; cpu:processor|distribution_unit:DU_inst0|index[23]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[24]         ; cpu:processor|distribution_unit:DU_inst0|index[24]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[25]         ; cpu:processor|distribution_unit:DU_inst0|index[25]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[26]         ; cpu:processor|distribution_unit:DU_inst0|index[26]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[27]         ; cpu:processor|distribution_unit:DU_inst0|index[27]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[28]         ; cpu:processor|distribution_unit:DU_inst0|index[28]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[29]         ; cpu:processor|distribution_unit:DU_inst0|index[29]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[30]         ; cpu:processor|distribution_unit:DU_inst0|index[30]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; cpu:processor|distribution_unit:DU_inst0|index[31]         ; cpu:processor|distribution_unit:DU_inst0|index[31]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack                                                                                ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|state[1]          ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[0]          ; cpu:processor|distribution_unit:DU_inst0|index[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[3]          ; cpu:processor|distribution_unit:DU_inst0|index[3]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[4]          ; cpu:processor|distribution_unit:DU_inst0|index[4]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[6]          ; cpu:processor|distribution_unit:DU_inst0|index[6]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[11]         ; cpu:processor|distribution_unit:DU_inst0|index[11]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[12]         ; cpu:processor|distribution_unit:DU_inst0|index[12]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[13]         ; cpu:processor|distribution_unit:DU_inst0|index[13]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[14]         ; cpu:processor|distribution_unit:DU_inst0|index[14]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[15]         ; cpu:processor|distribution_unit:DU_inst0|index[15]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[16]         ; cpu:processor|distribution_unit:DU_inst0|index[16]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[17]         ; cpu:processor|distribution_unit:DU_inst0|index[17]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[18]         ; cpu:processor|distribution_unit:DU_inst0|index[18]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|index[20]         ; cpu:processor|distribution_unit:DU_inst0|index[20]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cpu:processor|distribution_unit:DU_inst0|state[0]          ; cpu:processor|distribution_unit:DU_inst0|state[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; data_mem:data_mem_inst|state[0]                            ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; data_mem:data_mem_inst|state[1]                            ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; data_mem:data_mem_inst|clk_stall                           ; data_mem:data_mem_inst|clk_stall                                                                                                          ; clk12        ; clk12       ; 0.000        ; 0.034      ; 0.511      ;
; 0.349 ; data_mem:data_mem_inst|line_buf[191]                       ; data_mem:data_mem_inst|dist_out[191]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.549      ;
; 0.352 ; data_mem:data_mem_inst|line_buf[245]                       ; data_mem:data_mem_inst|dist_out[245]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.552      ;
; 0.353 ; data_mem:data_mem_inst|line_buf[149]                       ; data_mem:data_mem_inst|dist_out[149]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.553      ;
; 0.354 ; cpu:processor|if_id:if_id_reg|data_out[18]                 ; cpu:processor|id_ex:id_ex_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.555      ;
; 0.355 ; cpu:processor|if_id:if_id_reg|data_out[25]                 ; cpu:processor|id_ex:id_ex_reg|data_out[37]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; cpu:processor|if_id:if_id_reg|data_out[15]                 ; cpu:processor|id_ex:id_ex_reg|data_out[27]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.556      ;
; 0.370 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[188]  ; data_mem:data_mem_inst|dist_in_buf[184]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.593      ; 1.107      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[62]         ; data_mem:data_mem_inst|line_buf[23]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[519]        ; data_mem:data_mem_inst|line_buf[252]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]        ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.619      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[512]        ; data_mem:data_mem_inst|line_buf[248]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.620      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[92]         ; data_mem:data_mem_inst|line_buf[38]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.620      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[308]        ; data_mem:data_mem_inst|line_buf[146]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[164]        ; data_mem:data_mem_inst|line_buf[74]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.621      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[259]        ; data_mem:data_mem_inst|line_buf[122]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.622      ;
; 0.423 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[442]        ; data_mem:data_mem_inst|line_buf[213]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.622      ;
; 0.423 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[352]        ; data_mem:data_mem_inst|line_buf[168]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.622      ;
; 0.423 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]         ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.622      ;
; 0.431 ; data_mem:data_mem_inst|dist_in_buf[110]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[235]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; cpu:processor|distReg:distReg_inst0|wrData_buf[247]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[251]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; data_mem:data_mem_inst|dist_in_buf[14]                     ; data_mem:data_mem_inst|data_block_rtl_0_bypass[43]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; data_mem:data_mem_inst|dist_in_buf[246]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[507]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; cpu:processor|distReg:distReg_inst0|wrData_buf[245]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[249]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.633      ;
; 0.433 ; cpu:processor|ex_mem:ex_mem_reg|data_out[132]              ; cpu:processor|mem_wb:mem_wb_reg|data_out[62]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.633      ;
; 0.433 ; data_mem:data_mem_inst|dist_in_buf[145]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[305]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; data_mem:data_mem_inst|dist_in_buf[113]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[241]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.633      ;
; 0.453 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[407]        ; data_mem:data_mem_inst|line_buf[196]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.653      ;
; 0.454 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[279]        ; data_mem:data_mem_inst|line_buf[132]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.654      ;
; 0.454 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[320]        ; data_mem:data_mem_inst|line_buf[152]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.654      ;
; 0.457 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[250]        ; data_mem:data_mem_inst|line_buf[117]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.656      ;
; 0.457 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[238]        ; data_mem:data_mem_inst|line_buf[111]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.657      ;
; 0.458 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[335]        ; data_mem:data_mem_inst|line_buf[160]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.657      ;
; 0.459 ; cpu:processor|mem_wb:mem_wb_reg|data_out[4]                ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.345      ; 0.973      ;
; 0.459 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[154]        ; data_mem:data_mem_inst|line_buf[69]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.658      ;
; 0.461 ; cpu:processor|id_ex:id_ex_reg|data_out[7]                  ; cpu:processor|ex_mem:ex_mem_reg|data_out[7]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.662      ;
; 0.464 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[138]        ; data_mem:data_mem_inst|line_buf[61]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[489]        ; data_mem:data_mem_inst|line_buf[237]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[170]        ; data_mem:data_mem_inst|line_buf[77]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][4]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[244]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[235]  ; data_mem:data_mem_inst|dist_in_buf[231]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.583      ; 1.192      ;
; 0.465 ; cpu:processor|id_ex:id_ex_reg|data_out[6]                  ; cpu:processor|ex_mem:ex_mem_reg|data_out[6]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.666      ;
; 0.465 ; cpu:processor|id_ex:id_ex_reg|data_out[169]                ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]                                                                                             ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; data_mem:data_mem_inst|dist_in_buf[249]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a1~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.341      ; 0.975      ;
; 0.465 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][5]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[245]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[290]        ; data_mem:data_mem_inst|line_buf[137]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][1]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[241]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][2]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[242]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[86]   ; data_mem:data_mem_inst|dist_in_buf[82]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.586      ; 1.196      ;
; 0.466 ; data_mem:data_mem_inst|dist_in_buf[5]                      ; data_mem:data_mem_inst|data_block_rtl_0_bypass[25]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; cpu:processor|distribution_unit:DU_inst0|buffer[1][7]      ; cpu:processor|distribution_unit:DU_inst0|dist_buffer[247]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.666      ;
; 0.469 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[32]   ; data_mem:data_mem_inst|dist_in_buf[28]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.596      ; 1.209      ;
; 0.469 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[159]        ; data_mem:data_mem_inst|line_buf[72]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.668      ;
; 0.469 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[328]        ; data_mem:data_mem_inst|line_buf[156]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.670      ;
; 0.470 ; cpu:processor|mem_wb:mem_wb_reg|data_out[20]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.343      ; 0.982      ;
; 0.470 ; cpu:processor|if_id:if_id_reg|data_out[27]                 ; cpu:processor|id_ex:id_ex_reg|data_out[39]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.671      ;
; 0.470 ; data_mem:data_mem_inst|line_buf[112]                       ; data_mem:data_mem_inst|dist_out[112]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; cpu:processor|ex_mem:ex_mem_reg|data_out[80]               ; cpu:processor|mem_wb:mem_wb_reg|data_out[10]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.069      ; 0.684      ;
; 0.471 ; cpu:processor|ex_mem:ex_mem_reg|data_out[82]               ; cpu:processor|mem_wb:mem_wb_reg|data_out[12]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.069      ; 0.684      ;
; 0.471 ; cpu:processor|if_id:if_id_reg|data_out[2]                  ; cpu:processor|id_ex:id_ex_reg|data_out[14]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.672      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk12 ; -6.193 ; -3750.904         ;
; clk24 ; -1.597 ; -1.597            ;
; clk48 ; 0.124  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk48 ; 0.114 ; 0.000             ;
; clk12 ; 0.155 ; 0.000             ;
; clk24 ; 0.167 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk48 ; -3.000 ; -4.000                          ;
; clk12 ; -1.000 ; -2530.000                       ;
; clk24 ; -1.000 ; -2.000                          ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12'                                                                                                                                             ;
+--------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.193 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.514      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.090 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.411      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.073 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.157      ; 7.217      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.046 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.367      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.033 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.354      ;
; -6.028 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.154      ; 7.169      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.027 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.348      ;
; -6.026 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.154      ; 7.167      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.010 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.324      ;
; -6.003 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.147      ; 7.137      ;
; -5.982 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.154      ; 7.123      ;
; -5.979 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.154      ; 7.120      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.975 ; cpu:processor|ex_mem:ex_mem_reg|data_out[143]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.289      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.972 ; cpu:processor|id_ex:id_ex_reg|data_out[161]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.293      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.928 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.249      ;
; -5.921 ; data_mem:data_mem_inst|read_data[3]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; -0.179     ; 6.729      ;
; -5.913 ; cpu:processor|id_ex:id_ex_reg|data_out[164]       ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; 0.154      ; 7.054      ;
; -5.882 ; data_mem:data_mem_inst|read_data[1]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[73] ; clk12        ; clk12       ; 1.000        ; -0.173     ; 6.696      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[2]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[3]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[5]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[6]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.881 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[7]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.195      ;
; -5.874 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.188      ;
; -5.874 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[0]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.195      ;
; -5.874 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.327      ; 7.188      ;
; -5.874 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[1]            ; clk12        ; clk12       ; 1.000        ; 0.334      ; 7.195      ;
+--------+---------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk24'                                                                                                   ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -1.597 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.453     ; 1.141      ;
; -1.594 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.132      ;
; -1.592 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.130      ;
; -1.565 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.103      ;
; -1.520 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.058      ;
; -1.492 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.030      ;
; -1.487 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 1.025      ;
; -1.442 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 0.980      ;
; -1.420 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 0.958      ;
; -1.395 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 1.000        ; -1.459     ; 0.933      ;
; 0.096  ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.500        ; 1.109      ; 1.615      ;
; 0.620  ; clk12                                        ; clk12   ; clk12        ; clk24       ; 1.000        ; 1.109      ; 1.591      ;
; 0.635  ; start                                        ; start   ; clk24        ; clk24       ; 1.000        ; -0.022     ; 0.350      ;
+--------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk48'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.124 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 1.335      ; 1.803      ;
; 0.633 ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 1.335      ; 1.794      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk48'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.114 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 1.391      ; 1.714      ;
; 0.630 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 1.391      ; 1.730      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.155 ; data_mem:data_mem_inst|dist_in_buf[129]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a1~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.219      ; 0.478      ;
; 0.188 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[1]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack ; cpu:processor|distribution_unit:DU_inst0|byte_received_ack                                                                                ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|state[1]          ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[0]          ; cpu:processor|distribution_unit:DU_inst0|index[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[1]          ; cpu:processor|distribution_unit:DU_inst0|index[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[2]          ; cpu:processor|distribution_unit:DU_inst0|index[2]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[3]          ; cpu:processor|distribution_unit:DU_inst0|index[3]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[4]          ; cpu:processor|distribution_unit:DU_inst0|index[4]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[5]          ; cpu:processor|distribution_unit:DU_inst0|index[5]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[6]          ; cpu:processor|distribution_unit:DU_inst0|index[6]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[8]          ; cpu:processor|distribution_unit:DU_inst0|index[8]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[7]          ; cpu:processor|distribution_unit:DU_inst0|index[7]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[10]         ; cpu:processor|distribution_unit:DU_inst0|index[10]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[9]          ; cpu:processor|distribution_unit:DU_inst0|index[9]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[11]         ; cpu:processor|distribution_unit:DU_inst0|index[11]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[12]         ; cpu:processor|distribution_unit:DU_inst0|index[12]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[13]         ; cpu:processor|distribution_unit:DU_inst0|index[13]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[14]         ; cpu:processor|distribution_unit:DU_inst0|index[14]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[15]         ; cpu:processor|distribution_unit:DU_inst0|index[15]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[16]         ; cpu:processor|distribution_unit:DU_inst0|index[16]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[17]         ; cpu:processor|distribution_unit:DU_inst0|index[17]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[18]         ; cpu:processor|distribution_unit:DU_inst0|index[18]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[19]         ; cpu:processor|distribution_unit:DU_inst0|index[19]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[20]         ; cpu:processor|distribution_unit:DU_inst0|index[20]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[21]         ; cpu:processor|distribution_unit:DU_inst0|index[21]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[22]         ; cpu:processor|distribution_unit:DU_inst0|index[22]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[23]         ; cpu:processor|distribution_unit:DU_inst0|index[23]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[24]         ; cpu:processor|distribution_unit:DU_inst0|index[24]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[25]         ; cpu:processor|distribution_unit:DU_inst0|index[25]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[26]         ; cpu:processor|distribution_unit:DU_inst0|index[26]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[27]         ; cpu:processor|distribution_unit:DU_inst0|index[27]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[28]         ; cpu:processor|distribution_unit:DU_inst0|index[28]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[29]         ; cpu:processor|distribution_unit:DU_inst0|index[29]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[30]         ; cpu:processor|distribution_unit:DU_inst0|index[30]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|index[31]         ; cpu:processor|distribution_unit:DU_inst0|index[31]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu:processor|distribution_unit:DU_inst0|state[0]          ; cpu:processor|distribution_unit:DU_inst0|state[0]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; data_mem:data_mem_inst|state[0]                            ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.034      ; 0.307      ;
; 0.195 ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]   ; cpu:processor|branch_predictor:branch_predictor_FSM|s[0]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; data_mem:data_mem_inst|state[1]                            ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.034      ; 0.314      ;
; 0.199 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[188]  ; data_mem:data_mem_inst|dist_in_buf[184]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.379      ; 0.662      ;
; 0.201 ; data_mem:data_mem_inst|clk_stall                           ; data_mem:data_mem_inst|clk_stall                                                                                                          ; clk12        ; clk12       ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; data_mem:data_mem_inst|line_buf[191]                       ; data_mem:data_mem_inst|dist_out[191]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; data_mem:data_mem_inst|line_buf[245]                       ; data_mem:data_mem_inst|dist_out[245]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; cpu:processor|if_id:if_id_reg|data_out[18]                 ; cpu:processor|id_ex:id_ex_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; cpu:processor|if_id:if_id_reg|data_out[25]                 ; cpu:processor|id_ex:id_ex_reg|data_out[37]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cpu:processor|if_id:if_id_reg|data_out[15]                 ; cpu:processor|id_ex:id_ex_reg|data_out[27]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_mem:data_mem_inst|line_buf[149]                       ; data_mem:data_mem_inst|dist_out[149]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.325      ;
; 0.233 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[235]  ; data_mem:data_mem_inst|dist_in_buf[231]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.371      ; 0.688      ;
; 0.234 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[86]   ; data_mem:data_mem_inst|dist_in_buf[82]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.374      ; 0.692      ;
; 0.237 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[208]  ; data_mem:data_mem_inst|dist_in_buf[204]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.694      ;
; 0.237 ; cpu:processor|mem_wb:mem_wb_reg|data_out[4]                ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.222      ; 0.563      ;
; 0.240 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[112]  ; data_mem:data_mem_inst|dist_in_buf[108]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.697      ;
; 0.241 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[30]   ; data_mem:data_mem_inst|dist_in_buf[26]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.374      ; 0.699      ;
; 0.241 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[7]    ; data_mem:data_mem_inst|dist_in_buf[3]                                                                                                     ; clk12        ; clk12       ; 0.000        ; 0.379      ; 0.704      ;
; 0.241 ; data_mem:data_mem_inst|dist_in_buf[117]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a3~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.568      ;
; 0.242 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[62]   ; data_mem:data_mem_inst|dist_in_buf[58]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.374      ; 0.700      ;
; 0.242 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[16]   ; data_mem:data_mem_inst|dist_in_buf[12]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.699      ;
; 0.244 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[113]  ; data_mem:data_mem_inst|dist_in_buf[109]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.379      ; 0.707      ;
; 0.244 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[182]  ; data_mem:data_mem_inst|dist_in_buf[178]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.701      ;
; 0.245 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[202]  ; data_mem:data_mem_inst|dist_in_buf[198]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.702      ;
; 0.246 ; cpu:processor|mem_wb:mem_wb_reg|data_out[20]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.220      ; 0.570      ;
; 0.246 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[184]  ; data_mem:data_mem_inst|dist_in_buf[180]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.703      ;
; 0.248 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[66]   ; data_mem:data_mem_inst|dist_in_buf[62]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.705      ;
; 0.249 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[130]  ; data_mem:data_mem_inst|dist_in_buf[126]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.706      ;
; 0.249 ; cpu:processor|mem_wb:mem_wb_reg|data_out[14]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.576      ;
; 0.249 ; cpu:processor|mem_wb:mem_wb_reg|data_out[18]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.576      ;
; 0.250 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[233]  ; data_mem:data_mem_inst|dist_in_buf[229]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.367      ; 0.701      ;
; 0.251 ; cpu:processor|mem_wb:mem_wb_reg|data_out[22]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.222      ; 0.577      ;
; 0.252 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[216]  ; data_mem:data_mem_inst|dist_in_buf[212]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.709      ;
; 0.252 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[217]  ; data_mem:data_mem_inst|dist_in_buf[213]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.367      ; 0.703      ;
; 0.253 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[74]   ; data_mem:data_mem_inst|dist_in_buf[70]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.710      ;
; 0.253 ; cpu:processor|mem_wb:mem_wb_reg|data_out[35]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.580      ;
; 0.253 ; cpu:processor|mem_wb:mem_wb_reg|data_out[21]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.220      ; 0.577      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[164]        ; data_mem:data_mem_inst|line_buf[74]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.372      ;
; 0.253 ; data_mem:data_mem_inst|dist_in_buf[110]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[235]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|dist_in_buf[14]                     ; data_mem:data_mem_inst|data_block_rtl_0_bypass[43]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|dist_in_buf[246]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[507]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[519]        ; data_mem:data_mem_inst|line_buf[252]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.372      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]        ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.372      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[92]         ; data_mem:data_mem_inst|line_buf[38]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[240]  ; data_mem:data_mem_inst|dist_in_buf[236]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.711      ;
; 0.254 ; cpu:processor|distReg:distReg_inst0|wrData_buf[245]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[249]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[11]   ; data_mem:data_mem_inst|dist_in_buf[7]                                                                                                     ; clk12        ; clk12       ; 0.000        ; 0.384      ; 0.722      ;
; 0.254 ; cpu:processor|distReg:distReg_inst0|wrData_buf[247]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[251]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[442]        ; data_mem:data_mem_inst|line_buf[213]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[512]        ; data_mem:data_mem_inst|line_buf[248]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.034      ; 0.372      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]         ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[62]         ; data_mem:data_mem_inst|line_buf[23]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[308]        ; data_mem:data_mem_inst|line_buf[146]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[71]   ; data_mem:data_mem_inst|dist_in_buf[67]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.379      ; 0.718      ;
; 0.255 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[2]    ; data_mem:data_mem_inst|DMemWrite_buf                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.367      ; 0.706      ;
; 0.255 ; data_mem:data_mem_inst|dist_in_buf[249]                    ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a1~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.219      ; 0.578      ;
; 0.255 ; data_mem:data_mem_inst|dist_in_buf[145]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[305]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[259]        ; data_mem:data_mem_inst|line_buf[122]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[227]  ; data_mem:data_mem_inst|dist_in_buf[223]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.373      ; 0.713      ;
; 0.256 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[122]  ; data_mem:data_mem_inst|dist_in_buf[118]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.374      ; 0.714      ;
; 0.256 ; cpu:processor|ex_mem:ex_mem_reg|data_out[132]              ; cpu:processor|mem_wb:mem_wb_reg|data_out[62]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; data_mem:data_mem_inst|dist_in_buf[113]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[241]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[51]   ; data_mem:data_mem_inst|dist_in_buf[47]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.374      ; 0.715      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk24'                                                                                                   ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.167 ; clk12                                        ; clk12   ; clk12        ; clk24       ; 0.000        ; 1.166      ; 1.532      ;
; 0.201 ; start                                        ; start   ; clk24        ; clk24       ; 0.000        ; 0.022      ; 0.307      ;
; 0.690 ; clk12                                        ; clk12   ; clk12        ; clk24       ; -0.500       ; 1.166      ; 1.555      ;
; 1.811 ; cpu:processor|program_counter:PC|outAddr[6]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.626      ;
; 1.826 ; cpu:processor|program_counter:PC|outAddr[8]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.641      ;
; 1.891 ; cpu:processor|program_counter:PC|outAddr[10] ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.706      ;
; 1.906 ; cpu:processor|program_counter:PC|outAddr[7]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.272     ; 0.728      ;
; 1.939 ; cpu:processor|program_counter:PC|outAddr[11] ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.754      ;
; 1.972 ; cpu:processor|program_counter:PC|outAddr[9]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.787      ;
; 2.065 ; cpu:processor|program_counter:PC|outAddr[5]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.880      ;
; 2.078 ; cpu:processor|program_counter:PC|outAddr[3]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.893      ;
; 2.089 ; cpu:processor|program_counter:PC|outAddr[4]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.904      ;
; 2.129 ; cpu:processor|program_counter:PC|outAddr[2]  ; start   ; clk12        ; clk24       ; 0.000        ; -1.279     ; 0.944      ;
+-------+----------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.562   ; 0.114 ; N/A      ; N/A     ; -3.000              ;
;  clk12           ; -11.562   ; 0.155 ; N/A      ; N/A     ; -2.174              ;
;  clk24           ; -3.528    ; 0.167 ; N/A      ; N/A     ; -1.000              ;
;  clk48           ; -0.204    ; 0.114 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -8002.025 ; 0.0   ; 0.0      ; 0.0     ; -2629.92            ;
;  clk12           ; -7998.129 ; 0.000 ; N/A      ; N/A     ; -2623.920           ;
;  clk24           ; -3.692    ; 0.000 ; N/A      ; N/A     ; -2.000              ;
;  clk48           ; -0.204    ; 0.000 ; N/A      ; N/A     ; -4.000              ;
+------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readssr_req       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; byte_received_ack ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; byte_ready              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk48                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; byte_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; readssr_req       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; byte_received_ack ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; readssr_req       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; byte_received_ack ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; readssr_req       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; byte_received_ack ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk12      ; clk12    ; 2396098  ; 2        ; 1        ; 0        ;
; clk12      ; clk24    ; 21       ; 1        ; 0        ; 0        ;
; clk24      ; clk24    ; 1        ; 0        ; 0        ; 0        ;
; clk24      ; clk48    ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk12      ; clk12    ; 2396098  ; 2        ; 1        ; 0        ;
; clk12      ; clk24    ; 21       ; 1        ; 0        ; 0        ;
; clk24      ; clk24    ; 1        ; 0        ; 0        ; 0        ;
; clk24      ; clk48    ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk12  ; clk12 ; Base ; Constrained ;
; clk24  ; clk24 ; Base ; Constrained ;
; clk48  ; clk48 ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; byte_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_ready ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; byte_received_ack ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readssr_req       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; byte_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; byte_ready ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; byte_received_ack ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readssr_req       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun May 26 20:41:10 2019
Info: Command: quartus_sta distribution -c distribution
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'distribution.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12 clk12
    Info (332105): create_clock -period 1.000 -name clk24 clk24
    Info (332105): create_clock -period 1.000 -name clk48 clk48
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.562           -7998.129 clk12 
    Info (332119):    -3.528              -3.692 clk24 
    Info (332119):    -0.204              -0.204 clk48 
Info (332146): Worst-case hold slack is 0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.245               0.000 clk24 
    Info (332119):     0.253               0.000 clk48 
    Info (332119):     0.334               0.000 clk12 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -2.174           -2623.920 clk12 
    Info (332119):    -1.000              -2.000 clk24 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.390           -6976.699 clk12 
    Info (332119):    -3.045              -3.120 clk24 
    Info (332119):    -0.123              -0.123 clk48 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 clk48 
    Info (332119):     0.184               0.000 clk24 
    Info (332119):     0.305               0.000 clk12 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -2.174           -2623.920 clk12 
    Info (332119):    -1.000              -2.000 clk24 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.193           -3750.904 clk12 
    Info (332119):    -1.597              -1.597 clk24 
    Info (332119):     0.124               0.000 clk48 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 clk48 
    Info (332119):     0.155               0.000 clk12 
    Info (332119):     0.167               0.000 clk24 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -1.000           -2530.000 clk12 
    Info (332119):    -1.000              -2.000 clk24 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 880 megabytes
    Info: Processing ended: Sun May 26 20:41:16 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


