{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556988973553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556988973560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 12:56:13 2019 " "Processing started: Sat May 04 12:56:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556988973560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988973560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988973560 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1556988974564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/hardware design/functions in common/counters/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/hardware design/functions in common/counters/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Counters/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992284 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Counters/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/hardware design/functions in common/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/hardware design/functions in common/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992295 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/hardware design/functions in common/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/hardware design/functions in common/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Hardware Design/Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992301 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Hardware Design/Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/hardware design/functions in common/clockgen/videoclk_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/hardware design/functions in common/clockgen/videoclk_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VideoClk_SVGA_800x600-SYN " "Found design unit 1: VideoClk_SVGA_800x600-SYN" {  } { { "../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992307 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600 " "Found entity 1: VideoClk_SVGA_800x600" {  } { { "../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_test_bed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/hardware design/functions in common/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/hardware design/functions in common/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Hardware Design/Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992317 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Hardware Design/Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/Hardware Design/Functions in Common/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992322 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Decoder-struct " "Found design unit 1: OpCode_Decoder-struct" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992327 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Decoder " "Found entity 1: OpCode_Decoder" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992331 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556988992331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992331 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Op_JSR OpCode_Decoder.vhd(101) " "VHDL error at OpCode_Decoder.vhd(101): object \"Op_JSR\" is used but not declared" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 101 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1556988992336 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556988992493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 12:56:32 2019 " "Processing ended: Sat May 04 12:56:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556988992493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556988992493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556988992493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988992493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556988993129 ""}
