
Driveres.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002bce  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00800060  00002bce  00002c42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002c7c  00000000  00000000  00002c64  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001120  00000000  00000000  000058e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00006a00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00006b40  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00006cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000088f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000097e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000a594  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000a6f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000a981  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b14f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ec       	ldi	r30, 0xCE	; 206
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 1d 15 	call	0x2a3a	; 0x2a3a <main>
      7a:	0c 94 e5 15 	jmp	0x2bca	; 0x2bca <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 ae 15 	jmp	0x2b5c	; 0x2b5c <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 ca 15 	jmp	0x2b94	; 0x2b94 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 ba 15 	jmp	0x2b74	; 0x2b74 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 d6 15 	jmp	0x2bac	; 0x2bac <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 ba 15 	jmp	0x2b74	; 0x2b74 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 d6 15 	jmp	0x2bac	; 0x2bac <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 ae 15 	jmp	0x2b5c	; 0x2b5c <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 ca 15 	jmp	0x2b94	; 0x2b94 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 ba 15 	jmp	0x2b74	; 0x2b74 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 d6 15 	jmp	0x2bac	; 0x2bac <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 ba 15 	jmp	0x2b74	; 0x2b74 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 d6 15 	jmp	0x2bac	; 0x2bac <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 ba 15 	jmp	0x2b74	; 0x2b74 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 d6 15 	jmp	0x2bac	; 0x2bac <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <EEPROM_write>:
 *      Author: engineering
 */
#include<avr/io.h>
#include"../../Lib/BIT_MATH.h"
void EEPROM_write(unsigned char address ,unsigned short data)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <EEPROM_write+0x6>
     b3c:	0f 92       	push	r0
     b3e:	cd b7       	in	r28, 0x3d	; 61
     b40:	de b7       	in	r29, 0x3e	; 62
     b42:	89 83       	std	Y+1, r24	; 0x01
     b44:	7b 83       	std	Y+3, r23	; 0x03
     b46:	6a 83       	std	Y+2, r22	; 0x02
	EEARL=(char)address;
     b48:	ee e3       	ldi	r30, 0x3E	; 62
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	89 81       	ldd	r24, Y+1	; 0x01
     b4e:	80 83       	st	Z, r24
	EEARH=(char)(address>>8);
     b50:	ef e3       	ldi	r30, 0x3F	; 63
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	88 2f       	mov	r24, r24
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	89 2f       	mov	r24, r25
     b5c:	99 0f       	add	r25, r25
     b5e:	99 0b       	sbc	r25, r25
     b60:	80 83       	st	Z, r24
	EEDR=data ;
     b62:	ed e3       	ldi	r30, 0x3D	; 61
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	8a 81       	ldd	r24, Y+2	; 0x02
     b68:	80 83       	st	Z, r24
	SET_BIT(EECR,EEMWE);
     b6a:	ac e3       	ldi	r26, 0x3C	; 60
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	ec e3       	ldi	r30, 0x3C	; 60
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	84 60       	ori	r24, 0x04	; 4
     b76:	8c 93       	st	X, r24
	SET_BIT(EECR,EEWE);
     b78:	ac e3       	ldi	r26, 0x3C	; 60
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	ec e3       	ldi	r30, 0x3C	; 60
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	82 60       	ori	r24, 0x02	; 2
     b84:	8c 93       	st	X, r24
	while(GET_BIT(EECR,EEWE)==1);
     b86:	ec e3       	ldi	r30, 0x3C	; 60
     b88:	f0 e0       	ldi	r31, 0x00	; 0
     b8a:	80 81       	ld	r24, Z
     b8c:	88 2f       	mov	r24, r24
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	82 70       	andi	r24, 0x02	; 2
     b92:	90 70       	andi	r25, 0x00	; 0
     b94:	95 95       	asr	r25
     b96:	87 95       	ror	r24
     b98:	81 30       	cpi	r24, 0x01	; 1
     b9a:	91 05       	cpc	r25, r1
     b9c:	a1 f3       	breq	.-24     	; 0xb86 <EEPROM_write+0x50>
	}
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	0f 90       	pop	r0
     ba4:	cf 91       	pop	r28
     ba6:	df 91       	pop	r29
     ba8:	08 95       	ret

00000baa <EEPROM_read>:


unsigned char EEPROM_read(unsigned short address)
{
     baa:	df 93       	push	r29
     bac:	cf 93       	push	r28
     bae:	00 d0       	rcall	.+0      	; 0xbb0 <EEPROM_read+0x6>
     bb0:	cd b7       	in	r28, 0x3d	; 61
     bb2:	de b7       	in	r29, 0x3e	; 62
     bb4:	9a 83       	std	Y+2, r25	; 0x02
     bb6:	89 83       	std	Y+1, r24	; 0x01
	EEARL=(char)address;
     bb8:	ee e3       	ldi	r30, 0x3E	; 62
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	89 81       	ldd	r24, Y+1	; 0x01
     bbe:	80 83       	st	Z, r24
	EEARH=(char)(address>>8);
     bc0:	ef e3       	ldi	r30, 0x3F	; 63
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	9a 81       	ldd	r25, Y+2	; 0x02
     bc8:	89 2f       	mov	r24, r25
     bca:	99 27       	eor	r25, r25
     bcc:	80 83       	st	Z, r24
	SET_BIT(EECR,EERE);
     bce:	ac e3       	ldi	r26, 0x3C	; 60
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	ec e3       	ldi	r30, 0x3C	; 60
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	81 60       	ori	r24, 0x01	; 1
     bda:	8c 93       	st	X, r24
	return EEDR;
     bdc:	ed e3       	ldi	r30, 0x3D	; 61
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	80 81       	ld	r24, Z
}
     be2:	0f 90       	pop	r0
     be4:	0f 90       	pop	r0
     be6:	cf 91       	pop	r28
     be8:	df 91       	pop	r29
     bea:	08 95       	ret

00000bec <DIO_vsetpindirection>:
#include  "DIO_config.h"
#include  "DIO_interface.h"
#include  "DIO_privite.h"

void DIO_vsetpindirection (u8 portname , u8 pinnumber, u8 direction)
{
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	00 d0       	rcall	.+0      	; 0xbf2 <DIO_vsetpindirection+0x6>
     bf2:	00 d0       	rcall	.+0      	; 0xbf4 <DIO_vsetpindirection+0x8>
     bf4:	0f 92       	push	r0
     bf6:	cd b7       	in	r28, 0x3d	; 61
     bf8:	de b7       	in	r29, 0x3e	; 62
     bfa:	89 83       	std	Y+1, r24	; 0x01
     bfc:	6a 83       	std	Y+2, r22	; 0x02
     bfe:	4b 83       	std	Y+3, r20	; 0x03
switch(portname)
     c00:	89 81       	ldd	r24, Y+1	; 0x01
     c02:	28 2f       	mov	r18, r24
     c04:	30 e0       	ldi	r19, 0x00	; 0
     c06:	3d 83       	std	Y+5, r19	; 0x05
     c08:	2c 83       	std	Y+4, r18	; 0x04
     c0a:	8c 81       	ldd	r24, Y+4	; 0x04
     c0c:	9d 81       	ldd	r25, Y+5	; 0x05
     c0e:	82 34       	cpi	r24, 0x42	; 66
     c10:	91 05       	cpc	r25, r1
     c12:	09 f4       	brne	.+2      	; 0xc16 <DIO_vsetpindirection+0x2a>
     c14:	44 c0       	rjmp	.+136    	; 0xc9e <DIO_vsetpindirection+0xb2>
     c16:	2c 81       	ldd	r18, Y+4	; 0x04
     c18:	3d 81       	ldd	r19, Y+5	; 0x05
     c1a:	23 34       	cpi	r18, 0x43	; 67
     c1c:	31 05       	cpc	r19, r1
     c1e:	34 f4       	brge	.+12     	; 0xc2c <DIO_vsetpindirection+0x40>
     c20:	8c 81       	ldd	r24, Y+4	; 0x04
     c22:	9d 81       	ldd	r25, Y+5	; 0x05
     c24:	81 34       	cpi	r24, 0x41	; 65
     c26:	91 05       	cpc	r25, r1
     c28:	71 f0       	breq	.+28     	; 0xc46 <DIO_vsetpindirection+0x5a>
     c2a:	bc c0       	rjmp	.+376    	; 0xda4 <DIO_vsetpindirection+0x1b8>
     c2c:	2c 81       	ldd	r18, Y+4	; 0x04
     c2e:	3d 81       	ldd	r19, Y+5	; 0x05
     c30:	23 34       	cpi	r18, 0x43	; 67
     c32:	31 05       	cpc	r19, r1
     c34:	09 f4       	brne	.+2      	; 0xc38 <DIO_vsetpindirection+0x4c>
     c36:	5f c0       	rjmp	.+190    	; 0xcf6 <DIO_vsetpindirection+0x10a>
     c38:	8c 81       	ldd	r24, Y+4	; 0x04
     c3a:	9d 81       	ldd	r25, Y+5	; 0x05
     c3c:	84 34       	cpi	r24, 0x44	; 68
     c3e:	91 05       	cpc	r25, r1
     c40:	09 f4       	brne	.+2      	; 0xc44 <DIO_vsetpindirection+0x58>
     c42:	85 c0       	rjmp	.+266    	; 0xd4e <DIO_vsetpindirection+0x162>
     c44:	af c0       	rjmp	.+350    	; 0xda4 <DIO_vsetpindirection+0x1b8>
	{


		case 'A':
		if(direction==1)
     c46:	8b 81       	ldd	r24, Y+3	; 0x03
     c48:	81 30       	cpi	r24, 0x01	; 1
     c4a:	a1 f4       	brne	.+40     	; 0xc74 <DIO_vsetpindirection+0x88>
		{
			SET_BIT(DDRA,pinnumber);
     c4c:	aa e3       	ldi	r26, 0x3A	; 58
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	ea e3       	ldi	r30, 0x3A	; 58
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	48 2f       	mov	r20, r24
     c58:	8a 81       	ldd	r24, Y+2	; 0x02
     c5a:	28 2f       	mov	r18, r24
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	81 e0       	ldi	r24, 0x01	; 1
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	02 2e       	mov	r0, r18
     c64:	02 c0       	rjmp	.+4      	; 0xc6a <DIO_vsetpindirection+0x7e>
     c66:	88 0f       	add	r24, r24
     c68:	99 1f       	adc	r25, r25
     c6a:	0a 94       	dec	r0
     c6c:	e2 f7       	brpl	.-8      	; 0xc66 <DIO_vsetpindirection+0x7a>
     c6e:	84 2b       	or	r24, r20
     c70:	8c 93       	st	X, r24
     c72:	98 c0       	rjmp	.+304    	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		else
		{
			CLR_BIT(DDRA,pinnumber);
     c74:	aa e3       	ldi	r26, 0x3A	; 58
     c76:	b0 e0       	ldi	r27, 0x00	; 0
     c78:	ea e3       	ldi	r30, 0x3A	; 58
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	80 81       	ld	r24, Z
     c7e:	48 2f       	mov	r20, r24
     c80:	8a 81       	ldd	r24, Y+2	; 0x02
     c82:	28 2f       	mov	r18, r24
     c84:	30 e0       	ldi	r19, 0x00	; 0
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	02 2e       	mov	r0, r18
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <DIO_vsetpindirection+0xa6>
     c8e:	88 0f       	add	r24, r24
     c90:	99 1f       	adc	r25, r25
     c92:	0a 94       	dec	r0
     c94:	e2 f7       	brpl	.-8      	; 0xc8e <DIO_vsetpindirection+0xa2>
     c96:	80 95       	com	r24
     c98:	84 23       	and	r24, r20
     c9a:	8c 93       	st	X, r24
     c9c:	83 c0       	rjmp	.+262    	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		break;
		case 'B':
		if(direction==1)
     c9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ca0:	81 30       	cpi	r24, 0x01	; 1
     ca2:	a1 f4       	brne	.+40     	; 0xccc <DIO_vsetpindirection+0xe0>
		{
			SET_BIT(DDRB,pinnumber);
     ca4:	a7 e3       	ldi	r26, 0x37	; 55
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e7 e3       	ldi	r30, 0x37	; 55
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	48 2f       	mov	r20, r24
     cb0:	8a 81       	ldd	r24, Y+2	; 0x02
     cb2:	28 2f       	mov	r18, r24
     cb4:	30 e0       	ldi	r19, 0x00	; 0
     cb6:	81 e0       	ldi	r24, 0x01	; 1
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	02 2e       	mov	r0, r18
     cbc:	02 c0       	rjmp	.+4      	; 0xcc2 <DIO_vsetpindirection+0xd6>
     cbe:	88 0f       	add	r24, r24
     cc0:	99 1f       	adc	r25, r25
     cc2:	0a 94       	dec	r0
     cc4:	e2 f7       	brpl	.-8      	; 0xcbe <DIO_vsetpindirection+0xd2>
     cc6:	84 2b       	or	r24, r20
     cc8:	8c 93       	st	X, r24
     cca:	6c c0       	rjmp	.+216    	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		else
		{
			CLR_BIT(DDRB,pinnumber);
     ccc:	a7 e3       	ldi	r26, 0x37	; 55
     cce:	b0 e0       	ldi	r27, 0x00	; 0
     cd0:	e7 e3       	ldi	r30, 0x37	; 55
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	80 81       	ld	r24, Z
     cd6:	48 2f       	mov	r20, r24
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	28 2f       	mov	r18, r24
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	02 2e       	mov	r0, r18
     ce4:	02 c0       	rjmp	.+4      	; 0xcea <DIO_vsetpindirection+0xfe>
     ce6:	88 0f       	add	r24, r24
     ce8:	99 1f       	adc	r25, r25
     cea:	0a 94       	dec	r0
     cec:	e2 f7       	brpl	.-8      	; 0xce6 <DIO_vsetpindirection+0xfa>
     cee:	80 95       	com	r24
     cf0:	84 23       	and	r24, r20
     cf2:	8c 93       	st	X, r24
     cf4:	57 c0       	rjmp	.+174    	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		break;
		case 'C':
		if(direction==1)
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
     cf8:	81 30       	cpi	r24, 0x01	; 1
     cfa:	a1 f4       	brne	.+40     	; 0xd24 <DIO_vsetpindirection+0x138>
		{
			SET_BIT(DDRC,pinnumber);
     cfc:	a4 e3       	ldi	r26, 0x34	; 52
     cfe:	b0 e0       	ldi	r27, 0x00	; 0
     d00:	e4 e3       	ldi	r30, 0x34	; 52
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	48 2f       	mov	r20, r24
     d08:	8a 81       	ldd	r24, Y+2	; 0x02
     d0a:	28 2f       	mov	r18, r24
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	02 2e       	mov	r0, r18
     d14:	02 c0       	rjmp	.+4      	; 0xd1a <DIO_vsetpindirection+0x12e>
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	0a 94       	dec	r0
     d1c:	e2 f7       	brpl	.-8      	; 0xd16 <DIO_vsetpindirection+0x12a>
     d1e:	84 2b       	or	r24, r20
     d20:	8c 93       	st	X, r24
     d22:	40 c0       	rjmp	.+128    	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		else
		{
			CLR_BIT(DDRC,pinnumber);
     d24:	a4 e3       	ldi	r26, 0x34	; 52
     d26:	b0 e0       	ldi	r27, 0x00	; 0
     d28:	e4 e3       	ldi	r30, 0x34	; 52
     d2a:	f0 e0       	ldi	r31, 0x00	; 0
     d2c:	80 81       	ld	r24, Z
     d2e:	48 2f       	mov	r20, r24
     d30:	8a 81       	ldd	r24, Y+2	; 0x02
     d32:	28 2f       	mov	r18, r24
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	81 e0       	ldi	r24, 0x01	; 1
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	02 2e       	mov	r0, r18
     d3c:	02 c0       	rjmp	.+4      	; 0xd42 <DIO_vsetpindirection+0x156>
     d3e:	88 0f       	add	r24, r24
     d40:	99 1f       	adc	r25, r25
     d42:	0a 94       	dec	r0
     d44:	e2 f7       	brpl	.-8      	; 0xd3e <DIO_vsetpindirection+0x152>
     d46:	80 95       	com	r24
     d48:	84 23       	and	r24, r20
     d4a:	8c 93       	st	X, r24
     d4c:	2b c0       	rjmp	.+86     	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		break;
		case 'D':
		if(direction==1)
     d4e:	8b 81       	ldd	r24, Y+3	; 0x03
     d50:	81 30       	cpi	r24, 0x01	; 1
     d52:	a1 f4       	brne	.+40     	; 0xd7c <DIO_vsetpindirection+0x190>
		{
			SET_BIT(DDRD,pinnumber);
     d54:	a1 e3       	ldi	r26, 0x31	; 49
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	e1 e3       	ldi	r30, 0x31	; 49
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	48 2f       	mov	r20, r24
     d60:	8a 81       	ldd	r24, Y+2	; 0x02
     d62:	28 2f       	mov	r18, r24
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	02 2e       	mov	r0, r18
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <DIO_vsetpindirection+0x186>
     d6e:	88 0f       	add	r24, r24
     d70:	99 1f       	adc	r25, r25
     d72:	0a 94       	dec	r0
     d74:	e2 f7       	brpl	.-8      	; 0xd6e <DIO_vsetpindirection+0x182>
     d76:	84 2b       	or	r24, r20
     d78:	8c 93       	st	X, r24
     d7a:	14 c0       	rjmp	.+40     	; 0xda4 <DIO_vsetpindirection+0x1b8>
		}
		else
		{
			CLR_BIT(DDRD,pinnumber);
     d7c:	a1 e3       	ldi	r26, 0x31	; 49
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	e1 e3       	ldi	r30, 0x31	; 49
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	48 2f       	mov	r20, r24
     d88:	8a 81       	ldd	r24, Y+2	; 0x02
     d8a:	28 2f       	mov	r18, r24
     d8c:	30 e0       	ldi	r19, 0x00	; 0
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	02 2e       	mov	r0, r18
     d94:	02 c0       	rjmp	.+4      	; 0xd9a <DIO_vsetpindirection+0x1ae>
     d96:	88 0f       	add	r24, r24
     d98:	99 1f       	adc	r25, r25
     d9a:	0a 94       	dec	r0
     d9c:	e2 f7       	brpl	.-8      	; 0xd96 <DIO_vsetpindirection+0x1aa>
     d9e:	80 95       	com	r24
     da0:	84 23       	and	r24, r20
     da2:	8c 93       	st	X, r24
		}
		break;
		default:
		break;
	}
}
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	cf 91       	pop	r28
     db0:	df 91       	pop	r29
     db2:	08 95       	ret

00000db4 <DIO_vwritepin>:
void DIO_vwritepin(u8 portname,u8 pinnumber,u8 outputvalue)
{
     db4:	df 93       	push	r29
     db6:	cf 93       	push	r28
     db8:	00 d0       	rcall	.+0      	; 0xdba <DIO_vwritepin+0x6>
     dba:	00 d0       	rcall	.+0      	; 0xdbc <DIO_vwritepin+0x8>
     dbc:	0f 92       	push	r0
     dbe:	cd b7       	in	r28, 0x3d	; 61
     dc0:	de b7       	in	r29, 0x3e	; 62
     dc2:	89 83       	std	Y+1, r24	; 0x01
     dc4:	6a 83       	std	Y+2, r22	; 0x02
     dc6:	4b 83       	std	Y+3, r20	; 0x03
	switch(portname)
     dc8:	89 81       	ldd	r24, Y+1	; 0x01
     dca:	28 2f       	mov	r18, r24
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	3d 83       	std	Y+5, r19	; 0x05
     dd0:	2c 83       	std	Y+4, r18	; 0x04
     dd2:	8c 81       	ldd	r24, Y+4	; 0x04
     dd4:	9d 81       	ldd	r25, Y+5	; 0x05
     dd6:	82 34       	cpi	r24, 0x42	; 66
     dd8:	91 05       	cpc	r25, r1
     dda:	09 f4       	brne	.+2      	; 0xdde <DIO_vwritepin+0x2a>
     ddc:	44 c0       	rjmp	.+136    	; 0xe66 <DIO_vwritepin+0xb2>
     dde:	2c 81       	ldd	r18, Y+4	; 0x04
     de0:	3d 81       	ldd	r19, Y+5	; 0x05
     de2:	23 34       	cpi	r18, 0x43	; 67
     de4:	31 05       	cpc	r19, r1
     de6:	34 f4       	brge	.+12     	; 0xdf4 <DIO_vwritepin+0x40>
     de8:	8c 81       	ldd	r24, Y+4	; 0x04
     dea:	9d 81       	ldd	r25, Y+5	; 0x05
     dec:	81 34       	cpi	r24, 0x41	; 65
     dee:	91 05       	cpc	r25, r1
     df0:	71 f0       	breq	.+28     	; 0xe0e <DIO_vwritepin+0x5a>
     df2:	bc c0       	rjmp	.+376    	; 0xf6c <DIO_vwritepin+0x1b8>
     df4:	2c 81       	ldd	r18, Y+4	; 0x04
     df6:	3d 81       	ldd	r19, Y+5	; 0x05
     df8:	23 34       	cpi	r18, 0x43	; 67
     dfa:	31 05       	cpc	r19, r1
     dfc:	09 f4       	brne	.+2      	; 0xe00 <DIO_vwritepin+0x4c>
     dfe:	5f c0       	rjmp	.+190    	; 0xebe <DIO_vwritepin+0x10a>
     e00:	8c 81       	ldd	r24, Y+4	; 0x04
     e02:	9d 81       	ldd	r25, Y+5	; 0x05
     e04:	84 34       	cpi	r24, 0x44	; 68
     e06:	91 05       	cpc	r25, r1
     e08:	09 f4       	brne	.+2      	; 0xe0c <DIO_vwritepin+0x58>
     e0a:	85 c0       	rjmp	.+266    	; 0xf16 <DIO_vwritepin+0x162>
     e0c:	af c0       	rjmp	.+350    	; 0xf6c <DIO_vwritepin+0x1b8>
	{
		case 'A' :

		if(outputvalue==1)
     e0e:	8b 81       	ldd	r24, Y+3	; 0x03
     e10:	81 30       	cpi	r24, 0x01	; 1
     e12:	a1 f4       	brne	.+40     	; 0xe3c <DIO_vwritepin+0x88>
		{
			SET_BIT(PORTA,pinnumber);
     e14:	ab e3       	ldi	r26, 0x3B	; 59
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	eb e3       	ldi	r30, 0x3B	; 59
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	48 2f       	mov	r20, r24
     e20:	8a 81       	ldd	r24, Y+2	; 0x02
     e22:	28 2f       	mov	r18, r24
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	02 2e       	mov	r0, r18
     e2c:	02 c0       	rjmp	.+4      	; 0xe32 <DIO_vwritepin+0x7e>
     e2e:	88 0f       	add	r24, r24
     e30:	99 1f       	adc	r25, r25
     e32:	0a 94       	dec	r0
     e34:	e2 f7       	brpl	.-8      	; 0xe2e <DIO_vwritepin+0x7a>
     e36:	84 2b       	or	r24, r20
     e38:	8c 93       	st	X, r24
     e3a:	98 c0       	rjmp	.+304    	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		else
		{
			CLR_BIT(PORTA,pinnumber);
     e3c:	ab e3       	ldi	r26, 0x3B	; 59
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	eb e3       	ldi	r30, 0x3B	; 59
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	48 2f       	mov	r20, r24
     e48:	8a 81       	ldd	r24, Y+2	; 0x02
     e4a:	28 2f       	mov	r18, r24
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	02 2e       	mov	r0, r18
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <DIO_vwritepin+0xa6>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <DIO_vwritepin+0xa2>
     e5e:	80 95       	com	r24
     e60:	84 23       	and	r24, r20
     e62:	8c 93       	st	X, r24
     e64:	83 c0       	rjmp	.+262    	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		break ;
		case 'B':

		if(outputvalue==1)
     e66:	8b 81       	ldd	r24, Y+3	; 0x03
     e68:	81 30       	cpi	r24, 0x01	; 1
     e6a:	a1 f4       	brne	.+40     	; 0xe94 <DIO_vwritepin+0xe0>
		{
			SET_BIT(PORTB,pinnumber);
     e6c:	a8 e3       	ldi	r26, 0x38	; 56
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	e8 e3       	ldi	r30, 0x38	; 56
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	48 2f       	mov	r20, r24
     e78:	8a 81       	ldd	r24, Y+2	; 0x02
     e7a:	28 2f       	mov	r18, r24
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	81 e0       	ldi	r24, 0x01	; 1
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	02 2e       	mov	r0, r18
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <DIO_vwritepin+0xd6>
     e86:	88 0f       	add	r24, r24
     e88:	99 1f       	adc	r25, r25
     e8a:	0a 94       	dec	r0
     e8c:	e2 f7       	brpl	.-8      	; 0xe86 <DIO_vwritepin+0xd2>
     e8e:	84 2b       	or	r24, r20
     e90:	8c 93       	st	X, r24
     e92:	6c c0       	rjmp	.+216    	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		else
		{
			CLR_BIT(PORTB,pinnumber);
     e94:	a8 e3       	ldi	r26, 0x38	; 56
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	e8 e3       	ldi	r30, 0x38	; 56
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	48 2f       	mov	r20, r24
     ea0:	8a 81       	ldd	r24, Y+2	; 0x02
     ea2:	28 2f       	mov	r18, r24
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	02 2e       	mov	r0, r18
     eac:	02 c0       	rjmp	.+4      	; 0xeb2 <DIO_vwritepin+0xfe>
     eae:	88 0f       	add	r24, r24
     eb0:	99 1f       	adc	r25, r25
     eb2:	0a 94       	dec	r0
     eb4:	e2 f7       	brpl	.-8      	; 0xeae <DIO_vwritepin+0xfa>
     eb6:	80 95       	com	r24
     eb8:	84 23       	and	r24, r20
     eba:	8c 93       	st	X, r24
     ebc:	57 c0       	rjmp	.+174    	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		break ;
		case 'C' :

		if(outputvalue==1)
     ebe:	8b 81       	ldd	r24, Y+3	; 0x03
     ec0:	81 30       	cpi	r24, 0x01	; 1
     ec2:	a1 f4       	brne	.+40     	; 0xeec <DIO_vwritepin+0x138>
		{
			SET_BIT(PORTC,pinnumber);
     ec4:	a5 e3       	ldi	r26, 0x35	; 53
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	e5 e3       	ldi	r30, 0x35	; 53
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	48 2f       	mov	r20, r24
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	28 2f       	mov	r18, r24
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	02 2e       	mov	r0, r18
     edc:	02 c0       	rjmp	.+4      	; 0xee2 <DIO_vwritepin+0x12e>
     ede:	88 0f       	add	r24, r24
     ee0:	99 1f       	adc	r25, r25
     ee2:	0a 94       	dec	r0
     ee4:	e2 f7       	brpl	.-8      	; 0xede <DIO_vwritepin+0x12a>
     ee6:	84 2b       	or	r24, r20
     ee8:	8c 93       	st	X, r24
     eea:	40 c0       	rjmp	.+128    	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		else
		{
			CLR_BIT(PORTC,pinnumber);
     eec:	a5 e3       	ldi	r26, 0x35	; 53
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	e5 e3       	ldi	r30, 0x35	; 53
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	48 2f       	mov	r20, r24
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	28 2f       	mov	r18, r24
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	02 2e       	mov	r0, r18
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <DIO_vwritepin+0x156>
     f06:	88 0f       	add	r24, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	0a 94       	dec	r0
     f0c:	e2 f7       	brpl	.-8      	; 0xf06 <DIO_vwritepin+0x152>
     f0e:	80 95       	com	r24
     f10:	84 23       	and	r24, r20
     f12:	8c 93       	st	X, r24
     f14:	2b c0       	rjmp	.+86     	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		break ;
		case 'D':

		if(outputvalue==1)
     f16:	8b 81       	ldd	r24, Y+3	; 0x03
     f18:	81 30       	cpi	r24, 0x01	; 1
     f1a:	a1 f4       	brne	.+40     	; 0xf44 <DIO_vwritepin+0x190>
		{
			SET_BIT(PORTD,pinnumber);
     f1c:	a2 e3       	ldi	r26, 0x32	; 50
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	e2 e3       	ldi	r30, 0x32	; 50
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	48 2f       	mov	r20, r24
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	28 2f       	mov	r18, r24
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	02 2e       	mov	r0, r18
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <DIO_vwritepin+0x186>
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	0a 94       	dec	r0
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <DIO_vwritepin+0x182>
     f3e:	84 2b       	or	r24, r20
     f40:	8c 93       	st	X, r24
     f42:	14 c0       	rjmp	.+40     	; 0xf6c <DIO_vwritepin+0x1b8>
		}
		else
		{
			CLR_BIT(PORTD,pinnumber);
     f44:	a2 e3       	ldi	r26, 0x32	; 50
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e2 e3       	ldi	r30, 0x32	; 50
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	48 2f       	mov	r20, r24
     f50:	8a 81       	ldd	r24, Y+2	; 0x02
     f52:	28 2f       	mov	r18, r24
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	02 2e       	mov	r0, r18
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <DIO_vwritepin+0x1ae>
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <DIO_vwritepin+0x1aa>
     f66:	80 95       	com	r24
     f68:	84 23       	and	r24, r20
     f6a:	8c 93       	st	X, r24
		}
		break ;
		default: break ;
	}
}
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	cf 91       	pop	r28
     f78:	df 91       	pop	r29
     f7a:	08 95       	ret

00000f7c <DIO_u8readpin>:
unsigned char DIO_u8readpin(u8 portname,u8 pinnumber)
{
     f7c:	df 93       	push	r29
     f7e:	cf 93       	push	r28
     f80:	00 d0       	rcall	.+0      	; 0xf82 <DIO_u8readpin+0x6>
     f82:	00 d0       	rcall	.+0      	; 0xf84 <DIO_u8readpin+0x8>
     f84:	0f 92       	push	r0
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	8a 83       	std	Y+2, r24	; 0x02
     f8c:	6b 83       	std	Y+3, r22	; 0x03
	unsigned char return_value=0;
     f8e:	19 82       	std	Y+1, r1	; 0x01
		switch(portname)
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	3d 83       	std	Y+5, r19	; 0x05
     f98:	2c 83       	std	Y+4, r18	; 0x04
     f9a:	4c 81       	ldd	r20, Y+4	; 0x04
     f9c:	5d 81       	ldd	r21, Y+5	; 0x05
     f9e:	42 34       	cpi	r20, 0x42	; 66
     fa0:	51 05       	cpc	r21, r1
     fa2:	b1 f1       	breq	.+108    	; 0x1010 <DIO_u8readpin+0x94>
     fa4:	8c 81       	ldd	r24, Y+4	; 0x04
     fa6:	9d 81       	ldd	r25, Y+5	; 0x05
     fa8:	83 34       	cpi	r24, 0x43	; 67
     faa:	91 05       	cpc	r25, r1
     fac:	34 f4       	brge	.+12     	; 0xfba <DIO_u8readpin+0x3e>
     fae:	2c 81       	ldd	r18, Y+4	; 0x04
     fb0:	3d 81       	ldd	r19, Y+5	; 0x05
     fb2:	21 34       	cpi	r18, 0x41	; 65
     fb4:	31 05       	cpc	r19, r1
     fb6:	71 f0       	breq	.+28     	; 0xfd4 <DIO_u8readpin+0x58>
     fb8:	84 c0       	rjmp	.+264    	; 0x10c2 <DIO_u8readpin+0x146>
     fba:	4c 81       	ldd	r20, Y+4	; 0x04
     fbc:	5d 81       	ldd	r21, Y+5	; 0x05
     fbe:	43 34       	cpi	r20, 0x43	; 67
     fc0:	51 05       	cpc	r21, r1
     fc2:	09 f4       	brne	.+2      	; 0xfc6 <DIO_u8readpin+0x4a>
     fc4:	43 c0       	rjmp	.+134    	; 0x104c <DIO_u8readpin+0xd0>
     fc6:	8c 81       	ldd	r24, Y+4	; 0x04
     fc8:	9d 81       	ldd	r25, Y+5	; 0x05
     fca:	84 34       	cpi	r24, 0x44	; 68
     fcc:	91 05       	cpc	r25, r1
     fce:	09 f4       	brne	.+2      	; 0xfd2 <DIO_u8readpin+0x56>
     fd0:	5b c0       	rjmp	.+182    	; 0x1088 <DIO_u8readpin+0x10c>
     fd2:	77 c0       	rjmp	.+238    	; 0x10c2 <DIO_u8readpin+0x146>
		{
			case 'A' :
			return_value=GET_BIT(PINA,pinnumber);
     fd4:	e9 e3       	ldi	r30, 0x39	; 57
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	48 2f       	mov	r20, r24
     fdc:	50 e0       	ldi	r21, 0x00	; 0
     fde:	8b 81       	ldd	r24, Y+3	; 0x03
     fe0:	28 2f       	mov	r18, r24
     fe2:	30 e0       	ldi	r19, 0x00	; 0
     fe4:	81 e0       	ldi	r24, 0x01	; 1
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <DIO_u8readpin+0x72>
     fea:	88 0f       	add	r24, r24
     fec:	99 1f       	adc	r25, r25
     fee:	2a 95       	dec	r18
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <DIO_u8readpin+0x6e>
     ff2:	9a 01       	movw	r18, r20
     ff4:	28 23       	and	r18, r24
     ff6:	39 23       	and	r19, r25
     ff8:	8b 81       	ldd	r24, Y+3	; 0x03
     ffa:	88 2f       	mov	r24, r24
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	a9 01       	movw	r20, r18
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <DIO_u8readpin+0x8a>
    1002:	55 95       	asr	r21
    1004:	47 95       	ror	r20
    1006:	8a 95       	dec	r24
    1008:	e2 f7       	brpl	.-8      	; 0x1002 <DIO_u8readpin+0x86>
    100a:	ca 01       	movw	r24, r20
    100c:	89 83       	std	Y+1, r24	; 0x01
    100e:	59 c0       	rjmp	.+178    	; 0x10c2 <DIO_u8readpin+0x146>
			break;

			case 'B' :
			return_value=GET_BIT(PINB,pinnumber);
    1010:	e6 e3       	ldi	r30, 0x36	; 54
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	80 81       	ld	r24, Z
    1016:	48 2f       	mov	r20, r24
    1018:	50 e0       	ldi	r21, 0x00	; 0
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	28 2f       	mov	r18, r24
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	02 c0       	rjmp	.+4      	; 0x102a <DIO_u8readpin+0xae>
    1026:	88 0f       	add	r24, r24
    1028:	99 1f       	adc	r25, r25
    102a:	2a 95       	dec	r18
    102c:	e2 f7       	brpl	.-8      	; 0x1026 <DIO_u8readpin+0xaa>
    102e:	9a 01       	movw	r18, r20
    1030:	28 23       	and	r18, r24
    1032:	39 23       	and	r19, r25
    1034:	8b 81       	ldd	r24, Y+3	; 0x03
    1036:	88 2f       	mov	r24, r24
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	a9 01       	movw	r20, r18
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <DIO_u8readpin+0xc6>
    103e:	55 95       	asr	r21
    1040:	47 95       	ror	r20
    1042:	8a 95       	dec	r24
    1044:	e2 f7       	brpl	.-8      	; 0x103e <DIO_u8readpin+0xc2>
    1046:	ca 01       	movw	r24, r20
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	3b c0       	rjmp	.+118    	; 0x10c2 <DIO_u8readpin+0x146>
			break;

			case 'C' :
			return_value=GET_BIT(PINC,pinnumber);
    104c:	e3 e3       	ldi	r30, 0x33	; 51
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	48 2f       	mov	r20, r24
    1054:	50 e0       	ldi	r21, 0x00	; 0
    1056:	8b 81       	ldd	r24, Y+3	; 0x03
    1058:	28 2f       	mov	r18, r24
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	02 c0       	rjmp	.+4      	; 0x1066 <DIO_u8readpin+0xea>
    1062:	88 0f       	add	r24, r24
    1064:	99 1f       	adc	r25, r25
    1066:	2a 95       	dec	r18
    1068:	e2 f7       	brpl	.-8      	; 0x1062 <DIO_u8readpin+0xe6>
    106a:	9a 01       	movw	r18, r20
    106c:	28 23       	and	r18, r24
    106e:	39 23       	and	r19, r25
    1070:	8b 81       	ldd	r24, Y+3	; 0x03
    1072:	88 2f       	mov	r24, r24
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	a9 01       	movw	r20, r18
    1078:	02 c0       	rjmp	.+4      	; 0x107e <DIO_u8readpin+0x102>
    107a:	55 95       	asr	r21
    107c:	47 95       	ror	r20
    107e:	8a 95       	dec	r24
    1080:	e2 f7       	brpl	.-8      	; 0x107a <DIO_u8readpin+0xfe>
    1082:	ca 01       	movw	r24, r20
    1084:	89 83       	std	Y+1, r24	; 0x01
    1086:	1d c0       	rjmp	.+58     	; 0x10c2 <DIO_u8readpin+0x146>
			break;

			case 'D' :
			return_value=GET_BIT(PIND,pinnumber);
    1088:	e0 e3       	ldi	r30, 0x30	; 48
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	48 2f       	mov	r20, r24
    1090:	50 e0       	ldi	r21, 0x00	; 0
    1092:	8b 81       	ldd	r24, Y+3	; 0x03
    1094:	28 2f       	mov	r18, r24
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	02 c0       	rjmp	.+4      	; 0x10a2 <DIO_u8readpin+0x126>
    109e:	88 0f       	add	r24, r24
    10a0:	99 1f       	adc	r25, r25
    10a2:	2a 95       	dec	r18
    10a4:	e2 f7       	brpl	.-8      	; 0x109e <DIO_u8readpin+0x122>
    10a6:	9a 01       	movw	r18, r20
    10a8:	28 23       	and	r18, r24
    10aa:	39 23       	and	r19, r25
    10ac:	8b 81       	ldd	r24, Y+3	; 0x03
    10ae:	88 2f       	mov	r24, r24
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	a9 01       	movw	r20, r18
    10b4:	02 c0       	rjmp	.+4      	; 0x10ba <DIO_u8readpin+0x13e>
    10b6:	55 95       	asr	r21
    10b8:	47 95       	ror	r20
    10ba:	8a 95       	dec	r24
    10bc:	e2 f7       	brpl	.-8      	; 0x10b6 <DIO_u8readpin+0x13a>
    10be:	ca 01       	movw	r24, r20
    10c0:	89 83       	std	Y+1, r24	; 0x01
			break;
			default:
			break;
		}
		return return_value ;
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
	}
    10c4:	0f 90       	pop	r0
    10c6:	0f 90       	pop	r0
    10c8:	0f 90       	pop	r0
    10ca:	0f 90       	pop	r0
    10cc:	0f 90       	pop	r0
    10ce:	cf 91       	pop	r28
    10d0:	df 91       	pop	r29
    10d2:	08 95       	ret

000010d4 <DIO_vtogglepin>:

   void DIO_vtogglepin(u8 portname,u8 pinnumber)
	{
    10d4:	df 93       	push	r29
    10d6:	cf 93       	push	r28
    10d8:	00 d0       	rcall	.+0      	; 0x10da <DIO_vtogglepin+0x6>
    10da:	00 d0       	rcall	.+0      	; 0x10dc <DIO_vtogglepin+0x8>
    10dc:	cd b7       	in	r28, 0x3d	; 61
    10de:	de b7       	in	r29, 0x3e	; 62
    10e0:	89 83       	std	Y+1, r24	; 0x01
    10e2:	6a 83       	std	Y+2, r22	; 0x02
		switch(portname)
    10e4:	89 81       	ldd	r24, Y+1	; 0x01
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	3c 83       	std	Y+4, r19	; 0x04
    10ec:	2b 83       	std	Y+3, r18	; 0x03
    10ee:	8b 81       	ldd	r24, Y+3	; 0x03
    10f0:	9c 81       	ldd	r25, Y+4	; 0x04
    10f2:	82 34       	cpi	r24, 0x42	; 66
    10f4:	91 05       	cpc	r25, r1
    10f6:	51 f1       	breq	.+84     	; 0x114c <DIO_vtogglepin+0x78>
    10f8:	2b 81       	ldd	r18, Y+3	; 0x03
    10fa:	3c 81       	ldd	r19, Y+4	; 0x04
    10fc:	23 34       	cpi	r18, 0x43	; 67
    10fe:	31 05       	cpc	r19, r1
    1100:	34 f4       	brge	.+12     	; 0x110e <DIO_vtogglepin+0x3a>
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	9c 81       	ldd	r25, Y+4	; 0x04
    1106:	81 34       	cpi	r24, 0x41	; 65
    1108:	91 05       	cpc	r25, r1
    110a:	61 f0       	breq	.+24     	; 0x1124 <DIO_vtogglepin+0x50>
    110c:	5a c0       	rjmp	.+180    	; 0x11c2 <DIO_vtogglepin+0xee>
    110e:	2b 81       	ldd	r18, Y+3	; 0x03
    1110:	3c 81       	ldd	r19, Y+4	; 0x04
    1112:	23 34       	cpi	r18, 0x43	; 67
    1114:	31 05       	cpc	r19, r1
    1116:	71 f1       	breq	.+92     	; 0x1174 <DIO_vtogglepin+0xa0>
    1118:	8b 81       	ldd	r24, Y+3	; 0x03
    111a:	9c 81       	ldd	r25, Y+4	; 0x04
    111c:	84 34       	cpi	r24, 0x44	; 68
    111e:	91 05       	cpc	r25, r1
    1120:	e9 f1       	breq	.+122    	; 0x119c <DIO_vtogglepin+0xc8>
    1122:	4f c0       	rjmp	.+158    	; 0x11c2 <DIO_vtogglepin+0xee>
		{
			case 'A':
				TOG_BIT(PORTA,pinnumber);
    1124:	ab e3       	ldi	r26, 0x3B	; 59
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	eb e3       	ldi	r30, 0x3B	; 59
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	48 2f       	mov	r20, r24
    1130:	8a 81       	ldd	r24, Y+2	; 0x02
    1132:	28 2f       	mov	r18, r24
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	02 2e       	mov	r0, r18
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <DIO_vtogglepin+0x6e>
    113e:	88 0f       	add	r24, r24
    1140:	99 1f       	adc	r25, r25
    1142:	0a 94       	dec	r0
    1144:	e2 f7       	brpl	.-8      	; 0x113e <DIO_vtogglepin+0x6a>
    1146:	84 27       	eor	r24, r20
    1148:	8c 93       	st	X, r24
    114a:	3b c0       	rjmp	.+118    	; 0x11c2 <DIO_vtogglepin+0xee>
			break;
			case 'B':
			TOG_BIT(PORTB,pinnumber);
    114c:	a8 e3       	ldi	r26, 0x38	; 56
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	e8 e3       	ldi	r30, 0x38	; 56
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	48 2f       	mov	r20, r24
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	28 2f       	mov	r18, r24
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	02 2e       	mov	r0, r18
    1164:	02 c0       	rjmp	.+4      	; 0x116a <DIO_vtogglepin+0x96>
    1166:	88 0f       	add	r24, r24
    1168:	99 1f       	adc	r25, r25
    116a:	0a 94       	dec	r0
    116c:	e2 f7       	brpl	.-8      	; 0x1166 <DIO_vtogglepin+0x92>
    116e:	84 27       	eor	r24, r20
    1170:	8c 93       	st	X, r24
    1172:	27 c0       	rjmp	.+78     	; 0x11c2 <DIO_vtogglepin+0xee>
			break;
			case 'C':
			TOG_BIT(PORTC,pinnumber);
    1174:	a5 e3       	ldi	r26, 0x35	; 53
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e5 e3       	ldi	r30, 0x35	; 53
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	02 2e       	mov	r0, r18
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <DIO_vtogglepin+0xbe>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	0a 94       	dec	r0
    1194:	e2 f7       	brpl	.-8      	; 0x118e <DIO_vtogglepin+0xba>
    1196:	84 27       	eor	r24, r20
    1198:	8c 93       	st	X, r24
    119a:	13 c0       	rjmp	.+38     	; 0x11c2 <DIO_vtogglepin+0xee>
			break;
			case 'D':
			TOG_BIT(PORTD,pinnumber);
    119c:	a2 e3       	ldi	r26, 0x32	; 50
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e2 e3       	ldi	r30, 0x32	; 50
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	48 2f       	mov	r20, r24
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	28 2f       	mov	r18, r24
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	02 2e       	mov	r0, r18
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <DIO_vtogglepin+0xe6>
    11b6:	88 0f       	add	r24, r24
    11b8:	99 1f       	adc	r25, r25
    11ba:	0a 94       	dec	r0
    11bc:	e2 f7       	brpl	.-8      	; 0x11b6 <DIO_vtogglepin+0xe2>
    11be:	84 27       	eor	r24, r20
    11c0:	8c 93       	st	X, r24
			break;
			default: break;
		}
	}
    11c2:	0f 90       	pop	r0
    11c4:	0f 90       	pop	r0
    11c6:	0f 90       	pop	r0
    11c8:	0f 90       	pop	r0
    11ca:	cf 91       	pop	r28
    11cc:	df 91       	pop	r29
    11ce:	08 95       	ret

000011d0 <DIO_vset_port_direction>:
   void DIO_vset_port_direction(u8 portname,u8 direction)
   {
    11d0:	df 93       	push	r29
    11d2:	cf 93       	push	r28
    11d4:	00 d0       	rcall	.+0      	; 0x11d6 <DIO_vset_port_direction+0x6>
    11d6:	00 d0       	rcall	.+0      	; 0x11d8 <DIO_vset_port_direction+0x8>
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	89 83       	std	Y+1, r24	; 0x01
    11de:	6a 83       	std	Y+2, r22	; 0x02
   	switch(portname)
    11e0:	89 81       	ldd	r24, Y+1	; 0x01
    11e2:	28 2f       	mov	r18, r24
    11e4:	30 e0       	ldi	r19, 0x00	; 0
    11e6:	3c 83       	std	Y+4, r19	; 0x04
    11e8:	2b 83       	std	Y+3, r18	; 0x03
    11ea:	8b 81       	ldd	r24, Y+3	; 0x03
    11ec:	9c 81       	ldd	r25, Y+4	; 0x04
    11ee:	82 34       	cpi	r24, 0x42	; 66
    11f0:	91 05       	cpc	r25, r1
    11f2:	d9 f0       	breq	.+54     	; 0x122a <DIO_vset_port_direction+0x5a>
    11f4:	2b 81       	ldd	r18, Y+3	; 0x03
    11f6:	3c 81       	ldd	r19, Y+4	; 0x04
    11f8:	23 34       	cpi	r18, 0x43	; 67
    11fa:	31 05       	cpc	r19, r1
    11fc:	34 f4       	brge	.+12     	; 0x120a <DIO_vset_port_direction+0x3a>
    11fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1200:	9c 81       	ldd	r25, Y+4	; 0x04
    1202:	81 34       	cpi	r24, 0x41	; 65
    1204:	91 05       	cpc	r25, r1
    1206:	61 f0       	breq	.+24     	; 0x1220 <DIO_vset_port_direction+0x50>
    1208:	1e c0       	rjmp	.+60     	; 0x1246 <DIO_vset_port_direction+0x76>
    120a:	2b 81       	ldd	r18, Y+3	; 0x03
    120c:	3c 81       	ldd	r19, Y+4	; 0x04
    120e:	23 34       	cpi	r18, 0x43	; 67
    1210:	31 05       	cpc	r19, r1
    1212:	81 f0       	breq	.+32     	; 0x1234 <DIO_vset_port_direction+0x64>
    1214:	8b 81       	ldd	r24, Y+3	; 0x03
    1216:	9c 81       	ldd	r25, Y+4	; 0x04
    1218:	84 34       	cpi	r24, 0x44	; 68
    121a:	91 05       	cpc	r25, r1
    121c:	81 f0       	breq	.+32     	; 0x123e <DIO_vset_port_direction+0x6e>
    121e:	13 c0       	rjmp	.+38     	; 0x1246 <DIO_vset_port_direction+0x76>
   	{
   		case 'A' :
   		DDRA=direction;
    1220:	ea e3       	ldi	r30, 0x3A	; 58
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	8a 81       	ldd	r24, Y+2	; 0x02
    1226:	80 83       	st	Z, r24
    1228:	0e c0       	rjmp	.+28     	; 0x1246 <DIO_vset_port_direction+0x76>
   		break ;
   		case 'B':
   		DDRB=direction;
    122a:	e7 e3       	ldi	r30, 0x37	; 55
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	8a 81       	ldd	r24, Y+2	; 0x02
    1230:	80 83       	st	Z, r24
    1232:	09 c0       	rjmp	.+18     	; 0x1246 <DIO_vset_port_direction+0x76>
   		break ;
   		case 'C' :
   		DDRC=direction;
    1234:	e4 e3       	ldi	r30, 0x34	; 52
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	80 83       	st	Z, r24
    123c:	04 c0       	rjmp	.+8      	; 0x1246 <DIO_vset_port_direction+0x76>
   		break ;
   		case 'D':
   		DDRD=direction;
    123e:	e1 e3       	ldi	r30, 0x31	; 49
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	80 83       	st	Z, r24
   		break ;
   		default:
   		break ;
   	}

   }
    1246:	0f 90       	pop	r0
    1248:	0f 90       	pop	r0
    124a:	0f 90       	pop	r0
    124c:	0f 90       	pop	r0
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	08 95       	ret

00001254 <DIO_vwrite_port>:
   void DIO_vwrite_port(u8 portname,u8 portvalue)
   {
    1254:	df 93       	push	r29
    1256:	cf 93       	push	r28
    1258:	00 d0       	rcall	.+0      	; 0x125a <DIO_vwrite_port+0x6>
    125a:	00 d0       	rcall	.+0      	; 0x125c <DIO_vwrite_port+0x8>
    125c:	cd b7       	in	r28, 0x3d	; 61
    125e:	de b7       	in	r29, 0x3e	; 62
    1260:	89 83       	std	Y+1, r24	; 0x01
    1262:	6a 83       	std	Y+2, r22	; 0x02
   	switch(portname)
    1264:	89 81       	ldd	r24, Y+1	; 0x01
    1266:	28 2f       	mov	r18, r24
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	3c 83       	std	Y+4, r19	; 0x04
    126c:	2b 83       	std	Y+3, r18	; 0x03
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	9c 81       	ldd	r25, Y+4	; 0x04
    1272:	82 34       	cpi	r24, 0x42	; 66
    1274:	91 05       	cpc	r25, r1
    1276:	d9 f0       	breq	.+54     	; 0x12ae <DIO_vwrite_port+0x5a>
    1278:	2b 81       	ldd	r18, Y+3	; 0x03
    127a:	3c 81       	ldd	r19, Y+4	; 0x04
    127c:	23 34       	cpi	r18, 0x43	; 67
    127e:	31 05       	cpc	r19, r1
    1280:	34 f4       	brge	.+12     	; 0x128e <DIO_vwrite_port+0x3a>
    1282:	8b 81       	ldd	r24, Y+3	; 0x03
    1284:	9c 81       	ldd	r25, Y+4	; 0x04
    1286:	81 34       	cpi	r24, 0x41	; 65
    1288:	91 05       	cpc	r25, r1
    128a:	61 f0       	breq	.+24     	; 0x12a4 <DIO_vwrite_port+0x50>
    128c:	1e c0       	rjmp	.+60     	; 0x12ca <DIO_vwrite_port+0x76>
    128e:	2b 81       	ldd	r18, Y+3	; 0x03
    1290:	3c 81       	ldd	r19, Y+4	; 0x04
    1292:	23 34       	cpi	r18, 0x43	; 67
    1294:	31 05       	cpc	r19, r1
    1296:	81 f0       	breq	.+32     	; 0x12b8 <DIO_vwrite_port+0x64>
    1298:	8b 81       	ldd	r24, Y+3	; 0x03
    129a:	9c 81       	ldd	r25, Y+4	; 0x04
    129c:	84 34       	cpi	r24, 0x44	; 68
    129e:	91 05       	cpc	r25, r1
    12a0:	81 f0       	breq	.+32     	; 0x12c2 <DIO_vwrite_port+0x6e>
    12a2:	13 c0       	rjmp	.+38     	; 0x12ca <DIO_vwrite_port+0x76>
   	{
   		case 'A' :
   		PORTA=portvalue;
    12a4:	eb e3       	ldi	r30, 0x3B	; 59
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	8a 81       	ldd	r24, Y+2	; 0x02
    12aa:	80 83       	st	Z, r24
    12ac:	0e c0       	rjmp	.+28     	; 0x12ca <DIO_vwrite_port+0x76>
   		break ;
   		case 'B':
   		PORTB=portvalue;
    12ae:	e8 e3       	ldi	r30, 0x38	; 56
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	80 83       	st	Z, r24
    12b6:	09 c0       	rjmp	.+18     	; 0x12ca <DIO_vwrite_port+0x76>
   		break ;
   		case 'C' :
   		PORTC=portvalue;
    12b8:	e5 e3       	ldi	r30, 0x35	; 53
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	8a 81       	ldd	r24, Y+2	; 0x02
    12be:	80 83       	st	Z, r24
    12c0:	04 c0       	rjmp	.+8      	; 0x12ca <DIO_vwrite_port+0x76>
   		break ;
   		case 'D':
   		PORTD=portvalue;
    12c2:	e2 e3       	ldi	r30, 0x32	; 50
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	8a 81       	ldd	r24, Y+2	; 0x02
    12c8:	80 83       	st	Z, r24
   		break ;
   		default:
   		 break ;
   	}
   }
    12ca:	0f 90       	pop	r0
    12cc:	0f 90       	pop	r0
    12ce:	0f 90       	pop	r0
    12d0:	0f 90       	pop	r0
    12d2:	cf 91       	pop	r28
    12d4:	df 91       	pop	r29
    12d6:	08 95       	ret

000012d8 <DIO_u8read_port>:
   unsigned char DIO_u8read_port(u8 portname)
   {
    12d8:	df 93       	push	r29
    12da:	cf 93       	push	r28
    12dc:	00 d0       	rcall	.+0      	; 0x12de <DIO_u8read_port+0x6>
    12de:	00 d0       	rcall	.+0      	; 0x12e0 <DIO_u8read_port+0x8>
    12e0:	cd b7       	in	r28, 0x3d	; 61
    12e2:	de b7       	in	r29, 0x3e	; 62
    12e4:	8a 83       	std	Y+2, r24	; 0x02
   	unsigned char return_val=0;
    12e6:	19 82       	std	Y+1, r1	; 0x01
   	switch(portname)
    12e8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	3c 83       	std	Y+4, r19	; 0x04
    12f0:	2b 83       	std	Y+3, r18	; 0x03
    12f2:	8b 81       	ldd	r24, Y+3	; 0x03
    12f4:	9c 81       	ldd	r25, Y+4	; 0x04
    12f6:	82 34       	cpi	r24, 0x42	; 66
    12f8:	91 05       	cpc	r25, r1
    12fa:	d9 f0       	breq	.+54     	; 0x1332 <DIO_u8read_port+0x5a>
    12fc:	2b 81       	ldd	r18, Y+3	; 0x03
    12fe:	3c 81       	ldd	r19, Y+4	; 0x04
    1300:	23 34       	cpi	r18, 0x43	; 67
    1302:	31 05       	cpc	r19, r1
    1304:	34 f4       	brge	.+12     	; 0x1312 <DIO_u8read_port+0x3a>
    1306:	8b 81       	ldd	r24, Y+3	; 0x03
    1308:	9c 81       	ldd	r25, Y+4	; 0x04
    130a:	81 34       	cpi	r24, 0x41	; 65
    130c:	91 05       	cpc	r25, r1
    130e:	61 f0       	breq	.+24     	; 0x1328 <DIO_u8read_port+0x50>
    1310:	1e c0       	rjmp	.+60     	; 0x134e <DIO_u8read_port+0x76>
    1312:	2b 81       	ldd	r18, Y+3	; 0x03
    1314:	3c 81       	ldd	r19, Y+4	; 0x04
    1316:	23 34       	cpi	r18, 0x43	; 67
    1318:	31 05       	cpc	r19, r1
    131a:	81 f0       	breq	.+32     	; 0x133c <DIO_u8read_port+0x64>
    131c:	8b 81       	ldd	r24, Y+3	; 0x03
    131e:	9c 81       	ldd	r25, Y+4	; 0x04
    1320:	84 34       	cpi	r24, 0x44	; 68
    1322:	91 05       	cpc	r25, r1
    1324:	81 f0       	breq	.+32     	; 0x1346 <DIO_u8read_port+0x6e>
    1326:	13 c0       	rjmp	.+38     	; 0x134e <DIO_u8read_port+0x76>
   	{
   		case 'A' :
   		return_val=PINA;
    1328:	e9 e3       	ldi	r30, 0x39	; 57
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	80 81       	ld	r24, Z
    132e:	89 83       	std	Y+1, r24	; 0x01
    1330:	0e c0       	rjmp	.+28     	; 0x134e <DIO_u8read_port+0x76>
   		break ;
   		case 'B':
   		return_val=PINB;
    1332:	e6 e3       	ldi	r30, 0x36	; 54
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	89 83       	std	Y+1, r24	; 0x01
    133a:	09 c0       	rjmp	.+18     	; 0x134e <DIO_u8read_port+0x76>
   		break ;
   		case 'C' :
   		return_val=PINC;
    133c:	e3 e3       	ldi	r30, 0x33	; 51
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	89 83       	std	Y+1, r24	; 0x01
    1344:	04 c0       	rjmp	.+8      	; 0x134e <DIO_u8read_port+0x76>
   		break ;
   		case 'D':
   		return_val=PIND;
    1346:	e0 e3       	ldi	r30, 0x30	; 48
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	89 83       	std	Y+1, r24	; 0x01
   		break ;
   		default:
   		break ;
   	}
   	return return_val;
    134e:	89 81       	ldd	r24, Y+1	; 0x01
   }
    1350:	0f 90       	pop	r0
    1352:	0f 90       	pop	r0
    1354:	0f 90       	pop	r0
    1356:	0f 90       	pop	r0
    1358:	cf 91       	pop	r28
    135a:	df 91       	pop	r29
    135c:	08 95       	ret

0000135e <write_low_nibble>:
   void write_low_nibble(unsigned char portname,unsigned char value)
   {
    135e:	df 93       	push	r29
    1360:	cf 93       	push	r28
    1362:	00 d0       	rcall	.+0      	; 0x1364 <write_low_nibble+0x6>
    1364:	00 d0       	rcall	.+0      	; 0x1366 <write_low_nibble+0x8>
    1366:	cd b7       	in	r28, 0x3d	; 61
    1368:	de b7       	in	r29, 0x3e	; 62
    136a:	89 83       	std	Y+1, r24	; 0x01
    136c:	6a 83       	std	Y+2, r22	; 0x02
   	value&=0x0f;
    136e:	8a 81       	ldd	r24, Y+2	; 0x02
    1370:	8f 70       	andi	r24, 0x0F	; 15
    1372:	8a 83       	std	Y+2, r24	; 0x02
   	switch(portname)
    1374:	89 81       	ldd	r24, Y+1	; 0x01
    1376:	28 2f       	mov	r18, r24
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	3c 83       	std	Y+4, r19	; 0x04
    137c:	2b 83       	std	Y+3, r18	; 0x03
    137e:	8b 81       	ldd	r24, Y+3	; 0x03
    1380:	9c 81       	ldd	r25, Y+4	; 0x04
    1382:	82 34       	cpi	r24, 0x42	; 66
    1384:	91 05       	cpc	r25, r1
    1386:	31 f1       	breq	.+76     	; 0x13d4 <write_low_nibble+0x76>
    1388:	2b 81       	ldd	r18, Y+3	; 0x03
    138a:	3c 81       	ldd	r19, Y+4	; 0x04
    138c:	23 34       	cpi	r18, 0x43	; 67
    138e:	31 05       	cpc	r19, r1
    1390:	34 f4       	brge	.+12     	; 0x139e <write_low_nibble+0x40>
    1392:	8b 81       	ldd	r24, Y+3	; 0x03
    1394:	9c 81       	ldd	r25, Y+4	; 0x04
    1396:	81 34       	cpi	r24, 0x41	; 65
    1398:	91 05       	cpc	r25, r1
    139a:	61 f0       	breq	.+24     	; 0x13b4 <write_low_nibble+0x56>
    139c:	4a c0       	rjmp	.+148    	; 0x1432 <write_low_nibble+0xd4>
    139e:	2b 81       	ldd	r18, Y+3	; 0x03
    13a0:	3c 81       	ldd	r19, Y+4	; 0x04
    13a2:	23 34       	cpi	r18, 0x43	; 67
    13a4:	31 05       	cpc	r19, r1
    13a6:	31 f1       	breq	.+76     	; 0x13f4 <write_low_nibble+0x96>
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	9c 81       	ldd	r25, Y+4	; 0x04
    13ac:	84 34       	cpi	r24, 0x44	; 68
    13ae:	91 05       	cpc	r25, r1
    13b0:	89 f1       	breq	.+98     	; 0x1414 <write_low_nibble+0xb6>
    13b2:	3f c0       	rjmp	.+126    	; 0x1432 <write_low_nibble+0xd4>
   	{
   		case 'A':
   		PORTA&=0xf0;
    13b4:	ab e3       	ldi	r26, 0x3B	; 59
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	eb e3       	ldi	r30, 0x3B	; 59
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	80 7f       	andi	r24, 0xF0	; 240
    13c0:	8c 93       	st	X, r24
   		PORTA|=value;
    13c2:	ab e3       	ldi	r26, 0x3B	; 59
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	eb e3       	ldi	r30, 0x3B	; 59
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	90 81       	ld	r25, Z
    13cc:	8a 81       	ldd	r24, Y+2	; 0x02
    13ce:	89 2b       	or	r24, r25
    13d0:	8c 93       	st	X, r24
    13d2:	2f c0       	rjmp	.+94     	; 0x1432 <write_low_nibble+0xd4>
   		break;
   		case 'B':
   		PORTB&=0xf0;
    13d4:	a8 e3       	ldi	r26, 0x38	; 56
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e8 e3       	ldi	r30, 0x38	; 56
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	80 7f       	andi	r24, 0xF0	; 240
    13e0:	8c 93       	st	X, r24
   		PORTB|=value;
    13e2:	a8 e3       	ldi	r26, 0x38	; 56
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e8 e3       	ldi	r30, 0x38	; 56
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	90 81       	ld	r25, Z
    13ec:	8a 81       	ldd	r24, Y+2	; 0x02
    13ee:	89 2b       	or	r24, r25
    13f0:	8c 93       	st	X, r24
    13f2:	1f c0       	rjmp	.+62     	; 0x1432 <write_low_nibble+0xd4>
   		break;
   		case 'C':
   		PORTC&=0xf0;
    13f4:	a5 e3       	ldi	r26, 0x35	; 53
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e5 e3       	ldi	r30, 0x35	; 53
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	80 7f       	andi	r24, 0xF0	; 240
    1400:	8c 93       	st	X, r24
   		PORTC|=value;
    1402:	a5 e3       	ldi	r26, 0x35	; 53
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e5 e3       	ldi	r30, 0x35	; 53
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	90 81       	ld	r25, Z
    140c:	8a 81       	ldd	r24, Y+2	; 0x02
    140e:	89 2b       	or	r24, r25
    1410:	8c 93       	st	X, r24
    1412:	0f c0       	rjmp	.+30     	; 0x1432 <write_low_nibble+0xd4>
   		break;
   		case 'D':
   		PORTD&=0xf0;
    1414:	a2 e3       	ldi	r26, 0x32	; 50
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	e2 e3       	ldi	r30, 0x32	; 50
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	80 81       	ld	r24, Z
    141e:	80 7f       	andi	r24, 0xF0	; 240
    1420:	8c 93       	st	X, r24
   		PORTD|=value;
    1422:	a2 e3       	ldi	r26, 0x32	; 50
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	e2 e3       	ldi	r30, 0x32	; 50
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	90 81       	ld	r25, Z
    142c:	8a 81       	ldd	r24, Y+2	; 0x02
    142e:	89 2b       	or	r24, r25
    1430:	8c 93       	st	X, r24
   		break;
   	}
   }
    1432:	0f 90       	pop	r0
    1434:	0f 90       	pop	r0
    1436:	0f 90       	pop	r0
    1438:	0f 90       	pop	r0
    143a:	cf 91       	pop	r28
    143c:	df 91       	pop	r29
    143e:	08 95       	ret

00001440 <write_high_nibble>:

   void write_high_nibble(unsigned char portname,unsigned char value)
   {
    1440:	df 93       	push	r29
    1442:	cf 93       	push	r28
    1444:	00 d0       	rcall	.+0      	; 0x1446 <write_high_nibble+0x6>
    1446:	00 d0       	rcall	.+0      	; 0x1448 <write_high_nibble+0x8>
    1448:	cd b7       	in	r28, 0x3d	; 61
    144a:	de b7       	in	r29, 0x3e	; 62
    144c:	89 83       	std	Y+1, r24	; 0x01
    144e:	6a 83       	std	Y+2, r22	; 0x02
   	value<<=4;
    1450:	8a 81       	ldd	r24, Y+2	; 0x02
    1452:	82 95       	swap	r24
    1454:	80 7f       	andi	r24, 0xF0	; 240
    1456:	8a 83       	std	Y+2, r24	; 0x02
   	switch(portname)
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	28 2f       	mov	r18, r24
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	3c 83       	std	Y+4, r19	; 0x04
    1460:	2b 83       	std	Y+3, r18	; 0x03
    1462:	8b 81       	ldd	r24, Y+3	; 0x03
    1464:	9c 81       	ldd	r25, Y+4	; 0x04
    1466:	82 34       	cpi	r24, 0x42	; 66
    1468:	91 05       	cpc	r25, r1
    146a:	31 f1       	breq	.+76     	; 0x14b8 <write_high_nibble+0x78>
    146c:	2b 81       	ldd	r18, Y+3	; 0x03
    146e:	3c 81       	ldd	r19, Y+4	; 0x04
    1470:	23 34       	cpi	r18, 0x43	; 67
    1472:	31 05       	cpc	r19, r1
    1474:	34 f4       	brge	.+12     	; 0x1482 <write_high_nibble+0x42>
    1476:	8b 81       	ldd	r24, Y+3	; 0x03
    1478:	9c 81       	ldd	r25, Y+4	; 0x04
    147a:	81 34       	cpi	r24, 0x41	; 65
    147c:	91 05       	cpc	r25, r1
    147e:	61 f0       	breq	.+24     	; 0x1498 <write_high_nibble+0x58>
    1480:	4a c0       	rjmp	.+148    	; 0x1516 <write_high_nibble+0xd6>
    1482:	2b 81       	ldd	r18, Y+3	; 0x03
    1484:	3c 81       	ldd	r19, Y+4	; 0x04
    1486:	23 34       	cpi	r18, 0x43	; 67
    1488:	31 05       	cpc	r19, r1
    148a:	31 f1       	breq	.+76     	; 0x14d8 <write_high_nibble+0x98>
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	9c 81       	ldd	r25, Y+4	; 0x04
    1490:	84 34       	cpi	r24, 0x44	; 68
    1492:	91 05       	cpc	r25, r1
    1494:	89 f1       	breq	.+98     	; 0x14f8 <write_high_nibble+0xb8>
    1496:	3f c0       	rjmp	.+126    	; 0x1516 <write_high_nibble+0xd6>
   	{
   		case 'A':
   		PORTA&=0x0f;
    1498:	ab e3       	ldi	r26, 0x3B	; 59
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	eb e3       	ldi	r30, 0x3B	; 59
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	8f 70       	andi	r24, 0x0F	; 15
    14a4:	8c 93       	st	X, r24
   		PORTA|=value;
    14a6:	ab e3       	ldi	r26, 0x3B	; 59
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	eb e3       	ldi	r30, 0x3B	; 59
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	90 81       	ld	r25, Z
    14b0:	8a 81       	ldd	r24, Y+2	; 0x02
    14b2:	89 2b       	or	r24, r25
    14b4:	8c 93       	st	X, r24
    14b6:	2f c0       	rjmp	.+94     	; 0x1516 <write_high_nibble+0xd6>
   		break;
   		case 'B':
   		PORTB&=0x0f;
    14b8:	a8 e3       	ldi	r26, 0x38	; 56
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	e8 e3       	ldi	r30, 0x38	; 56
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	8f 70       	andi	r24, 0x0F	; 15
    14c4:	8c 93       	st	X, r24
   		PORTB|=value;
    14c6:	a8 e3       	ldi	r26, 0x38	; 56
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e8 e3       	ldi	r30, 0x38	; 56
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	90 81       	ld	r25, Z
    14d0:	8a 81       	ldd	r24, Y+2	; 0x02
    14d2:	89 2b       	or	r24, r25
    14d4:	8c 93       	st	X, r24
    14d6:	1f c0       	rjmp	.+62     	; 0x1516 <write_high_nibble+0xd6>
   		break;
   		case 'C':
   		PORTC&=0x0f;
    14d8:	a5 e3       	ldi	r26, 0x35	; 53
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	e5 e3       	ldi	r30, 0x35	; 53
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	8f 70       	andi	r24, 0x0F	; 15
    14e4:	8c 93       	st	X, r24
   		PORTC|=value;
    14e6:	a5 e3       	ldi	r26, 0x35	; 53
    14e8:	b0 e0       	ldi	r27, 0x00	; 0
    14ea:	e5 e3       	ldi	r30, 0x35	; 53
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	90 81       	ld	r25, Z
    14f0:	8a 81       	ldd	r24, Y+2	; 0x02
    14f2:	89 2b       	or	r24, r25
    14f4:	8c 93       	st	X, r24
    14f6:	0f c0       	rjmp	.+30     	; 0x1516 <write_high_nibble+0xd6>
   		break;
   		case 'D':
   		PORTD&=0x0f;
    14f8:	a2 e3       	ldi	r26, 0x32	; 50
    14fa:	b0 e0       	ldi	r27, 0x00	; 0
    14fc:	e2 e3       	ldi	r30, 0x32	; 50
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	8f 70       	andi	r24, 0x0F	; 15
    1504:	8c 93       	st	X, r24
   		PORTD|=value;
    1506:	a2 e3       	ldi	r26, 0x32	; 50
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	e2 e3       	ldi	r30, 0x32	; 50
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	90 81       	ld	r25, Z
    1510:	8a 81       	ldd	r24, Y+2	; 0x02
    1512:	89 2b       	or	r24, r25
    1514:	8c 93       	st	X, r24
   		break;
   	}
   }
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	cf 91       	pop	r28
    1520:	df 91       	pop	r29
    1522:	08 95       	ret

00001524 <DIO_vconnectpullup>:
   void DIO_vconnectpullup(char portname ,char pinnumber, char connect_pullup)
   {
    1524:	df 93       	push	r29
    1526:	cf 93       	push	r28
    1528:	00 d0       	rcall	.+0      	; 0x152a <DIO_vconnectpullup+0x6>
    152a:	00 d0       	rcall	.+0      	; 0x152c <DIO_vconnectpullup+0x8>
    152c:	0f 92       	push	r0
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
    1532:	89 83       	std	Y+1, r24	; 0x01
    1534:	6a 83       	std	Y+2, r22	; 0x02
    1536:	4b 83       	std	Y+3, r20	; 0x03
   	switch(portname)
    1538:	89 81       	ldd	r24, Y+1	; 0x01
    153a:	28 2f       	mov	r18, r24
    153c:	30 e0       	ldi	r19, 0x00	; 0
    153e:	3d 83       	std	Y+5, r19	; 0x05
    1540:	2c 83       	std	Y+4, r18	; 0x04
    1542:	8c 81       	ldd	r24, Y+4	; 0x04
    1544:	9d 81       	ldd	r25, Y+5	; 0x05
    1546:	82 34       	cpi	r24, 0x42	; 66
    1548:	91 05       	cpc	r25, r1
    154a:	09 f4       	brne	.+2      	; 0x154e <DIO_vconnectpullup+0x2a>
    154c:	44 c0       	rjmp	.+136    	; 0x15d6 <DIO_vconnectpullup+0xb2>
    154e:	2c 81       	ldd	r18, Y+4	; 0x04
    1550:	3d 81       	ldd	r19, Y+5	; 0x05
    1552:	23 34       	cpi	r18, 0x43	; 67
    1554:	31 05       	cpc	r19, r1
    1556:	34 f4       	brge	.+12     	; 0x1564 <DIO_vconnectpullup+0x40>
    1558:	8c 81       	ldd	r24, Y+4	; 0x04
    155a:	9d 81       	ldd	r25, Y+5	; 0x05
    155c:	81 34       	cpi	r24, 0x41	; 65
    155e:	91 05       	cpc	r25, r1
    1560:	71 f0       	breq	.+28     	; 0x157e <DIO_vconnectpullup+0x5a>
    1562:	bc c0       	rjmp	.+376    	; 0x16dc <DIO_vconnectpullup+0x1b8>
    1564:	2c 81       	ldd	r18, Y+4	; 0x04
    1566:	3d 81       	ldd	r19, Y+5	; 0x05
    1568:	23 34       	cpi	r18, 0x43	; 67
    156a:	31 05       	cpc	r19, r1
    156c:	09 f4       	brne	.+2      	; 0x1570 <DIO_vconnectpullup+0x4c>
    156e:	5f c0       	rjmp	.+190    	; 0x162e <DIO_vconnectpullup+0x10a>
    1570:	8c 81       	ldd	r24, Y+4	; 0x04
    1572:	9d 81       	ldd	r25, Y+5	; 0x05
    1574:	84 34       	cpi	r24, 0x44	; 68
    1576:	91 05       	cpc	r25, r1
    1578:	09 f4       	brne	.+2      	; 0x157c <DIO_vconnectpullup+0x58>
    157a:	85 c0       	rjmp	.+266    	; 0x1686 <DIO_vconnectpullup+0x162>
    157c:	af c0       	rjmp	.+350    	; 0x16dc <DIO_vconnectpullup+0x1b8>
   	{
   		case 'A':
   		if(connect_pullup==1)
    157e:	8b 81       	ldd	r24, Y+3	; 0x03
    1580:	81 30       	cpi	r24, 0x01	; 1
    1582:	a1 f4       	brne	.+40     	; 0x15ac <DIO_vconnectpullup+0x88>
   		{
   			SET_BIT(PORTA,pinnumber);
    1584:	ab e3       	ldi	r26, 0x3B	; 59
    1586:	b0 e0       	ldi	r27, 0x00	; 0
    1588:	eb e3       	ldi	r30, 0x3B	; 59
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	48 2f       	mov	r20, r24
    1590:	8a 81       	ldd	r24, Y+2	; 0x02
    1592:	28 2f       	mov	r18, r24
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	81 e0       	ldi	r24, 0x01	; 1
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	02 2e       	mov	r0, r18
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <DIO_vconnectpullup+0x7e>
    159e:	88 0f       	add	r24, r24
    15a0:	99 1f       	adc	r25, r25
    15a2:	0a 94       	dec	r0
    15a4:	e2 f7       	brpl	.-8      	; 0x159e <DIO_vconnectpullup+0x7a>
    15a6:	84 2b       	or	r24, r20
    15a8:	8c 93       	st	X, r24
    15aa:	98 c0       	rjmp	.+304    	; 0x16dc <DIO_vconnectpullup+0x1b8>
   		}
   		else
   		{
   			CLR_BIT(PORTA,pinnumber);
    15ac:	ab e3       	ldi	r26, 0x3B	; 59
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	eb e3       	ldi	r30, 0x3B	; 59
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	48 2f       	mov	r20, r24
    15b8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ba:	28 2f       	mov	r18, r24
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	81 e0       	ldi	r24, 0x01	; 1
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	02 2e       	mov	r0, r18
    15c4:	02 c0       	rjmp	.+4      	; 0x15ca <DIO_vconnectpullup+0xa6>
    15c6:	88 0f       	add	r24, r24
    15c8:	99 1f       	adc	r25, r25
    15ca:	0a 94       	dec	r0
    15cc:	e2 f7       	brpl	.-8      	; 0x15c6 <DIO_vconnectpullup+0xa2>
    15ce:	80 95       	com	r24
    15d0:	84 23       	and	r24, r20
    15d2:	8c 93       	st	X, r24
    15d4:	83 c0       	rjmp	.+262    	; 0x16dc <DIO_vconnectpullup+0x1b8>
   		}
   		break;
   		case 'B':
   		if(connect_pullup==1)
    15d6:	8b 81       	ldd	r24, Y+3	; 0x03
    15d8:	81 30       	cpi	r24, 0x01	; 1
    15da:	a1 f4       	brne	.+40     	; 0x1604 <DIO_vconnectpullup+0xe0>
   		{
   			SET_BIT(PORTB,pinnumber);
    15dc:	a8 e3       	ldi	r26, 0x38	; 56
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e8 e3       	ldi	r30, 0x38	; 56
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
    15e6:	48 2f       	mov	r20, r24
    15e8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ea:	28 2f       	mov	r18, r24
    15ec:	30 e0       	ldi	r19, 0x00	; 0
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	02 2e       	mov	r0, r18
    15f4:	02 c0       	rjmp	.+4      	; 0x15fa <DIO_vconnectpullup+0xd6>
    15f6:	88 0f       	add	r24, r24
    15f8:	99 1f       	adc	r25, r25
    15fa:	0a 94       	dec	r0
    15fc:	e2 f7       	brpl	.-8      	; 0x15f6 <DIO_vconnectpullup+0xd2>
    15fe:	84 2b       	or	r24, r20
    1600:	8c 93       	st	X, r24
    1602:	6c c0       	rjmp	.+216    	; 0x16dc <DIO_vconnectpullup+0x1b8>
   		}
   		else
   		{
   			CLR_BIT(PORTB,pinnumber);
    1604:	a8 e3       	ldi	r26, 0x38	; 56
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	e8 e3       	ldi	r30, 0x38	; 56
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	48 2f       	mov	r20, r24
    1610:	8a 81       	ldd	r24, Y+2	; 0x02
    1612:	28 2f       	mov	r18, r24
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	81 e0       	ldi	r24, 0x01	; 1
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	02 2e       	mov	r0, r18
    161c:	02 c0       	rjmp	.+4      	; 0x1622 <DIO_vconnectpullup+0xfe>
    161e:	88 0f       	add	r24, r24
    1620:	99 1f       	adc	r25, r25
    1622:	0a 94       	dec	r0
    1624:	e2 f7       	brpl	.-8      	; 0x161e <DIO_vconnectpullup+0xfa>
    1626:	80 95       	com	r24
    1628:	84 23       	and	r24, r20
    162a:	8c 93       	st	X, r24
    162c:	57 c0       	rjmp	.+174    	; 0x16dc <DIO_vconnectpullup+0x1b8>
   		}
   		break;
   		case 'C':
   		if(connect_pullup==1)
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	81 30       	cpi	r24, 0x01	; 1
    1632:	a1 f4       	brne	.+40     	; 0x165c <DIO_vconnectpullup+0x138>
   		{
   			SET_BIT(PORTC,pinnumber);
    1634:	a5 e3       	ldi	r26, 0x35	; 53
    1636:	b0 e0       	ldi	r27, 0x00	; 0
    1638:	e5 e3       	ldi	r30, 0x35	; 53
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	80 81       	ld	r24, Z
    163e:	48 2f       	mov	r20, r24
    1640:	8a 81       	ldd	r24, Y+2	; 0x02
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	81 e0       	ldi	r24, 0x01	; 1
    1648:	90 e0       	ldi	r25, 0x00	; 0
    164a:	02 2e       	mov	r0, r18
    164c:	02 c0       	rjmp	.+4      	; 0x1652 <DIO_vconnectpullup+0x12e>
    164e:	88 0f       	add	r24, r24
    1650:	99 1f       	adc	r25, r25
    1652:	0a 94       	dec	r0
    1654:	e2 f7       	brpl	.-8      	; 0x164e <DIO_vconnectpullup+0x12a>
    1656:	84 2b       	or	r24, r20
    1658:	8c 93       	st	X, r24
    165a:	40 c0       	rjmp	.+128    	; 0x16dc <DIO_vconnectpullup+0x1b8>

   		}
   		else
   		{
   			CLR_BIT(PORTC,pinnumber);
    165c:	a5 e3       	ldi	r26, 0x35	; 53
    165e:	b0 e0       	ldi	r27, 0x00	; 0
    1660:	e5 e3       	ldi	r30, 0x35	; 53
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	80 81       	ld	r24, Z
    1666:	48 2f       	mov	r20, r24
    1668:	8a 81       	ldd	r24, Y+2	; 0x02
    166a:	28 2f       	mov	r18, r24
    166c:	30 e0       	ldi	r19, 0x00	; 0
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	02 2e       	mov	r0, r18
    1674:	02 c0       	rjmp	.+4      	; 0x167a <DIO_vconnectpullup+0x156>
    1676:	88 0f       	add	r24, r24
    1678:	99 1f       	adc	r25, r25
    167a:	0a 94       	dec	r0
    167c:	e2 f7       	brpl	.-8      	; 0x1676 <DIO_vconnectpullup+0x152>
    167e:	80 95       	com	r24
    1680:	84 23       	and	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	2b c0       	rjmp	.+86     	; 0x16dc <DIO_vconnectpullup+0x1b8>
   		}
   		break;
   		case 'D':
   		if(connect_pullup==1)
    1686:	8b 81       	ldd	r24, Y+3	; 0x03
    1688:	81 30       	cpi	r24, 0x01	; 1
    168a:	a1 f4       	brne	.+40     	; 0x16b4 <DIO_vconnectpullup+0x190>
   		{
   			SET_BIT(PORTD,pinnumber);
    168c:	a2 e3       	ldi	r26, 0x32	; 50
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	e2 e3       	ldi	r30, 0x32	; 50
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	48 2f       	mov	r20, r24
    1698:	8a 81       	ldd	r24, Y+2	; 0x02
    169a:	28 2f       	mov	r18, r24
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	02 2e       	mov	r0, r18
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <DIO_vconnectpullup+0x186>
    16a6:	88 0f       	add	r24, r24
    16a8:	99 1f       	adc	r25, r25
    16aa:	0a 94       	dec	r0
    16ac:	e2 f7       	brpl	.-8      	; 0x16a6 <DIO_vconnectpullup+0x182>
    16ae:	84 2b       	or	r24, r20
    16b0:	8c 93       	st	X, r24
    16b2:	14 c0       	rjmp	.+40     	; 0x16dc <DIO_vconnectpullup+0x1b8>

   		}
   		else
   		{
   			CLR_BIT(PORTD,pinnumber);
    16b4:	a2 e3       	ldi	r26, 0x32	; 50
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	e2 e3       	ldi	r30, 0x32	; 50
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	48 2f       	mov	r20, r24
    16c0:	8a 81       	ldd	r24, Y+2	; 0x02
    16c2:	28 2f       	mov	r18, r24
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	81 e0       	ldi	r24, 0x01	; 1
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	02 2e       	mov	r0, r18
    16cc:	02 c0       	rjmp	.+4      	; 0x16d2 <DIO_vconnectpullup+0x1ae>
    16ce:	88 0f       	add	r24, r24
    16d0:	99 1f       	adc	r25, r25
    16d2:	0a 94       	dec	r0
    16d4:	e2 f7       	brpl	.-8      	; 0x16ce <DIO_vconnectpullup+0x1aa>
    16d6:	80 95       	com	r24
    16d8:	84 23       	and	r24, r20
    16da:	8c 93       	st	X, r24
   		}
   		break;

   	}
   }
    16dc:	0f 90       	pop	r0
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	cf 91       	pop	r28
    16e8:	df 91       	pop	r29
    16ea:	08 95       	ret

000016ec <ADC_init>:
#include <avr/io.h>



void ADC_init(void)
{
    16ec:	df 93       	push	r29
    16ee:	cf 93       	push	r28
    16f0:	cd b7       	in	r28, 0x3d	; 61
    16f2:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADMUX,REFS0);
    16f4:	a7 e2       	ldi	r26, 0x27	; 39
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	e7 e2       	ldi	r30, 0x27	; 39
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	80 64       	ori	r24, 0x40	; 64
    1700:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS1);
    1702:	a7 e2       	ldi	r26, 0x27	; 39
    1704:	b0 e0       	ldi	r27, 0x00	; 0
    1706:	e7 e2       	ldi	r30, 0x27	; 39
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	80 68       	ori	r24, 0x80	; 128
    170e:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADEN);
    1710:	a6 e2       	ldi	r26, 0x26	; 38
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	e6 e2       	ldi	r30, 0x26	; 38
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	80 68       	ori	r24, 0x80	; 128
    171c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS2);
    171e:	a6 e2       	ldi	r26, 0x26	; 38
    1720:	b0 e0       	ldi	r27, 0x00	; 0
    1722:	e6 e2       	ldi	r30, 0x26	; 38
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	84 60       	ori	r24, 0x04	; 4
    172a:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS1);
    172c:	a6 e2       	ldi	r26, 0x26	; 38
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	e6 e2       	ldi	r30, 0x26	; 38
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	82 60       	ori	r24, 0x02	; 2
    1738:	8c 93       	st	X, r24

}
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	08 95       	ret

00001740 <ADC_Read>:
unsigned short ADC_Read(void)
{
    1740:	df 93       	push	r29
    1742:	cf 93       	push	r28
    1744:	00 d0       	rcall	.+0      	; 0x1746 <ADC_Read+0x6>
    1746:	cd b7       	in	r28, 0x3d	; 61
    1748:	de b7       	in	r29, 0x3e	; 62
  unsigned short read_val;
  SET_BIT(ADCSRA,ADSC);
    174a:	a6 e2       	ldi	r26, 0x26	; 38
    174c:	b0 e0       	ldi	r27, 0x00	; 0
    174e:	e6 e2       	ldi	r30, 0x26	; 38
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	80 81       	ld	r24, Z
    1754:	80 64       	ori	r24, 0x40	; 64
    1756:	8c 93       	st	X, r24
  while( GET_BIT(ADCSRA,ADSC)==1);
    1758:	e6 e2       	ldi	r30, 0x26	; 38
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	88 2f       	mov	r24, r24
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	80 74       	andi	r24, 0x40	; 64
    1764:	90 70       	andi	r25, 0x00	; 0
    1766:	08 2e       	mov	r0, r24
    1768:	89 2f       	mov	r24, r25
    176a:	00 0c       	add	r0, r0
    176c:	88 1f       	adc	r24, r24
    176e:	99 0b       	sbc	r25, r25
    1770:	00 0c       	add	r0, r0
    1772:	88 1f       	adc	r24, r24
    1774:	99 1f       	adc	r25, r25
    1776:	81 30       	cpi	r24, 0x01	; 1
    1778:	91 05       	cpc	r25, r1
    177a:	71 f3       	breq	.-36     	; 0x1758 <ADC_Read+0x18>
  read_val=ADCL;
    177c:	e4 e2       	ldi	r30, 0x24	; 36
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	88 2f       	mov	r24, r24
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	9a 83       	std	Y+2, r25	; 0x02
    1788:	89 83       	std	Y+1, r24	; 0x01
  read_val |=ADCH<<8;
    178a:	e5 e2       	ldi	r30, 0x25	; 37
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	88 2f       	mov	r24, r24
    1792:	90 e0       	ldi	r25, 0x00	; 0
    1794:	98 2f       	mov	r25, r24
    1796:	88 27       	eor	r24, r24
    1798:	9c 01       	movw	r18, r24
    179a:	89 81       	ldd	r24, Y+1	; 0x01
    179c:	9a 81       	ldd	r25, Y+2	; 0x02
    179e:	82 2b       	or	r24, r18
    17a0:	93 2b       	or	r25, r19
    17a2:	9a 83       	std	Y+2, r25	; 0x02
    17a4:	89 83       	std	Y+1, r24	; 0x01
  return read_val;
    17a6:	89 81       	ldd	r24, Y+1	; 0x01
    17a8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    17aa:	0f 90       	pop	r0
    17ac:	0f 90       	pop	r0
    17ae:	cf 91       	pop	r28
    17b0:	df 91       	pop	r29
    17b2:	08 95       	ret

000017b4 <seven_seg_init>:
#include "../../lib/BIT_MATH.h"
#include<avr/io.h>
#include<util/delay.h>

void seven_seg_init(u8 port_name)
{
    17b4:	df 93       	push	r29
    17b6:	cf 93       	push	r28
    17b8:	0f 92       	push	r0
    17ba:	cd b7       	in	r28, 0x3d	; 61
    17bc:	de b7       	in	r29, 0x3e	; 62
    17be:	89 83       	std	Y+1, r24	; 0x01
	 DIO_vset_port_direction( port_name,0xff);
    17c0:	89 81       	ldd	r24, Y+1	; 0x01
    17c2:	6f ef       	ldi	r22, 0xFF	; 255
    17c4:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DIO_vset_port_direction>
}
    17c8:	0f 90       	pop	r0
    17ca:	cf 91       	pop	r28
    17cc:	df 91       	pop	r29
    17ce:	08 95       	ret

000017d0 <seven_seg_write>:

void seven_seg_write( u8  port_name , u8 value )
{
    17d0:	df 93       	push	r29
    17d2:	cf 93       	push	r28
    17d4:	cd b7       	in	r28, 0x3d	; 61
    17d6:	de b7       	in	r29, 0x3e	; 62
    17d8:	61 97       	sbiw	r28, 0x11	; 17
    17da:	0f b6       	in	r0, 0x3f	; 63
    17dc:	f8 94       	cli
    17de:	de bf       	out	0x3e, r29	; 62
    17e0:	0f be       	out	0x3f, r0	; 63
    17e2:	cd bf       	out	0x3d, r28	; 61
    17e4:	8b 87       	std	Y+11, r24	; 0x0b
    17e6:	6c 87       	std	Y+12, r22	; 0x0c
	unsigned char arr[]={ 0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x07,0x7f,0x6f};
    17e8:	ce 01       	movw	r24, r28
    17ea:	01 96       	adiw	r24, 0x01	; 1
    17ec:	9e 87       	std	Y+14, r25	; 0x0e
    17ee:	8d 87       	std	Y+13, r24	; 0x0d
    17f0:	e8 e6       	ldi	r30, 0x68	; 104
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	f8 8b       	std	Y+16, r31	; 0x10
    17f6:	ef 87       	std	Y+15, r30	; 0x0f
    17f8:	fa e0       	ldi	r31, 0x0A	; 10
    17fa:	f9 8b       	std	Y+17, r31	; 0x11
    17fc:	ef 85       	ldd	r30, Y+15	; 0x0f
    17fe:	f8 89       	ldd	r31, Y+16	; 0x10
    1800:	00 80       	ld	r0, Z
    1802:	8f 85       	ldd	r24, Y+15	; 0x0f
    1804:	98 89       	ldd	r25, Y+16	; 0x10
    1806:	01 96       	adiw	r24, 0x01	; 1
    1808:	98 8b       	std	Y+16, r25	; 0x10
    180a:	8f 87       	std	Y+15, r24	; 0x0f
    180c:	ed 85       	ldd	r30, Y+13	; 0x0d
    180e:	fe 85       	ldd	r31, Y+14	; 0x0e
    1810:	00 82       	st	Z, r0
    1812:	8d 85       	ldd	r24, Y+13	; 0x0d
    1814:	9e 85       	ldd	r25, Y+14	; 0x0e
    1816:	01 96       	adiw	r24, 0x01	; 1
    1818:	9e 87       	std	Y+14, r25	; 0x0e
    181a:	8d 87       	std	Y+13, r24	; 0x0d
    181c:	99 89       	ldd	r25, Y+17	; 0x11
    181e:	91 50       	subi	r25, 0x01	; 1
    1820:	99 8b       	std	Y+17, r25	; 0x11
    1822:	e9 89       	ldd	r30, Y+17	; 0x11
    1824:	ee 23       	and	r30, r30
    1826:	51 f7       	brne	.-44     	; 0x17fc <seven_seg_write+0x2c>

	 DIO_vwrite_port(port_name,arr[value]);
    1828:	8c 85       	ldd	r24, Y+12	; 0x0c
    182a:	28 2f       	mov	r18, r24
    182c:	30 e0       	ldi	r19, 0x00	; 0
    182e:	ce 01       	movw	r24, r28
    1830:	01 96       	adiw	r24, 0x01	; 1
    1832:	fc 01       	movw	r30, r24
    1834:	e2 0f       	add	r30, r18
    1836:	f3 1f       	adc	r31, r19
    1838:	90 81       	ld	r25, Z
    183a:	8b 85       	ldd	r24, Y+11	; 0x0b
    183c:	69 2f       	mov	r22, r25
    183e:	0e 94 2a 09 	call	0x1254	; 0x1254 <DIO_vwrite_port>
}
    1842:	61 96       	adiw	r28, 0x11	; 17
    1844:	0f b6       	in	r0, 0x3f	; 63
    1846:	f8 94       	cli
    1848:	de bf       	out	0x3e, r29	; 62
    184a:	0f be       	out	0x3f, r0	; 63
    184c:	cd bf       	out	0x3d, r28	; 61
    184e:	cf 91       	pop	r28
    1850:	df 91       	pop	r29
    1852:	08 95       	ret

00001854 <perform_operation>:

unsigned char perform_operation(unsigned char operand1,unsigned char operand2,unsigned char opcode )
{
    1854:	df 93       	push	r29
    1856:	cf 93       	push	r28
    1858:	00 d0       	rcall	.+0      	; 0x185a <perform_operation+0x6>
    185a:	00 d0       	rcall	.+0      	; 0x185c <perform_operation+0x8>
    185c:	00 d0       	rcall	.+0      	; 0x185e <perform_operation+0xa>
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
    1862:	8a 83       	std	Y+2, r24	; 0x02
    1864:	6b 83       	std	Y+3, r22	; 0x03
    1866:	4c 83       	std	Y+4, r20	; 0x04
	unsigned char result=0;
    1868:	19 82       	std	Y+1, r1	; 0x01
	switch(opcode)
    186a:	8c 81       	ldd	r24, Y+4	; 0x04
    186c:	28 2f       	mov	r18, r24
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	3e 83       	std	Y+6, r19	; 0x06
    1872:	2d 83       	std	Y+5, r18	; 0x05
    1874:	8d 81       	ldd	r24, Y+5	; 0x05
    1876:	9e 81       	ldd	r25, Y+6	; 0x06
    1878:	81 30       	cpi	r24, 0x01	; 1
    187a:	91 05       	cpc	r25, r1
    187c:	d1 f0       	breq	.+52     	; 0x18b2 <perform_operation+0x5e>
    187e:	2d 81       	ldd	r18, Y+5	; 0x05
    1880:	3e 81       	ldd	r19, Y+6	; 0x06
    1882:	22 30       	cpi	r18, 0x02	; 2
    1884:	31 05       	cpc	r19, r1
    1886:	2c f4       	brge	.+10     	; 0x1892 <perform_operation+0x3e>
    1888:	8d 81       	ldd	r24, Y+5	; 0x05
    188a:	9e 81       	ldd	r25, Y+6	; 0x06
    188c:	00 97       	sbiw	r24, 0x00	; 0
    188e:	61 f0       	breq	.+24     	; 0x18a8 <perform_operation+0x54>
    1890:	28 c0       	rjmp	.+80     	; 0x18e2 <perform_operation+0x8e>
    1892:	2d 81       	ldd	r18, Y+5	; 0x05
    1894:	3e 81       	ldd	r19, Y+6	; 0x06
    1896:	22 30       	cpi	r18, 0x02	; 2
    1898:	31 05       	cpc	r19, r1
    189a:	81 f0       	breq	.+32     	; 0x18bc <perform_operation+0x68>
    189c:	8d 81       	ldd	r24, Y+5	; 0x05
    189e:	9e 81       	ldd	r25, Y+6	; 0x06
    18a0:	83 30       	cpi	r24, 0x03	; 3
    18a2:	91 05       	cpc	r25, r1
    18a4:	91 f0       	breq	.+36     	; 0x18ca <perform_operation+0x76>
    18a6:	1d c0       	rjmp	.+58     	; 0x18e2 <perform_operation+0x8e>
			{
			  case 0:
				  result=operand1+operand2;
    18a8:	8a 81       	ldd	r24, Y+2	; 0x02
    18aa:	9b 81       	ldd	r25, Y+3	; 0x03
    18ac:	89 0f       	add	r24, r25
    18ae:	89 83       	std	Y+1, r24	; 0x01
    18b0:	19 c0       	rjmp	.+50     	; 0x18e4 <perform_operation+0x90>
				  break;

			  case 1:
			  	 result=operand1-operand2;
    18b2:	8a 81       	ldd	r24, Y+2	; 0x02
    18b4:	9b 81       	ldd	r25, Y+3	; 0x03
    18b6:	89 1b       	sub	r24, r25
    18b8:	89 83       	std	Y+1, r24	; 0x01
    18ba:	14 c0       	rjmp	.+40     	; 0x18e4 <perform_operation+0x90>
			  	 break;
			  case 2:
			 	 result=operand1*operand2;
    18bc:	8a 81       	ldd	r24, Y+2	; 0x02
    18be:	9b 81       	ldd	r25, Y+3	; 0x03
    18c0:	89 9f       	mul	r24, r25
    18c2:	80 2d       	mov	r24, r0
    18c4:	11 24       	eor	r1, r1
    18c6:	89 83       	std	Y+1, r24	; 0x01
    18c8:	0d c0       	rjmp	.+26     	; 0x18e4 <perform_operation+0x90>
			 	 break;
			  case 3:
				  if(operand2!=0)
    18ca:	8b 81       	ldd	r24, Y+3	; 0x03
    18cc:	88 23       	and	r24, r24
    18ce:	39 f0       	breq	.+14     	; 0x18de <perform_operation+0x8a>
				  {
			 	 result=operand1/operand2;
    18d0:	8a 81       	ldd	r24, Y+2	; 0x02
    18d2:	9b 81       	ldd	r25, Y+3	; 0x03
    18d4:	69 2f       	mov	r22, r25
    18d6:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <__udivmodqi4>
    18da:	89 83       	std	Y+1, r24	; 0x01
    18dc:	03 c0       	rjmp	.+6      	; 0x18e4 <perform_operation+0x90>
				  }
				  else
				  {
					result=0;
    18de:	19 82       	std	Y+1, r1	; 0x01
    18e0:	01 c0       	rjmp	.+2      	; 0x18e4 <perform_operation+0x90>
				  }
			 		  	 break;
			  default:
				  result=0;
    18e2:	19 82       	std	Y+1, r1	; 0x01
				  break;
			}
	return result;
    18e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    18e6:	26 96       	adiw	r28, 0x06	; 6
    18e8:	0f b6       	in	r0, 0x3f	; 63
    18ea:	f8 94       	cli
    18ec:	de bf       	out	0x3e, r29	; 62
    18ee:	0f be       	out	0x3f, r0	; 63
    18f0:	cd bf       	out	0x3d, r28	; 61
    18f2:	cf 91       	pop	r28
    18f4:	df 91       	pop	r29
    18f6:	08 95       	ret

000018f8 <display_two_digit>:
void display_two_digit(unsigned char portname1,unsigned char portname2, unsigned char num)
{
    18f8:	df 93       	push	r29
    18fa:	cf 93       	push	r28
    18fc:	cd b7       	in	r28, 0x3d	; 61
    18fe:	de b7       	in	r29, 0x3e	; 62
    1900:	a1 97       	sbiw	r28, 0x21	; 33
    1902:	0f b6       	in	r0, 0x3f	; 63
    1904:	f8 94       	cli
    1906:	de bf       	out	0x3e, r29	; 62
    1908:	0f be       	out	0x3f, r0	; 63
    190a:	cd bf       	out	0x3d, r28	; 61
    190c:	8f 8f       	std	Y+31, r24	; 0x1f
    190e:	68 a3       	std	Y+32, r22	; 0x20
    1910:	49 a3       	std	Y+33, r20	; 0x21
	unsigned char first_num=num%10;
    1912:	89 a1       	ldd	r24, Y+33	; 0x21
    1914:	9a e0       	ldi	r25, 0x0A	; 10
    1916:	69 2f       	mov	r22, r25
    1918:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <__udivmodqi4>
    191c:	89 2f       	mov	r24, r25
    191e:	8e 8f       	std	Y+30, r24	; 0x1e
	unsigned char second_num=num/10;
    1920:	89 a1       	ldd	r24, Y+33	; 0x21
    1922:	9a e0       	ldi	r25, 0x0A	; 10
    1924:	69 2f       	mov	r22, r25
    1926:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <__udivmodqi4>
    192a:	8d 8f       	std	Y+29, r24	; 0x1d
	 seven_seg_write(portname1,first_num);
    192c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    192e:	6e 8d       	ldd	r22, Y+30	; 0x1e
    1930:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <seven_seg_write>
    1934:	80 e0       	ldi	r24, 0x00	; 0
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	aa ef       	ldi	r26, 0xFA	; 250
    193a:	b3 e4       	ldi	r27, 0x43	; 67
    193c:	89 8f       	std	Y+25, r24	; 0x19
    193e:	9a 8f       	std	Y+26, r25	; 0x1a
    1940:	ab 8f       	std	Y+27, r26	; 0x1b
    1942:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1944:	69 8d       	ldd	r22, Y+25	; 0x19
    1946:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1948:	8b 8d       	ldd	r24, Y+27	; 0x1b
    194a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    194c:	20 e0       	ldi	r18, 0x00	; 0
    194e:	30 e0       	ldi	r19, 0x00	; 0
    1950:	4a ef       	ldi	r20, 0xFA	; 250
    1952:	54 e4       	ldi	r21, 0x44	; 68
    1954:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1958:	dc 01       	movw	r26, r24
    195a:	cb 01       	movw	r24, r22
    195c:	8d 8b       	std	Y+21, r24	; 0x15
    195e:	9e 8b       	std	Y+22, r25	; 0x16
    1960:	af 8b       	std	Y+23, r26	; 0x17
    1962:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1964:	6d 89       	ldd	r22, Y+21	; 0x15
    1966:	7e 89       	ldd	r23, Y+22	; 0x16
    1968:	8f 89       	ldd	r24, Y+23	; 0x17
    196a:	98 8d       	ldd	r25, Y+24	; 0x18
    196c:	20 e0       	ldi	r18, 0x00	; 0
    196e:	30 e0       	ldi	r19, 0x00	; 0
    1970:	40 e8       	ldi	r20, 0x80	; 128
    1972:	5f e3       	ldi	r21, 0x3F	; 63
    1974:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1978:	88 23       	and	r24, r24
    197a:	2c f4       	brge	.+10     	; 0x1986 <display_two_digit+0x8e>
		__ticks = 1;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	9c 8b       	std	Y+20, r25	; 0x14
    1982:	8b 8b       	std	Y+19, r24	; 0x13
    1984:	3f c0       	rjmp	.+126    	; 0x1a04 <display_two_digit+0x10c>
	else if (__tmp > 65535)
    1986:	6d 89       	ldd	r22, Y+21	; 0x15
    1988:	7e 89       	ldd	r23, Y+22	; 0x16
    198a:	8f 89       	ldd	r24, Y+23	; 0x17
    198c:	98 8d       	ldd	r25, Y+24	; 0x18
    198e:	20 e0       	ldi	r18, 0x00	; 0
    1990:	3f ef       	ldi	r19, 0xFF	; 255
    1992:	4f e7       	ldi	r20, 0x7F	; 127
    1994:	57 e4       	ldi	r21, 0x47	; 71
    1996:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    199a:	18 16       	cp	r1, r24
    199c:	4c f5       	brge	.+82     	; 0x19f0 <display_two_digit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    199e:	69 8d       	ldd	r22, Y+25	; 0x19
    19a0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19a2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19a6:	20 e0       	ldi	r18, 0x00	; 0
    19a8:	30 e0       	ldi	r19, 0x00	; 0
    19aa:	40 e2       	ldi	r20, 0x20	; 32
    19ac:	51 e4       	ldi	r21, 0x41	; 65
    19ae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19b2:	dc 01       	movw	r26, r24
    19b4:	cb 01       	movw	r24, r22
    19b6:	bc 01       	movw	r22, r24
    19b8:	cd 01       	movw	r24, r26
    19ba:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19be:	dc 01       	movw	r26, r24
    19c0:	cb 01       	movw	r24, r22
    19c2:	9c 8b       	std	Y+20, r25	; 0x14
    19c4:	8b 8b       	std	Y+19, r24	; 0x13
    19c6:	0f c0       	rjmp	.+30     	; 0x19e6 <display_two_digit+0xee>
    19c8:	88 ec       	ldi	r24, 0xC8	; 200
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	9a 8b       	std	Y+18, r25	; 0x12
    19ce:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    19d0:	89 89       	ldd	r24, Y+17	; 0x11
    19d2:	9a 89       	ldd	r25, Y+18	; 0x12
    19d4:	01 97       	sbiw	r24, 0x01	; 1
    19d6:	f1 f7       	brne	.-4      	; 0x19d4 <display_two_digit+0xdc>
    19d8:	9a 8b       	std	Y+18, r25	; 0x12
    19da:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19dc:	8b 89       	ldd	r24, Y+19	; 0x13
    19de:	9c 89       	ldd	r25, Y+20	; 0x14
    19e0:	01 97       	sbiw	r24, 0x01	; 1
    19e2:	9c 8b       	std	Y+20, r25	; 0x14
    19e4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19e6:	8b 89       	ldd	r24, Y+19	; 0x13
    19e8:	9c 89       	ldd	r25, Y+20	; 0x14
    19ea:	00 97       	sbiw	r24, 0x00	; 0
    19ec:	69 f7       	brne	.-38     	; 0x19c8 <display_two_digit+0xd0>
    19ee:	14 c0       	rjmp	.+40     	; 0x1a18 <display_two_digit+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19f0:	6d 89       	ldd	r22, Y+21	; 0x15
    19f2:	7e 89       	ldd	r23, Y+22	; 0x16
    19f4:	8f 89       	ldd	r24, Y+23	; 0x17
    19f6:	98 8d       	ldd	r25, Y+24	; 0x18
    19f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19fc:	dc 01       	movw	r26, r24
    19fe:	cb 01       	movw	r24, r22
    1a00:	9c 8b       	std	Y+20, r25	; 0x14
    1a02:	8b 8b       	std	Y+19, r24	; 0x13
    1a04:	8b 89       	ldd	r24, Y+19	; 0x13
    1a06:	9c 89       	ldd	r25, Y+20	; 0x14
    1a08:	98 8b       	std	Y+16, r25	; 0x10
    1a0a:	8f 87       	std	Y+15, r24	; 0x0f
    1a0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a0e:	98 89       	ldd	r25, Y+16	; 0x10
    1a10:	01 97       	sbiw	r24, 0x01	; 1
    1a12:	f1 f7       	brne	.-4      	; 0x1a10 <display_two_digit+0x118>
    1a14:	98 8b       	std	Y+16, r25	; 0x10
    1a16:	8f 87       	std	Y+15, r24	; 0x0f
	 _delay_ms(500);
	 seven_seg_write(portname2,second_num);
    1a18:	88 a1       	ldd	r24, Y+32	; 0x20
    1a1a:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a1c:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <seven_seg_write>
    1a20:	80 e0       	ldi	r24, 0x00	; 0
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	aa ef       	ldi	r26, 0xFA	; 250
    1a26:	b3 e4       	ldi	r27, 0x43	; 67
    1a28:	8b 87       	std	Y+11, r24	; 0x0b
    1a2a:	9c 87       	std	Y+12, r25	; 0x0c
    1a2c:	ad 87       	std	Y+13, r26	; 0x0d
    1a2e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a30:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a32:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a34:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a36:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	4a ef       	ldi	r20, 0xFA	; 250
    1a3e:	54 e4       	ldi	r21, 0x44	; 68
    1a40:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a44:	dc 01       	movw	r26, r24
    1a46:	cb 01       	movw	r24, r22
    1a48:	8f 83       	std	Y+7, r24	; 0x07
    1a4a:	98 87       	std	Y+8, r25	; 0x08
    1a4c:	a9 87       	std	Y+9, r26	; 0x09
    1a4e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a50:	6f 81       	ldd	r22, Y+7	; 0x07
    1a52:	78 85       	ldd	r23, Y+8	; 0x08
    1a54:	89 85       	ldd	r24, Y+9	; 0x09
    1a56:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a58:	20 e0       	ldi	r18, 0x00	; 0
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	40 e8       	ldi	r20, 0x80	; 128
    1a5e:	5f e3       	ldi	r21, 0x3F	; 63
    1a60:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a64:	88 23       	and	r24, r24
    1a66:	2c f4       	brge	.+10     	; 0x1a72 <display_two_digit+0x17a>
		__ticks = 1;
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	9e 83       	std	Y+6, r25	; 0x06
    1a6e:	8d 83       	std	Y+5, r24	; 0x05
    1a70:	3f c0       	rjmp	.+126    	; 0x1af0 <display_two_digit+0x1f8>
	else if (__tmp > 65535)
    1a72:	6f 81       	ldd	r22, Y+7	; 0x07
    1a74:	78 85       	ldd	r23, Y+8	; 0x08
    1a76:	89 85       	ldd	r24, Y+9	; 0x09
    1a78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a7a:	20 e0       	ldi	r18, 0x00	; 0
    1a7c:	3f ef       	ldi	r19, 0xFF	; 255
    1a7e:	4f e7       	ldi	r20, 0x7F	; 127
    1a80:	57 e4       	ldi	r21, 0x47	; 71
    1a82:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1a86:	18 16       	cp	r1, r24
    1a88:	4c f5       	brge	.+82     	; 0x1adc <display_two_digit+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a8a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a8c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a8e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a90:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a92:	20 e0       	ldi	r18, 0x00	; 0
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	40 e2       	ldi	r20, 0x20	; 32
    1a98:	51 e4       	ldi	r21, 0x41	; 65
    1a9a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a9e:	dc 01       	movw	r26, r24
    1aa0:	cb 01       	movw	r24, r22
    1aa2:	bc 01       	movw	r22, r24
    1aa4:	cd 01       	movw	r24, r26
    1aa6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1aaa:	dc 01       	movw	r26, r24
    1aac:	cb 01       	movw	r24, r22
    1aae:	9e 83       	std	Y+6, r25	; 0x06
    1ab0:	8d 83       	std	Y+5, r24	; 0x05
    1ab2:	0f c0       	rjmp	.+30     	; 0x1ad2 <display_two_digit+0x1da>
    1ab4:	88 ec       	ldi	r24, 0xC8	; 200
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	9c 83       	std	Y+4, r25	; 0x04
    1aba:	8b 83       	std	Y+3, r24	; 0x03
    1abc:	8b 81       	ldd	r24, Y+3	; 0x03
    1abe:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac0:	01 97       	sbiw	r24, 0x01	; 1
    1ac2:	f1 f7       	brne	.-4      	; 0x1ac0 <display_two_digit+0x1c8>
    1ac4:	9c 83       	std	Y+4, r25	; 0x04
    1ac6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ac8:	8d 81       	ldd	r24, Y+5	; 0x05
    1aca:	9e 81       	ldd	r25, Y+6	; 0x06
    1acc:	01 97       	sbiw	r24, 0x01	; 1
    1ace:	9e 83       	std	Y+6, r25	; 0x06
    1ad0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ad2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ad4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ad6:	00 97       	sbiw	r24, 0x00	; 0
    1ad8:	69 f7       	brne	.-38     	; 0x1ab4 <display_two_digit+0x1bc>
    1ada:	14 c0       	rjmp	.+40     	; 0x1b04 <display_two_digit+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1adc:	6f 81       	ldd	r22, Y+7	; 0x07
    1ade:	78 85       	ldd	r23, Y+8	; 0x08
    1ae0:	89 85       	ldd	r24, Y+9	; 0x09
    1ae2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ae8:	dc 01       	movw	r26, r24
    1aea:	cb 01       	movw	r24, r22
    1aec:	9e 83       	std	Y+6, r25	; 0x06
    1aee:	8d 83       	std	Y+5, r24	; 0x05
    1af0:	8d 81       	ldd	r24, Y+5	; 0x05
    1af2:	9e 81       	ldd	r25, Y+6	; 0x06
    1af4:	9a 83       	std	Y+2, r25	; 0x02
    1af6:	89 83       	std	Y+1, r24	; 0x01
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	9a 81       	ldd	r25, Y+2	; 0x02
    1afc:	01 97       	sbiw	r24, 0x01	; 1
    1afe:	f1 f7       	brne	.-4      	; 0x1afc <display_two_digit+0x204>
    1b00:	9a 83       	std	Y+2, r25	; 0x02
    1b02:	89 83       	std	Y+1, r24	; 0x01
	 _delay_ms(500);


}
    1b04:	a1 96       	adiw	r28, 0x21	; 33
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	f8 94       	cli
    1b0a:	de bf       	out	0x3e, r29	; 62
    1b0c:	0f be       	out	0x3f, r0	; 63
    1b0e:	cd bf       	out	0x3d, r28	; 61
    1b10:	cf 91       	pop	r28
    1b12:	df 91       	pop	r29
    1b14:	08 95       	ret

00001b16 <LED_vinit>:
#include"../../lib/BIT_MATH.h"
#include"../../MCAL/DIO/DIO_interface.h"


void LED_vinit(u8 port_name,u8 pin_num)
{
    1b16:	df 93       	push	r29
    1b18:	cf 93       	push	r28
    1b1a:	00 d0       	rcall	.+0      	; 0x1b1c <LED_vinit+0x6>
    1b1c:	cd b7       	in	r28, 0x3d	; 61
    1b1e:	de b7       	in	r29, 0x3e	; 62
    1b20:	89 83       	std	Y+1, r24	; 0x01
    1b22:	6a 83       	std	Y+2, r22	; 0x02
	DIO_vsetpindirection ( port_name ,  pin_num, 1);
    1b24:	89 81       	ldd	r24, Y+1	; 0x01
    1b26:	6a 81       	ldd	r22, Y+2	; 0x02
    1b28:	41 e0       	ldi	r20, 0x01	; 1
    1b2a:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
}
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	cf 91       	pop	r28
    1b34:	df 91       	pop	r29
    1b36:	08 95       	ret

00001b38 <LED_vturn_on>:
void LED_vturn_on(u8 port_name,u8 pin_num)
{
    1b38:	df 93       	push	r29
    1b3a:	cf 93       	push	r28
    1b3c:	00 d0       	rcall	.+0      	; 0x1b3e <LED_vturn_on+0x6>
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
    1b42:	89 83       	std	Y+1, r24	; 0x01
    1b44:	6a 83       	std	Y+2, r22	; 0x02
	 DIO_vwritepin( port_name ,  pin_num, 1);
    1b46:	89 81       	ldd	r24, Y+1	; 0x01
    1b48:	6a 81       	ldd	r22, Y+2	; 0x02
    1b4a:	41 e0       	ldi	r20, 0x01	; 1
    1b4c:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
}
    1b50:	0f 90       	pop	r0
    1b52:	0f 90       	pop	r0
    1b54:	cf 91       	pop	r28
    1b56:	df 91       	pop	r29
    1b58:	08 95       	ret

00001b5a <LED_vturn_off>:
void LED_vturn_off(u8 port_name,u8 pin_num)
{
    1b5a:	df 93       	push	r29
    1b5c:	cf 93       	push	r28
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <LED_vturn_off+0x6>
    1b60:	cd b7       	in	r28, 0x3d	; 61
    1b62:	de b7       	in	r29, 0x3e	; 62
    1b64:	89 83       	std	Y+1, r24	; 0x01
    1b66:	6a 83       	std	Y+2, r22	; 0x02
	 DIO_vwritepin(port_name ,  pin_num, 0);
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	6a 81       	ldd	r22, Y+2	; 0x02
    1b6c:	40 e0       	ldi	r20, 0x00	; 0
    1b6e:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
}
    1b72:	0f 90       	pop	r0
    1b74:	0f 90       	pop	r0
    1b76:	cf 91       	pop	r28
    1b78:	df 91       	pop	r29
    1b7a:	08 95       	ret

00001b7c <LED_vturn_tog>:
void LED_vturn_tog(u8 port_name,u8 pin_num)
{
    1b7c:	df 93       	push	r29
    1b7e:	cf 93       	push	r28
    1b80:	00 d0       	rcall	.+0      	; 0x1b82 <LED_vturn_tog+0x6>
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	89 83       	std	Y+1, r24	; 0x01
    1b88:	6a 83       	std	Y+2, r22	; 0x02
	DIO_vtogglepin( port_name , pin_num );
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
    1b8c:	6a 81       	ldd	r22, Y+2	; 0x02
    1b8e:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <DIO_vtogglepin>
}
    1b92:	0f 90       	pop	r0
    1b94:	0f 90       	pop	r0
    1b96:	cf 91       	pop	r28
    1b98:	df 91       	pop	r29
    1b9a:	08 95       	ret

00001b9c <lcd_init>:
#include <util/delay.h>



void lcd_init(void)
{
    1b9c:	0f 93       	push	r16
    1b9e:	1f 93       	push	r17
    1ba0:	df 93       	push	r29
    1ba2:	cf 93       	push	r28
    1ba4:	cd b7       	in	r28, 0x3d	; 61
    1ba6:	de b7       	in	r29, 0x3e	; 62
    1ba8:	c6 54       	subi	r28, 0x46	; 70
    1baa:	d0 40       	sbci	r29, 0x00	; 0
    1bac:	0f b6       	in	r0, 0x3f	; 63
    1bae:	f8 94       	cli
    1bb0:	de bf       	out	0x3e, r29	; 62
    1bb2:	0f be       	out	0x3f, r0	; 63
    1bb4:	cd bf       	out	0x3d, r28	; 61
		_delay_ms(10);
		lcd_send_cmd(ENTRY_MODE);
		_delay_ms(1);

#elif defined four_bits_mode
		DIO_vsetpindirection('D',4,1);
    1bb6:	84 e4       	ldi	r24, 0x44	; 68
    1bb8:	64 e0       	ldi	r22, 0x04	; 4
    1bba:	41 e0       	ldi	r20, 0x01	; 1
    1bbc:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',5,1);
    1bc0:	84 e4       	ldi	r24, 0x44	; 68
    1bc2:	65 e0       	ldi	r22, 0x05	; 5
    1bc4:	41 e0       	ldi	r20, 0x01	; 1
    1bc6:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',6,1);
    1bca:	84 e4       	ldi	r24, 0x44	; 68
    1bcc:	66 e0       	ldi	r22, 0x06	; 6
    1bce:	41 e0       	ldi	r20, 0x01	; 1
    1bd0:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',7,1);
    1bd4:	84 e4       	ldi	r24, 0x44	; 68
    1bd6:	67 e0       	ldi	r22, 0x07	; 7
    1bd8:	41 e0       	ldi	r20, 0x01	; 1
    1bda:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',EN,1);
    1bde:	84 e4       	ldi	r24, 0x44	; 68
    1be0:	60 e0       	ldi	r22, 0x00	; 0
    1be2:	41 e0       	ldi	r20, 0x01	; 1
    1be4:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',RW,1);
    1be8:	84 e4       	ldi	r24, 0x44	; 68
    1bea:	62 e0       	ldi	r22, 0x02	; 2
    1bec:	41 e0       	ldi	r20, 0x01	; 1
    1bee:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vsetpindirection('D',RS,1);
    1bf2:	84 e4       	ldi	r24, 0x44	; 68
    1bf4:	61 e0       	ldi	r22, 0x01	; 1
    1bf6:	41 e0       	ldi	r20, 0x01	; 1
    1bf8:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
		DIO_vwritepin('D',RW,0);
    1bfc:	84 e4       	ldi	r24, 0x44	; 68
    1bfe:	62 e0       	ldi	r22, 0x02	; 2
    1c00:	40 e0       	ldi	r20, 0x00	; 0
    1c02:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
		lcd_send_cmd(RETURN_HOME);
    1c06:	82 e0       	ldi	r24, 0x02	; 2
    1c08:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    1c0c:	fe 01       	movw	r30, r28
    1c0e:	ed 5b       	subi	r30, 0xBD	; 189
    1c10:	ff 4f       	sbci	r31, 0xFF	; 255
    1c12:	80 e0       	ldi	r24, 0x00	; 0
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	a0 e2       	ldi	r26, 0x20	; 32
    1c18:	b1 e4       	ldi	r27, 0x41	; 65
    1c1a:	80 83       	st	Z, r24
    1c1c:	91 83       	std	Z+1, r25	; 0x01
    1c1e:	a2 83       	std	Z+2, r26	; 0x02
    1c20:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c22:	8e 01       	movw	r16, r28
    1c24:	01 5c       	subi	r16, 0xC1	; 193
    1c26:	1f 4f       	sbci	r17, 0xFF	; 255
    1c28:	fe 01       	movw	r30, r28
    1c2a:	ed 5b       	subi	r30, 0xBD	; 189
    1c2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c2e:	60 81       	ld	r22, Z
    1c30:	71 81       	ldd	r23, Z+1	; 0x01
    1c32:	82 81       	ldd	r24, Z+2	; 0x02
    1c34:	93 81       	ldd	r25, Z+3	; 0x03
    1c36:	20 e0       	ldi	r18, 0x00	; 0
    1c38:	30 e0       	ldi	r19, 0x00	; 0
    1c3a:	4a ef       	ldi	r20, 0xFA	; 250
    1c3c:	54 e4       	ldi	r21, 0x44	; 68
    1c3e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c42:	dc 01       	movw	r26, r24
    1c44:	cb 01       	movw	r24, r22
    1c46:	f8 01       	movw	r30, r16
    1c48:	80 83       	st	Z, r24
    1c4a:	91 83       	std	Z+1, r25	; 0x01
    1c4c:	a2 83       	std	Z+2, r26	; 0x02
    1c4e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1c50:	fe 01       	movw	r30, r28
    1c52:	ff 96       	adiw	r30, 0x3f	; 63
    1c54:	60 81       	ld	r22, Z
    1c56:	71 81       	ldd	r23, Z+1	; 0x01
    1c58:	82 81       	ldd	r24, Z+2	; 0x02
    1c5a:	93 81       	ldd	r25, Z+3	; 0x03
    1c5c:	20 e0       	ldi	r18, 0x00	; 0
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	40 e8       	ldi	r20, 0x80	; 128
    1c62:	5f e3       	ldi	r21, 0x3F	; 63
    1c64:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c68:	88 23       	and	r24, r24
    1c6a:	2c f4       	brge	.+10     	; 0x1c76 <lcd_init+0xda>
		__ticks = 1;
    1c6c:	81 e0       	ldi	r24, 0x01	; 1
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	9e af       	std	Y+62, r25	; 0x3e
    1c72:	8d af       	std	Y+61, r24	; 0x3d
    1c74:	46 c0       	rjmp	.+140    	; 0x1d02 <lcd_init+0x166>
	else if (__tmp > 65535)
    1c76:	fe 01       	movw	r30, r28
    1c78:	ff 96       	adiw	r30, 0x3f	; 63
    1c7a:	60 81       	ld	r22, Z
    1c7c:	71 81       	ldd	r23, Z+1	; 0x01
    1c7e:	82 81       	ldd	r24, Z+2	; 0x02
    1c80:	93 81       	ldd	r25, Z+3	; 0x03
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	3f ef       	ldi	r19, 0xFF	; 255
    1c86:	4f e7       	ldi	r20, 0x7F	; 127
    1c88:	57 e4       	ldi	r21, 0x47	; 71
    1c8a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c8e:	18 16       	cp	r1, r24
    1c90:	64 f5       	brge	.+88     	; 0x1cea <lcd_init+0x14e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c92:	fe 01       	movw	r30, r28
    1c94:	ed 5b       	subi	r30, 0xBD	; 189
    1c96:	ff 4f       	sbci	r31, 0xFF	; 255
    1c98:	60 81       	ld	r22, Z
    1c9a:	71 81       	ldd	r23, Z+1	; 0x01
    1c9c:	82 81       	ldd	r24, Z+2	; 0x02
    1c9e:	93 81       	ldd	r25, Z+3	; 0x03
    1ca0:	20 e0       	ldi	r18, 0x00	; 0
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	40 e2       	ldi	r20, 0x20	; 32
    1ca6:	51 e4       	ldi	r21, 0x41	; 65
    1ca8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cac:	dc 01       	movw	r26, r24
    1cae:	cb 01       	movw	r24, r22
    1cb0:	bc 01       	movw	r22, r24
    1cb2:	cd 01       	movw	r24, r26
    1cb4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cb8:	dc 01       	movw	r26, r24
    1cba:	cb 01       	movw	r24, r22
    1cbc:	9e af       	std	Y+62, r25	; 0x3e
    1cbe:	8d af       	std	Y+61, r24	; 0x3d
    1cc0:	0f c0       	rjmp	.+30     	; 0x1ce0 <lcd_init+0x144>
    1cc2:	88 ec       	ldi	r24, 0xC8	; 200
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	9c af       	std	Y+60, r25	; 0x3c
    1cc8:	8b af       	std	Y+59, r24	; 0x3b
    1cca:	8b ad       	ldd	r24, Y+59	; 0x3b
    1ccc:	9c ad       	ldd	r25, Y+60	; 0x3c
    1cce:	01 97       	sbiw	r24, 0x01	; 1
    1cd0:	f1 f7       	brne	.-4      	; 0x1cce <lcd_init+0x132>
    1cd2:	9c af       	std	Y+60, r25	; 0x3c
    1cd4:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cd6:	8d ad       	ldd	r24, Y+61	; 0x3d
    1cd8:	9e ad       	ldd	r25, Y+62	; 0x3e
    1cda:	01 97       	sbiw	r24, 0x01	; 1
    1cdc:	9e af       	std	Y+62, r25	; 0x3e
    1cde:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ce0:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ce2:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ce4:	00 97       	sbiw	r24, 0x00	; 0
    1ce6:	69 f7       	brne	.-38     	; 0x1cc2 <lcd_init+0x126>
    1ce8:	16 c0       	rjmp	.+44     	; 0x1d16 <lcd_init+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cea:	fe 01       	movw	r30, r28
    1cec:	ff 96       	adiw	r30, 0x3f	; 63
    1cee:	60 81       	ld	r22, Z
    1cf0:	71 81       	ldd	r23, Z+1	; 0x01
    1cf2:	82 81       	ldd	r24, Z+2	; 0x02
    1cf4:	93 81       	ldd	r25, Z+3	; 0x03
    1cf6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cfa:	dc 01       	movw	r26, r24
    1cfc:	cb 01       	movw	r24, r22
    1cfe:	9e af       	std	Y+62, r25	; 0x3e
    1d00:	8d af       	std	Y+61, r24	; 0x3d
    1d02:	8d ad       	ldd	r24, Y+61	; 0x3d
    1d04:	9e ad       	ldd	r25, Y+62	; 0x3e
    1d06:	9a af       	std	Y+58, r25	; 0x3a
    1d08:	89 af       	std	Y+57, r24	; 0x39
    1d0a:	89 ad       	ldd	r24, Y+57	; 0x39
    1d0c:	9a ad       	ldd	r25, Y+58	; 0x3a
    1d0e:	01 97       	sbiw	r24, 0x01	; 1
    1d10:	f1 f7       	brne	.-4      	; 0x1d0e <lcd_init+0x172>
    1d12:	9a af       	std	Y+58, r25	; 0x3a
    1d14:	89 af       	std	Y+57, r24	; 0x39
        _delay_ms(10);
        lcd_send_cmd(FOUR_BITS);
    1d16:	88 e2       	ldi	r24, 0x28	; 40
    1d18:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    1d1c:	80 e0       	ldi	r24, 0x00	; 0
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	a0 e8       	ldi	r26, 0x80	; 128
    1d22:	bf e3       	ldi	r27, 0x3F	; 63
    1d24:	8d ab       	std	Y+53, r24	; 0x35
    1d26:	9e ab       	std	Y+54, r25	; 0x36
    1d28:	af ab       	std	Y+55, r26	; 0x37
    1d2a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d2c:	6d a9       	ldd	r22, Y+53	; 0x35
    1d2e:	7e a9       	ldd	r23, Y+54	; 0x36
    1d30:	8f a9       	ldd	r24, Y+55	; 0x37
    1d32:	98 ad       	ldd	r25, Y+56	; 0x38
    1d34:	20 e0       	ldi	r18, 0x00	; 0
    1d36:	30 e0       	ldi	r19, 0x00	; 0
    1d38:	4a ef       	ldi	r20, 0xFA	; 250
    1d3a:	54 e4       	ldi	r21, 0x44	; 68
    1d3c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d40:	dc 01       	movw	r26, r24
    1d42:	cb 01       	movw	r24, r22
    1d44:	89 ab       	std	Y+49, r24	; 0x31
    1d46:	9a ab       	std	Y+50, r25	; 0x32
    1d48:	ab ab       	std	Y+51, r26	; 0x33
    1d4a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d4c:	69 a9       	ldd	r22, Y+49	; 0x31
    1d4e:	7a a9       	ldd	r23, Y+50	; 0x32
    1d50:	8b a9       	ldd	r24, Y+51	; 0x33
    1d52:	9c a9       	ldd	r25, Y+52	; 0x34
    1d54:	20 e0       	ldi	r18, 0x00	; 0
    1d56:	30 e0       	ldi	r19, 0x00	; 0
    1d58:	40 e8       	ldi	r20, 0x80	; 128
    1d5a:	5f e3       	ldi	r21, 0x3F	; 63
    1d5c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d60:	88 23       	and	r24, r24
    1d62:	2c f4       	brge	.+10     	; 0x1d6e <lcd_init+0x1d2>
		__ticks = 1;
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	98 ab       	std	Y+48, r25	; 0x30
    1d6a:	8f a7       	std	Y+47, r24	; 0x2f
    1d6c:	3f c0       	rjmp	.+126    	; 0x1dec <lcd_init+0x250>
	else if (__tmp > 65535)
    1d6e:	69 a9       	ldd	r22, Y+49	; 0x31
    1d70:	7a a9       	ldd	r23, Y+50	; 0x32
    1d72:	8b a9       	ldd	r24, Y+51	; 0x33
    1d74:	9c a9       	ldd	r25, Y+52	; 0x34
    1d76:	20 e0       	ldi	r18, 0x00	; 0
    1d78:	3f ef       	ldi	r19, 0xFF	; 255
    1d7a:	4f e7       	ldi	r20, 0x7F	; 127
    1d7c:	57 e4       	ldi	r21, 0x47	; 71
    1d7e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d82:	18 16       	cp	r1, r24
    1d84:	4c f5       	brge	.+82     	; 0x1dd8 <lcd_init+0x23c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d86:	6d a9       	ldd	r22, Y+53	; 0x35
    1d88:	7e a9       	ldd	r23, Y+54	; 0x36
    1d8a:	8f a9       	ldd	r24, Y+55	; 0x37
    1d8c:	98 ad       	ldd	r25, Y+56	; 0x38
    1d8e:	20 e0       	ldi	r18, 0x00	; 0
    1d90:	30 e0       	ldi	r19, 0x00	; 0
    1d92:	40 e2       	ldi	r20, 0x20	; 32
    1d94:	51 e4       	ldi	r21, 0x41	; 65
    1d96:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d9a:	dc 01       	movw	r26, r24
    1d9c:	cb 01       	movw	r24, r22
    1d9e:	bc 01       	movw	r22, r24
    1da0:	cd 01       	movw	r24, r26
    1da2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1da6:	dc 01       	movw	r26, r24
    1da8:	cb 01       	movw	r24, r22
    1daa:	98 ab       	std	Y+48, r25	; 0x30
    1dac:	8f a7       	std	Y+47, r24	; 0x2f
    1dae:	0f c0       	rjmp	.+30     	; 0x1dce <lcd_init+0x232>
    1db0:	88 ec       	ldi	r24, 0xC8	; 200
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	9e a7       	std	Y+46, r25	; 0x2e
    1db6:	8d a7       	std	Y+45, r24	; 0x2d
    1db8:	8d a5       	ldd	r24, Y+45	; 0x2d
    1dba:	9e a5       	ldd	r25, Y+46	; 0x2e
    1dbc:	01 97       	sbiw	r24, 0x01	; 1
    1dbe:	f1 f7       	brne	.-4      	; 0x1dbc <lcd_init+0x220>
    1dc0:	9e a7       	std	Y+46, r25	; 0x2e
    1dc2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dc4:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dc6:	98 a9       	ldd	r25, Y+48	; 0x30
    1dc8:	01 97       	sbiw	r24, 0x01	; 1
    1dca:	98 ab       	std	Y+48, r25	; 0x30
    1dcc:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dce:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dd0:	98 a9       	ldd	r25, Y+48	; 0x30
    1dd2:	00 97       	sbiw	r24, 0x00	; 0
    1dd4:	69 f7       	brne	.-38     	; 0x1db0 <lcd_init+0x214>
    1dd6:	14 c0       	rjmp	.+40     	; 0x1e00 <lcd_init+0x264>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dd8:	69 a9       	ldd	r22, Y+49	; 0x31
    1dda:	7a a9       	ldd	r23, Y+50	; 0x32
    1ddc:	8b a9       	ldd	r24, Y+51	; 0x33
    1dde:	9c a9       	ldd	r25, Y+52	; 0x34
    1de0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1de4:	dc 01       	movw	r26, r24
    1de6:	cb 01       	movw	r24, r22
    1de8:	98 ab       	std	Y+48, r25	; 0x30
    1dea:	8f a7       	std	Y+47, r24	; 0x2f
    1dec:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dee:	98 a9       	ldd	r25, Y+48	; 0x30
    1df0:	9c a7       	std	Y+44, r25	; 0x2c
    1df2:	8b a7       	std	Y+43, r24	; 0x2b
    1df4:	8b a5       	ldd	r24, Y+43	; 0x2b
    1df6:	9c a5       	ldd	r25, Y+44	; 0x2c
    1df8:	01 97       	sbiw	r24, 0x01	; 1
    1dfa:	f1 f7       	brne	.-4      	; 0x1df8 <lcd_init+0x25c>
    1dfc:	9c a7       	std	Y+44, r25	; 0x2c
    1dfe:	8b a7       	std	Y+43, r24	; 0x2b
        _delay_ms(1);
        lcd_send_cmd(CURSOR_ON_DISPLAN_ON);
    1e00:	8c e0       	ldi	r24, 0x0C	; 12
    1e02:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    1e06:	80 e0       	ldi	r24, 0x00	; 0
    1e08:	90 e0       	ldi	r25, 0x00	; 0
    1e0a:	a0 e8       	ldi	r26, 0x80	; 128
    1e0c:	bf e3       	ldi	r27, 0x3F	; 63
    1e0e:	8f a3       	std	Y+39, r24	; 0x27
    1e10:	98 a7       	std	Y+40, r25	; 0x28
    1e12:	a9 a7       	std	Y+41, r26	; 0x29
    1e14:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e16:	6f a1       	ldd	r22, Y+39	; 0x27
    1e18:	78 a5       	ldd	r23, Y+40	; 0x28
    1e1a:	89 a5       	ldd	r24, Y+41	; 0x29
    1e1c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e1e:	20 e0       	ldi	r18, 0x00	; 0
    1e20:	30 e0       	ldi	r19, 0x00	; 0
    1e22:	4a ef       	ldi	r20, 0xFA	; 250
    1e24:	54 e4       	ldi	r21, 0x44	; 68
    1e26:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e2a:	dc 01       	movw	r26, r24
    1e2c:	cb 01       	movw	r24, r22
    1e2e:	8b a3       	std	Y+35, r24	; 0x23
    1e30:	9c a3       	std	Y+36, r25	; 0x24
    1e32:	ad a3       	std	Y+37, r26	; 0x25
    1e34:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1e36:	6b a1       	ldd	r22, Y+35	; 0x23
    1e38:	7c a1       	ldd	r23, Y+36	; 0x24
    1e3a:	8d a1       	ldd	r24, Y+37	; 0x25
    1e3c:	9e a1       	ldd	r25, Y+38	; 0x26
    1e3e:	20 e0       	ldi	r18, 0x00	; 0
    1e40:	30 e0       	ldi	r19, 0x00	; 0
    1e42:	40 e8       	ldi	r20, 0x80	; 128
    1e44:	5f e3       	ldi	r21, 0x3F	; 63
    1e46:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e4a:	88 23       	and	r24, r24
    1e4c:	2c f4       	brge	.+10     	; 0x1e58 <lcd_init+0x2bc>
		__ticks = 1;
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	9a a3       	std	Y+34, r25	; 0x22
    1e54:	89 a3       	std	Y+33, r24	; 0x21
    1e56:	3f c0       	rjmp	.+126    	; 0x1ed6 <lcd_init+0x33a>
	else if (__tmp > 65535)
    1e58:	6b a1       	ldd	r22, Y+35	; 0x23
    1e5a:	7c a1       	ldd	r23, Y+36	; 0x24
    1e5c:	8d a1       	ldd	r24, Y+37	; 0x25
    1e5e:	9e a1       	ldd	r25, Y+38	; 0x26
    1e60:	20 e0       	ldi	r18, 0x00	; 0
    1e62:	3f ef       	ldi	r19, 0xFF	; 255
    1e64:	4f e7       	ldi	r20, 0x7F	; 127
    1e66:	57 e4       	ldi	r21, 0x47	; 71
    1e68:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e6c:	18 16       	cp	r1, r24
    1e6e:	4c f5       	brge	.+82     	; 0x1ec2 <lcd_init+0x326>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e70:	6f a1       	ldd	r22, Y+39	; 0x27
    1e72:	78 a5       	ldd	r23, Y+40	; 0x28
    1e74:	89 a5       	ldd	r24, Y+41	; 0x29
    1e76:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e78:	20 e0       	ldi	r18, 0x00	; 0
    1e7a:	30 e0       	ldi	r19, 0x00	; 0
    1e7c:	40 e2       	ldi	r20, 0x20	; 32
    1e7e:	51 e4       	ldi	r21, 0x41	; 65
    1e80:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e84:	dc 01       	movw	r26, r24
    1e86:	cb 01       	movw	r24, r22
    1e88:	bc 01       	movw	r22, r24
    1e8a:	cd 01       	movw	r24, r26
    1e8c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e90:	dc 01       	movw	r26, r24
    1e92:	cb 01       	movw	r24, r22
    1e94:	9a a3       	std	Y+34, r25	; 0x22
    1e96:	89 a3       	std	Y+33, r24	; 0x21
    1e98:	0f c0       	rjmp	.+30     	; 0x1eb8 <lcd_init+0x31c>
    1e9a:	88 ec       	ldi	r24, 0xC8	; 200
    1e9c:	90 e0       	ldi	r25, 0x00	; 0
    1e9e:	98 a3       	std	Y+32, r25	; 0x20
    1ea0:	8f 8f       	std	Y+31, r24	; 0x1f
    1ea2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1ea4:	98 a1       	ldd	r25, Y+32	; 0x20
    1ea6:	01 97       	sbiw	r24, 0x01	; 1
    1ea8:	f1 f7       	brne	.-4      	; 0x1ea6 <lcd_init+0x30a>
    1eaa:	98 a3       	std	Y+32, r25	; 0x20
    1eac:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eae:	89 a1       	ldd	r24, Y+33	; 0x21
    1eb0:	9a a1       	ldd	r25, Y+34	; 0x22
    1eb2:	01 97       	sbiw	r24, 0x01	; 1
    1eb4:	9a a3       	std	Y+34, r25	; 0x22
    1eb6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1eb8:	89 a1       	ldd	r24, Y+33	; 0x21
    1eba:	9a a1       	ldd	r25, Y+34	; 0x22
    1ebc:	00 97       	sbiw	r24, 0x00	; 0
    1ebe:	69 f7       	brne	.-38     	; 0x1e9a <lcd_init+0x2fe>
    1ec0:	14 c0       	rjmp	.+40     	; 0x1eea <lcd_init+0x34e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ec2:	6b a1       	ldd	r22, Y+35	; 0x23
    1ec4:	7c a1       	ldd	r23, Y+36	; 0x24
    1ec6:	8d a1       	ldd	r24, Y+37	; 0x25
    1ec8:	9e a1       	ldd	r25, Y+38	; 0x26
    1eca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ece:	dc 01       	movw	r26, r24
    1ed0:	cb 01       	movw	r24, r22
    1ed2:	9a a3       	std	Y+34, r25	; 0x22
    1ed4:	89 a3       	std	Y+33, r24	; 0x21
    1ed6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ed8:	9a a1       	ldd	r25, Y+34	; 0x22
    1eda:	9e 8f       	std	Y+30, r25	; 0x1e
    1edc:	8d 8f       	std	Y+29, r24	; 0x1d
    1ede:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ee0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1ee2:	01 97       	sbiw	r24, 0x01	; 1
    1ee4:	f1 f7       	brne	.-4      	; 0x1ee2 <lcd_init+0x346>
    1ee6:	9e 8f       	std	Y+30, r25	; 0x1e
    1ee8:	8d 8f       	std	Y+29, r24	; 0x1d
       _delay_ms(1);
       lcd_send_cmd(CLR_SCREEN);
    1eea:	81 e0       	ldi	r24, 0x01	; 1
    1eec:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    1ef0:	80 e0       	ldi	r24, 0x00	; 0
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	a0 e2       	ldi	r26, 0x20	; 32
    1ef6:	b1 e4       	ldi	r27, 0x41	; 65
    1ef8:	89 8f       	std	Y+25, r24	; 0x19
    1efa:	9a 8f       	std	Y+26, r25	; 0x1a
    1efc:	ab 8f       	std	Y+27, r26	; 0x1b
    1efe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f00:	69 8d       	ldd	r22, Y+25	; 0x19
    1f02:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f04:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f06:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f08:	20 e0       	ldi	r18, 0x00	; 0
    1f0a:	30 e0       	ldi	r19, 0x00	; 0
    1f0c:	4a ef       	ldi	r20, 0xFA	; 250
    1f0e:	54 e4       	ldi	r21, 0x44	; 68
    1f10:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f14:	dc 01       	movw	r26, r24
    1f16:	cb 01       	movw	r24, r22
    1f18:	8d 8b       	std	Y+21, r24	; 0x15
    1f1a:	9e 8b       	std	Y+22, r25	; 0x16
    1f1c:	af 8b       	std	Y+23, r26	; 0x17
    1f1e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1f20:	6d 89       	ldd	r22, Y+21	; 0x15
    1f22:	7e 89       	ldd	r23, Y+22	; 0x16
    1f24:	8f 89       	ldd	r24, Y+23	; 0x17
    1f26:	98 8d       	ldd	r25, Y+24	; 0x18
    1f28:	20 e0       	ldi	r18, 0x00	; 0
    1f2a:	30 e0       	ldi	r19, 0x00	; 0
    1f2c:	40 e8       	ldi	r20, 0x80	; 128
    1f2e:	5f e3       	ldi	r21, 0x3F	; 63
    1f30:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1f34:	88 23       	and	r24, r24
    1f36:	2c f4       	brge	.+10     	; 0x1f42 <lcd_init+0x3a6>
		__ticks = 1;
    1f38:	81 e0       	ldi	r24, 0x01	; 1
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	9c 8b       	std	Y+20, r25	; 0x14
    1f3e:	8b 8b       	std	Y+19, r24	; 0x13
    1f40:	3f c0       	rjmp	.+126    	; 0x1fc0 <lcd_init+0x424>
	else if (__tmp > 65535)
    1f42:	6d 89       	ldd	r22, Y+21	; 0x15
    1f44:	7e 89       	ldd	r23, Y+22	; 0x16
    1f46:	8f 89       	ldd	r24, Y+23	; 0x17
    1f48:	98 8d       	ldd	r25, Y+24	; 0x18
    1f4a:	20 e0       	ldi	r18, 0x00	; 0
    1f4c:	3f ef       	ldi	r19, 0xFF	; 255
    1f4e:	4f e7       	ldi	r20, 0x7F	; 127
    1f50:	57 e4       	ldi	r21, 0x47	; 71
    1f52:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f56:	18 16       	cp	r1, r24
    1f58:	4c f5       	brge	.+82     	; 0x1fac <lcd_init+0x410>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f5a:	69 8d       	ldd	r22, Y+25	; 0x19
    1f5c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f5e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f60:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f62:	20 e0       	ldi	r18, 0x00	; 0
    1f64:	30 e0       	ldi	r19, 0x00	; 0
    1f66:	40 e2       	ldi	r20, 0x20	; 32
    1f68:	51 e4       	ldi	r21, 0x41	; 65
    1f6a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f6e:	dc 01       	movw	r26, r24
    1f70:	cb 01       	movw	r24, r22
    1f72:	bc 01       	movw	r22, r24
    1f74:	cd 01       	movw	r24, r26
    1f76:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f7a:	dc 01       	movw	r26, r24
    1f7c:	cb 01       	movw	r24, r22
    1f7e:	9c 8b       	std	Y+20, r25	; 0x14
    1f80:	8b 8b       	std	Y+19, r24	; 0x13
    1f82:	0f c0       	rjmp	.+30     	; 0x1fa2 <lcd_init+0x406>
    1f84:	88 ec       	ldi	r24, 0xC8	; 200
    1f86:	90 e0       	ldi	r25, 0x00	; 0
    1f88:	9a 8b       	std	Y+18, r25	; 0x12
    1f8a:	89 8b       	std	Y+17, r24	; 0x11
    1f8c:	89 89       	ldd	r24, Y+17	; 0x11
    1f8e:	9a 89       	ldd	r25, Y+18	; 0x12
    1f90:	01 97       	sbiw	r24, 0x01	; 1
    1f92:	f1 f7       	brne	.-4      	; 0x1f90 <lcd_init+0x3f4>
    1f94:	9a 8b       	std	Y+18, r25	; 0x12
    1f96:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f98:	8b 89       	ldd	r24, Y+19	; 0x13
    1f9a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f9c:	01 97       	sbiw	r24, 0x01	; 1
    1f9e:	9c 8b       	std	Y+20, r25	; 0x14
    1fa0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fa2:	8b 89       	ldd	r24, Y+19	; 0x13
    1fa4:	9c 89       	ldd	r25, Y+20	; 0x14
    1fa6:	00 97       	sbiw	r24, 0x00	; 0
    1fa8:	69 f7       	brne	.-38     	; 0x1f84 <lcd_init+0x3e8>
    1faa:	14 c0       	rjmp	.+40     	; 0x1fd4 <lcd_init+0x438>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fac:	6d 89       	ldd	r22, Y+21	; 0x15
    1fae:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fb4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1fb8:	dc 01       	movw	r26, r24
    1fba:	cb 01       	movw	r24, r22
    1fbc:	9c 8b       	std	Y+20, r25	; 0x14
    1fbe:	8b 8b       	std	Y+19, r24	; 0x13
    1fc0:	8b 89       	ldd	r24, Y+19	; 0x13
    1fc2:	9c 89       	ldd	r25, Y+20	; 0x14
    1fc4:	98 8b       	std	Y+16, r25	; 0x10
    1fc6:	8f 87       	std	Y+15, r24	; 0x0f
    1fc8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1fca:	98 89       	ldd	r25, Y+16	; 0x10
    1fcc:	01 97       	sbiw	r24, 0x01	; 1
    1fce:	f1 f7       	brne	.-4      	; 0x1fcc <lcd_init+0x430>
    1fd0:	98 8b       	std	Y+16, r25	; 0x10
    1fd2:	8f 87       	std	Y+15, r24	; 0x0f
       _delay_ms(10);
       lcd_send_cmd(ENTRY_MODE);
    1fd4:	86 e0       	ldi	r24, 0x06	; 6
    1fd6:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    1fda:	80 e0       	ldi	r24, 0x00	; 0
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	a0 e8       	ldi	r26, 0x80	; 128
    1fe0:	bf e3       	ldi	r27, 0x3F	; 63
    1fe2:	8b 87       	std	Y+11, r24	; 0x0b
    1fe4:	9c 87       	std	Y+12, r25	; 0x0c
    1fe6:	ad 87       	std	Y+13, r26	; 0x0d
    1fe8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fea:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fec:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fee:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ff0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ff2:	20 e0       	ldi	r18, 0x00	; 0
    1ff4:	30 e0       	ldi	r19, 0x00	; 0
    1ff6:	4a ef       	ldi	r20, 0xFA	; 250
    1ff8:	54 e4       	ldi	r21, 0x44	; 68
    1ffa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ffe:	dc 01       	movw	r26, r24
    2000:	cb 01       	movw	r24, r22
    2002:	8f 83       	std	Y+7, r24	; 0x07
    2004:	98 87       	std	Y+8, r25	; 0x08
    2006:	a9 87       	std	Y+9, r26	; 0x09
    2008:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    200a:	6f 81       	ldd	r22, Y+7	; 0x07
    200c:	78 85       	ldd	r23, Y+8	; 0x08
    200e:	89 85       	ldd	r24, Y+9	; 0x09
    2010:	9a 85       	ldd	r25, Y+10	; 0x0a
    2012:	20 e0       	ldi	r18, 0x00	; 0
    2014:	30 e0       	ldi	r19, 0x00	; 0
    2016:	40 e8       	ldi	r20, 0x80	; 128
    2018:	5f e3       	ldi	r21, 0x3F	; 63
    201a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    201e:	88 23       	and	r24, r24
    2020:	2c f4       	brge	.+10     	; 0x202c <lcd_init+0x490>
		__ticks = 1;
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	9e 83       	std	Y+6, r25	; 0x06
    2028:	8d 83       	std	Y+5, r24	; 0x05
    202a:	3f c0       	rjmp	.+126    	; 0x20aa <lcd_init+0x50e>
	else if (__tmp > 65535)
    202c:	6f 81       	ldd	r22, Y+7	; 0x07
    202e:	78 85       	ldd	r23, Y+8	; 0x08
    2030:	89 85       	ldd	r24, Y+9	; 0x09
    2032:	9a 85       	ldd	r25, Y+10	; 0x0a
    2034:	20 e0       	ldi	r18, 0x00	; 0
    2036:	3f ef       	ldi	r19, 0xFF	; 255
    2038:	4f e7       	ldi	r20, 0x7F	; 127
    203a:	57 e4       	ldi	r21, 0x47	; 71
    203c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2040:	18 16       	cp	r1, r24
    2042:	4c f5       	brge	.+82     	; 0x2096 <lcd_init+0x4fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2044:	6b 85       	ldd	r22, Y+11	; 0x0b
    2046:	7c 85       	ldd	r23, Y+12	; 0x0c
    2048:	8d 85       	ldd	r24, Y+13	; 0x0d
    204a:	9e 85       	ldd	r25, Y+14	; 0x0e
    204c:	20 e0       	ldi	r18, 0x00	; 0
    204e:	30 e0       	ldi	r19, 0x00	; 0
    2050:	40 e2       	ldi	r20, 0x20	; 32
    2052:	51 e4       	ldi	r21, 0x41	; 65
    2054:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2058:	dc 01       	movw	r26, r24
    205a:	cb 01       	movw	r24, r22
    205c:	bc 01       	movw	r22, r24
    205e:	cd 01       	movw	r24, r26
    2060:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2064:	dc 01       	movw	r26, r24
    2066:	cb 01       	movw	r24, r22
    2068:	9e 83       	std	Y+6, r25	; 0x06
    206a:	8d 83       	std	Y+5, r24	; 0x05
    206c:	0f c0       	rjmp	.+30     	; 0x208c <lcd_init+0x4f0>
    206e:	88 ec       	ldi	r24, 0xC8	; 200
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	9c 83       	std	Y+4, r25	; 0x04
    2074:	8b 83       	std	Y+3, r24	; 0x03
    2076:	8b 81       	ldd	r24, Y+3	; 0x03
    2078:	9c 81       	ldd	r25, Y+4	; 0x04
    207a:	01 97       	sbiw	r24, 0x01	; 1
    207c:	f1 f7       	brne	.-4      	; 0x207a <lcd_init+0x4de>
    207e:	9c 83       	std	Y+4, r25	; 0x04
    2080:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2082:	8d 81       	ldd	r24, Y+5	; 0x05
    2084:	9e 81       	ldd	r25, Y+6	; 0x06
    2086:	01 97       	sbiw	r24, 0x01	; 1
    2088:	9e 83       	std	Y+6, r25	; 0x06
    208a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    208c:	8d 81       	ldd	r24, Y+5	; 0x05
    208e:	9e 81       	ldd	r25, Y+6	; 0x06
    2090:	00 97       	sbiw	r24, 0x00	; 0
    2092:	69 f7       	brne	.-38     	; 0x206e <lcd_init+0x4d2>
    2094:	14 c0       	rjmp	.+40     	; 0x20be <lcd_init+0x522>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2096:	6f 81       	ldd	r22, Y+7	; 0x07
    2098:	78 85       	ldd	r23, Y+8	; 0x08
    209a:	89 85       	ldd	r24, Y+9	; 0x09
    209c:	9a 85       	ldd	r25, Y+10	; 0x0a
    209e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20a2:	dc 01       	movw	r26, r24
    20a4:	cb 01       	movw	r24, r22
    20a6:	9e 83       	std	Y+6, r25	; 0x06
    20a8:	8d 83       	std	Y+5, r24	; 0x05
    20aa:	8d 81       	ldd	r24, Y+5	; 0x05
    20ac:	9e 81       	ldd	r25, Y+6	; 0x06
    20ae:	9a 83       	std	Y+2, r25	; 0x02
    20b0:	89 83       	std	Y+1, r24	; 0x01
    20b2:	89 81       	ldd	r24, Y+1	; 0x01
    20b4:	9a 81       	ldd	r25, Y+2	; 0x02
    20b6:	01 97       	sbiw	r24, 0x01	; 1
    20b8:	f1 f7       	brne	.-4      	; 0x20b6 <lcd_init+0x51a>
    20ba:	9a 83       	std	Y+2, r25	; 0x02
    20bc:	89 83       	std	Y+1, r24	; 0x01
       _delay_ms(1);
#endif

}
    20be:	ca 5b       	subi	r28, 0xBA	; 186
    20c0:	df 4f       	sbci	r29, 0xFF	; 255
    20c2:	0f b6       	in	r0, 0x3f	; 63
    20c4:	f8 94       	cli
    20c6:	de bf       	out	0x3e, r29	; 62
    20c8:	0f be       	out	0x3f, r0	; 63
    20ca:	cd bf       	out	0x3d, r28	; 61
    20cc:	cf 91       	pop	r28
    20ce:	df 91       	pop	r29
    20d0:	1f 91       	pop	r17
    20d2:	0f 91       	pop	r16
    20d4:	08 95       	ret

000020d6 <send_falling_edge>:
 void send_falling_edge(void)
{
    20d6:	df 93       	push	r29
    20d8:	cf 93       	push	r28
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
    20de:	6c 97       	sbiw	r28, 0x1c	; 28
    20e0:	0f b6       	in	r0, 0x3f	; 63
    20e2:	f8 94       	cli
    20e4:	de bf       	out	0x3e, r29	; 62
    20e6:	0f be       	out	0x3f, r0	; 63
    20e8:	cd bf       	out	0x3d, r28	; 61
	DIO_vwritepin('D',0,1);
    20ea:	84 e4       	ldi	r24, 0x44	; 68
    20ec:	60 e0       	ldi	r22, 0x00	; 0
    20ee:	41 e0       	ldi	r20, 0x01	; 1
    20f0:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
    20f4:	80 e0       	ldi	r24, 0x00	; 0
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	a0 e0       	ldi	r26, 0x00	; 0
    20fa:	b0 e4       	ldi	r27, 0x40	; 64
    20fc:	89 8f       	std	Y+25, r24	; 0x19
    20fe:	9a 8f       	std	Y+26, r25	; 0x1a
    2100:	ab 8f       	std	Y+27, r26	; 0x1b
    2102:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2104:	69 8d       	ldd	r22, Y+25	; 0x19
    2106:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2108:	8b 8d       	ldd	r24, Y+27	; 0x1b
    210a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    210c:	20 e0       	ldi	r18, 0x00	; 0
    210e:	30 e0       	ldi	r19, 0x00	; 0
    2110:	4a ef       	ldi	r20, 0xFA	; 250
    2112:	54 e4       	ldi	r21, 0x44	; 68
    2114:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2118:	dc 01       	movw	r26, r24
    211a:	cb 01       	movw	r24, r22
    211c:	8d 8b       	std	Y+21, r24	; 0x15
    211e:	9e 8b       	std	Y+22, r25	; 0x16
    2120:	af 8b       	std	Y+23, r26	; 0x17
    2122:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2124:	6d 89       	ldd	r22, Y+21	; 0x15
    2126:	7e 89       	ldd	r23, Y+22	; 0x16
    2128:	8f 89       	ldd	r24, Y+23	; 0x17
    212a:	98 8d       	ldd	r25, Y+24	; 0x18
    212c:	20 e0       	ldi	r18, 0x00	; 0
    212e:	30 e0       	ldi	r19, 0x00	; 0
    2130:	40 e8       	ldi	r20, 0x80	; 128
    2132:	5f e3       	ldi	r21, 0x3F	; 63
    2134:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2138:	88 23       	and	r24, r24
    213a:	2c f4       	brge	.+10     	; 0x2146 <send_falling_edge+0x70>
		__ticks = 1;
    213c:	81 e0       	ldi	r24, 0x01	; 1
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	9c 8b       	std	Y+20, r25	; 0x14
    2142:	8b 8b       	std	Y+19, r24	; 0x13
    2144:	3f c0       	rjmp	.+126    	; 0x21c4 <send_falling_edge+0xee>
	else if (__tmp > 65535)
    2146:	6d 89       	ldd	r22, Y+21	; 0x15
    2148:	7e 89       	ldd	r23, Y+22	; 0x16
    214a:	8f 89       	ldd	r24, Y+23	; 0x17
    214c:	98 8d       	ldd	r25, Y+24	; 0x18
    214e:	20 e0       	ldi	r18, 0x00	; 0
    2150:	3f ef       	ldi	r19, 0xFF	; 255
    2152:	4f e7       	ldi	r20, 0x7F	; 127
    2154:	57 e4       	ldi	r21, 0x47	; 71
    2156:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    215a:	18 16       	cp	r1, r24
    215c:	4c f5       	brge	.+82     	; 0x21b0 <send_falling_edge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    215e:	69 8d       	ldd	r22, Y+25	; 0x19
    2160:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2162:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2164:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2166:	20 e0       	ldi	r18, 0x00	; 0
    2168:	30 e0       	ldi	r19, 0x00	; 0
    216a:	40 e2       	ldi	r20, 0x20	; 32
    216c:	51 e4       	ldi	r21, 0x41	; 65
    216e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2172:	dc 01       	movw	r26, r24
    2174:	cb 01       	movw	r24, r22
    2176:	bc 01       	movw	r22, r24
    2178:	cd 01       	movw	r24, r26
    217a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    217e:	dc 01       	movw	r26, r24
    2180:	cb 01       	movw	r24, r22
    2182:	9c 8b       	std	Y+20, r25	; 0x14
    2184:	8b 8b       	std	Y+19, r24	; 0x13
    2186:	0f c0       	rjmp	.+30     	; 0x21a6 <send_falling_edge+0xd0>
    2188:	88 ec       	ldi	r24, 0xC8	; 200
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	9a 8b       	std	Y+18, r25	; 0x12
    218e:	89 8b       	std	Y+17, r24	; 0x11
    2190:	89 89       	ldd	r24, Y+17	; 0x11
    2192:	9a 89       	ldd	r25, Y+18	; 0x12
    2194:	01 97       	sbiw	r24, 0x01	; 1
    2196:	f1 f7       	brne	.-4      	; 0x2194 <send_falling_edge+0xbe>
    2198:	9a 8b       	std	Y+18, r25	; 0x12
    219a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    219c:	8b 89       	ldd	r24, Y+19	; 0x13
    219e:	9c 89       	ldd	r25, Y+20	; 0x14
    21a0:	01 97       	sbiw	r24, 0x01	; 1
    21a2:	9c 8b       	std	Y+20, r25	; 0x14
    21a4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21a6:	8b 89       	ldd	r24, Y+19	; 0x13
    21a8:	9c 89       	ldd	r25, Y+20	; 0x14
    21aa:	00 97       	sbiw	r24, 0x00	; 0
    21ac:	69 f7       	brne	.-38     	; 0x2188 <send_falling_edge+0xb2>
    21ae:	14 c0       	rjmp	.+40     	; 0x21d8 <send_falling_edge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21b0:	6d 89       	ldd	r22, Y+21	; 0x15
    21b2:	7e 89       	ldd	r23, Y+22	; 0x16
    21b4:	8f 89       	ldd	r24, Y+23	; 0x17
    21b6:	98 8d       	ldd	r25, Y+24	; 0x18
    21b8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21bc:	dc 01       	movw	r26, r24
    21be:	cb 01       	movw	r24, r22
    21c0:	9c 8b       	std	Y+20, r25	; 0x14
    21c2:	8b 8b       	std	Y+19, r24	; 0x13
    21c4:	8b 89       	ldd	r24, Y+19	; 0x13
    21c6:	9c 89       	ldd	r25, Y+20	; 0x14
    21c8:	98 8b       	std	Y+16, r25	; 0x10
    21ca:	8f 87       	std	Y+15, r24	; 0x0f
    21cc:	8f 85       	ldd	r24, Y+15	; 0x0f
    21ce:	98 89       	ldd	r25, Y+16	; 0x10
    21d0:	01 97       	sbiw	r24, 0x01	; 1
    21d2:	f1 f7       	brne	.-4      	; 0x21d0 <send_falling_edge+0xfa>
    21d4:	98 8b       	std	Y+16, r25	; 0x10
    21d6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_vwritepin('D',0,0);
    21d8:	84 e4       	ldi	r24, 0x44	; 68
    21da:	60 e0       	ldi	r22, 0x00	; 0
    21dc:	40 e0       	ldi	r20, 0x00	; 0
    21de:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
    21e2:	80 e0       	ldi	r24, 0x00	; 0
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	a0 e0       	ldi	r26, 0x00	; 0
    21e8:	b0 e4       	ldi	r27, 0x40	; 64
    21ea:	8b 87       	std	Y+11, r24	; 0x0b
    21ec:	9c 87       	std	Y+12, r25	; 0x0c
    21ee:	ad 87       	std	Y+13, r26	; 0x0d
    21f0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    21f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    21f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    21f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    21fa:	20 e0       	ldi	r18, 0x00	; 0
    21fc:	30 e0       	ldi	r19, 0x00	; 0
    21fe:	4a ef       	ldi	r20, 0xFA	; 250
    2200:	54 e4       	ldi	r21, 0x44	; 68
    2202:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2206:	dc 01       	movw	r26, r24
    2208:	cb 01       	movw	r24, r22
    220a:	8f 83       	std	Y+7, r24	; 0x07
    220c:	98 87       	std	Y+8, r25	; 0x08
    220e:	a9 87       	std	Y+9, r26	; 0x09
    2210:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2212:	6f 81       	ldd	r22, Y+7	; 0x07
    2214:	78 85       	ldd	r23, Y+8	; 0x08
    2216:	89 85       	ldd	r24, Y+9	; 0x09
    2218:	9a 85       	ldd	r25, Y+10	; 0x0a
    221a:	20 e0       	ldi	r18, 0x00	; 0
    221c:	30 e0       	ldi	r19, 0x00	; 0
    221e:	40 e8       	ldi	r20, 0x80	; 128
    2220:	5f e3       	ldi	r21, 0x3F	; 63
    2222:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2226:	88 23       	and	r24, r24
    2228:	2c f4       	brge	.+10     	; 0x2234 <send_falling_edge+0x15e>
		__ticks = 1;
    222a:	81 e0       	ldi	r24, 0x01	; 1
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	9e 83       	std	Y+6, r25	; 0x06
    2230:	8d 83       	std	Y+5, r24	; 0x05
    2232:	3f c0       	rjmp	.+126    	; 0x22b2 <send_falling_edge+0x1dc>
	else if (__tmp > 65535)
    2234:	6f 81       	ldd	r22, Y+7	; 0x07
    2236:	78 85       	ldd	r23, Y+8	; 0x08
    2238:	89 85       	ldd	r24, Y+9	; 0x09
    223a:	9a 85       	ldd	r25, Y+10	; 0x0a
    223c:	20 e0       	ldi	r18, 0x00	; 0
    223e:	3f ef       	ldi	r19, 0xFF	; 255
    2240:	4f e7       	ldi	r20, 0x7F	; 127
    2242:	57 e4       	ldi	r21, 0x47	; 71
    2244:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2248:	18 16       	cp	r1, r24
    224a:	4c f5       	brge	.+82     	; 0x229e <send_falling_edge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    224c:	6b 85       	ldd	r22, Y+11	; 0x0b
    224e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2250:	8d 85       	ldd	r24, Y+13	; 0x0d
    2252:	9e 85       	ldd	r25, Y+14	; 0x0e
    2254:	20 e0       	ldi	r18, 0x00	; 0
    2256:	30 e0       	ldi	r19, 0x00	; 0
    2258:	40 e2       	ldi	r20, 0x20	; 32
    225a:	51 e4       	ldi	r21, 0x41	; 65
    225c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2260:	dc 01       	movw	r26, r24
    2262:	cb 01       	movw	r24, r22
    2264:	bc 01       	movw	r22, r24
    2266:	cd 01       	movw	r24, r26
    2268:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    226c:	dc 01       	movw	r26, r24
    226e:	cb 01       	movw	r24, r22
    2270:	9e 83       	std	Y+6, r25	; 0x06
    2272:	8d 83       	std	Y+5, r24	; 0x05
    2274:	0f c0       	rjmp	.+30     	; 0x2294 <send_falling_edge+0x1be>
    2276:	88 ec       	ldi	r24, 0xC8	; 200
    2278:	90 e0       	ldi	r25, 0x00	; 0
    227a:	9c 83       	std	Y+4, r25	; 0x04
    227c:	8b 83       	std	Y+3, r24	; 0x03
    227e:	8b 81       	ldd	r24, Y+3	; 0x03
    2280:	9c 81       	ldd	r25, Y+4	; 0x04
    2282:	01 97       	sbiw	r24, 0x01	; 1
    2284:	f1 f7       	brne	.-4      	; 0x2282 <send_falling_edge+0x1ac>
    2286:	9c 83       	std	Y+4, r25	; 0x04
    2288:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    228a:	8d 81       	ldd	r24, Y+5	; 0x05
    228c:	9e 81       	ldd	r25, Y+6	; 0x06
    228e:	01 97       	sbiw	r24, 0x01	; 1
    2290:	9e 83       	std	Y+6, r25	; 0x06
    2292:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2294:	8d 81       	ldd	r24, Y+5	; 0x05
    2296:	9e 81       	ldd	r25, Y+6	; 0x06
    2298:	00 97       	sbiw	r24, 0x00	; 0
    229a:	69 f7       	brne	.-38     	; 0x2276 <send_falling_edge+0x1a0>
    229c:	14 c0       	rjmp	.+40     	; 0x22c6 <send_falling_edge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    229e:	6f 81       	ldd	r22, Y+7	; 0x07
    22a0:	78 85       	ldd	r23, Y+8	; 0x08
    22a2:	89 85       	ldd	r24, Y+9	; 0x09
    22a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    22a6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22aa:	dc 01       	movw	r26, r24
    22ac:	cb 01       	movw	r24, r22
    22ae:	9e 83       	std	Y+6, r25	; 0x06
    22b0:	8d 83       	std	Y+5, r24	; 0x05
    22b2:	8d 81       	ldd	r24, Y+5	; 0x05
    22b4:	9e 81       	ldd	r25, Y+6	; 0x06
    22b6:	9a 83       	std	Y+2, r25	; 0x02
    22b8:	89 83       	std	Y+1, r24	; 0x01
    22ba:	89 81       	ldd	r24, Y+1	; 0x01
    22bc:	9a 81       	ldd	r25, Y+2	; 0x02
    22be:	01 97       	sbiw	r24, 0x01	; 1
    22c0:	f1 f7       	brne	.-4      	; 0x22be <send_falling_edge+0x1e8>
    22c2:	9a 83       	std	Y+2, r25	; 0x02
    22c4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    22c6:	6c 96       	adiw	r28, 0x1c	; 28
    22c8:	0f b6       	in	r0, 0x3f	; 63
    22ca:	f8 94       	cli
    22cc:	de bf       	out	0x3e, r29	; 62
    22ce:	0f be       	out	0x3f, r0	; 63
    22d0:	cd bf       	out	0x3d, r28	; 61
    22d2:	cf 91       	pop	r28
    22d4:	df 91       	pop	r29
    22d6:	08 95       	ret

000022d8 <lcd_send_cmd>:

 void lcd_send_cmd(char cmd)
 {
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	cd b7       	in	r28, 0x3d	; 61
    22de:	de b7       	in	r29, 0x3e	; 62
    22e0:	2f 97       	sbiw	r28, 0x0f	; 15
    22e2:	0f b6       	in	r0, 0x3f	; 63
    22e4:	f8 94       	cli
    22e6:	de bf       	out	0x3e, r29	; 62
    22e8:	0f be       	out	0x3f, r0	; 63
    22ea:	cd bf       	out	0x3d, r28	; 61
    22ec:	8f 87       	std	Y+15, r24	; 0x0f
 	DIO_write_port('D',cmd);
 	DIO_write('D',RS,0);
 	send_falling_edge();

 	#elif defined four_bits_mode
 	write_high_nibble('D',cmd>>4);
    22ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    22f0:	98 2f       	mov	r25, r24
    22f2:	92 95       	swap	r25
    22f4:	9f 70       	andi	r25, 0x0F	; 15
    22f6:	84 e4       	ldi	r24, 0x44	; 68
    22f8:	69 2f       	mov	r22, r25
    22fa:	0e 94 20 0a 	call	0x1440	; 0x1440 <write_high_nibble>
 	DIO_vwritepin('D',RS,0);
    22fe:	84 e4       	ldi	r24, 0x44	; 68
    2300:	61 e0       	ldi	r22, 0x01	; 1
    2302:	40 e0       	ldi	r20, 0x00	; 0
    2304:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
 	send_falling_edge();
    2308:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <send_falling_edge>
 	write_high_nibble('D',cmd);
    230c:	84 e4       	ldi	r24, 0x44	; 68
    230e:	6f 85       	ldd	r22, Y+15	; 0x0f
    2310:	0e 94 20 0a 	call	0x1440	; 0x1440 <write_high_nibble>
 	DIO_vwritepin('D',RS,0);
    2314:	84 e4       	ldi	r24, 0x44	; 68
    2316:	61 e0       	ldi	r22, 0x01	; 1
    2318:	40 e0       	ldi	r20, 0x00	; 0
    231a:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
 	send_falling_edge();
    231e:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <send_falling_edge>
    2322:	80 e0       	ldi	r24, 0x00	; 0
    2324:	90 e0       	ldi	r25, 0x00	; 0
    2326:	a0 e8       	ldi	r26, 0x80	; 128
    2328:	bf e3       	ldi	r27, 0x3F	; 63
    232a:	8b 87       	std	Y+11, r24	; 0x0b
    232c:	9c 87       	std	Y+12, r25	; 0x0c
    232e:	ad 87       	std	Y+13, r26	; 0x0d
    2330:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2332:	6b 85       	ldd	r22, Y+11	; 0x0b
    2334:	7c 85       	ldd	r23, Y+12	; 0x0c
    2336:	8d 85       	ldd	r24, Y+13	; 0x0d
    2338:	9e 85       	ldd	r25, Y+14	; 0x0e
    233a:	20 e0       	ldi	r18, 0x00	; 0
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	4a ef       	ldi	r20, 0xFA	; 250
    2340:	54 e4       	ldi	r21, 0x44	; 68
    2342:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2346:	dc 01       	movw	r26, r24
    2348:	cb 01       	movw	r24, r22
    234a:	8f 83       	std	Y+7, r24	; 0x07
    234c:	98 87       	std	Y+8, r25	; 0x08
    234e:	a9 87       	std	Y+9, r26	; 0x09
    2350:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2352:	6f 81       	ldd	r22, Y+7	; 0x07
    2354:	78 85       	ldd	r23, Y+8	; 0x08
    2356:	89 85       	ldd	r24, Y+9	; 0x09
    2358:	9a 85       	ldd	r25, Y+10	; 0x0a
    235a:	20 e0       	ldi	r18, 0x00	; 0
    235c:	30 e0       	ldi	r19, 0x00	; 0
    235e:	40 e8       	ldi	r20, 0x80	; 128
    2360:	5f e3       	ldi	r21, 0x3F	; 63
    2362:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2366:	88 23       	and	r24, r24
    2368:	2c f4       	brge	.+10     	; 0x2374 <lcd_send_cmd+0x9c>
		__ticks = 1;
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	90 e0       	ldi	r25, 0x00	; 0
    236e:	9e 83       	std	Y+6, r25	; 0x06
    2370:	8d 83       	std	Y+5, r24	; 0x05
    2372:	3f c0       	rjmp	.+126    	; 0x23f2 <lcd_send_cmd+0x11a>
	else if (__tmp > 65535)
    2374:	6f 81       	ldd	r22, Y+7	; 0x07
    2376:	78 85       	ldd	r23, Y+8	; 0x08
    2378:	89 85       	ldd	r24, Y+9	; 0x09
    237a:	9a 85       	ldd	r25, Y+10	; 0x0a
    237c:	20 e0       	ldi	r18, 0x00	; 0
    237e:	3f ef       	ldi	r19, 0xFF	; 255
    2380:	4f e7       	ldi	r20, 0x7F	; 127
    2382:	57 e4       	ldi	r21, 0x47	; 71
    2384:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2388:	18 16       	cp	r1, r24
    238a:	4c f5       	brge	.+82     	; 0x23de <lcd_send_cmd+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    238c:	6b 85       	ldd	r22, Y+11	; 0x0b
    238e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2390:	8d 85       	ldd	r24, Y+13	; 0x0d
    2392:	9e 85       	ldd	r25, Y+14	; 0x0e
    2394:	20 e0       	ldi	r18, 0x00	; 0
    2396:	30 e0       	ldi	r19, 0x00	; 0
    2398:	40 e2       	ldi	r20, 0x20	; 32
    239a:	51 e4       	ldi	r21, 0x41	; 65
    239c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23a0:	dc 01       	movw	r26, r24
    23a2:	cb 01       	movw	r24, r22
    23a4:	bc 01       	movw	r22, r24
    23a6:	cd 01       	movw	r24, r26
    23a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23ac:	dc 01       	movw	r26, r24
    23ae:	cb 01       	movw	r24, r22
    23b0:	9e 83       	std	Y+6, r25	; 0x06
    23b2:	8d 83       	std	Y+5, r24	; 0x05
    23b4:	0f c0       	rjmp	.+30     	; 0x23d4 <lcd_send_cmd+0xfc>
    23b6:	88 ec       	ldi	r24, 0xC8	; 200
    23b8:	90 e0       	ldi	r25, 0x00	; 0
    23ba:	9c 83       	std	Y+4, r25	; 0x04
    23bc:	8b 83       	std	Y+3, r24	; 0x03
    23be:	8b 81       	ldd	r24, Y+3	; 0x03
    23c0:	9c 81       	ldd	r25, Y+4	; 0x04
    23c2:	01 97       	sbiw	r24, 0x01	; 1
    23c4:	f1 f7       	brne	.-4      	; 0x23c2 <lcd_send_cmd+0xea>
    23c6:	9c 83       	std	Y+4, r25	; 0x04
    23c8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23ca:	8d 81       	ldd	r24, Y+5	; 0x05
    23cc:	9e 81       	ldd	r25, Y+6	; 0x06
    23ce:	01 97       	sbiw	r24, 0x01	; 1
    23d0:	9e 83       	std	Y+6, r25	; 0x06
    23d2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23d4:	8d 81       	ldd	r24, Y+5	; 0x05
    23d6:	9e 81       	ldd	r25, Y+6	; 0x06
    23d8:	00 97       	sbiw	r24, 0x00	; 0
    23da:	69 f7       	brne	.-38     	; 0x23b6 <lcd_send_cmd+0xde>
    23dc:	14 c0       	rjmp	.+40     	; 0x2406 <lcd_send_cmd+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23de:	6f 81       	ldd	r22, Y+7	; 0x07
    23e0:	78 85       	ldd	r23, Y+8	; 0x08
    23e2:	89 85       	ldd	r24, Y+9	; 0x09
    23e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    23e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23ea:	dc 01       	movw	r26, r24
    23ec:	cb 01       	movw	r24, r22
    23ee:	9e 83       	std	Y+6, r25	; 0x06
    23f0:	8d 83       	std	Y+5, r24	; 0x05
    23f2:	8d 81       	ldd	r24, Y+5	; 0x05
    23f4:	9e 81       	ldd	r25, Y+6	; 0x06
    23f6:	9a 83       	std	Y+2, r25	; 0x02
    23f8:	89 83       	std	Y+1, r24	; 0x01
    23fa:	89 81       	ldd	r24, Y+1	; 0x01
    23fc:	9a 81       	ldd	r25, Y+2	; 0x02
    23fe:	01 97       	sbiw	r24, 0x01	; 1
    2400:	f1 f7       	brne	.-4      	; 0x23fe <lcd_send_cmd+0x126>
    2402:	9a 83       	std	Y+2, r25	; 0x02
    2404:	89 83       	std	Y+1, r24	; 0x01
 	#endif
 	_delay_ms(1);
 }
    2406:	2f 96       	adiw	r28, 0x0f	; 15
    2408:	0f b6       	in	r0, 0x3f	; 63
    240a:	f8 94       	cli
    240c:	de bf       	out	0x3e, r29	; 62
    240e:	0f be       	out	0x3f, r0	; 63
    2410:	cd bf       	out	0x3d, r28	; 61
    2412:	cf 91       	pop	r28
    2414:	df 91       	pop	r29
    2416:	08 95       	ret

00002418 <lcd_send_data>:

 void  lcd_send_data(char data)
 {
    2418:	df 93       	push	r29
    241a:	cf 93       	push	r28
    241c:	cd b7       	in	r28, 0x3d	; 61
    241e:	de b7       	in	r29, 0x3e	; 62
    2420:	2f 97       	sbiw	r28, 0x0f	; 15
    2422:	0f b6       	in	r0, 0x3f	; 63
    2424:	f8 94       	cli
    2426:	de bf       	out	0x3e, r29	; 62
    2428:	0f be       	out	0x3f, r0	; 63
    242a:	cd bf       	out	0x3d, r28	; 61
    242c:	8f 87       	std	Y+15, r24	; 0x0f
 	DIO_write_port('D',data);
 	DIO_vwritepin('D',RS,1);
 	send_falling_edge();

 	#elif defined four_bits_mode
 	write_high_nibble('D',data>>4);
    242e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2430:	98 2f       	mov	r25, r24
    2432:	92 95       	swap	r25
    2434:	9f 70       	andi	r25, 0x0F	; 15
    2436:	84 e4       	ldi	r24, 0x44	; 68
    2438:	69 2f       	mov	r22, r25
    243a:	0e 94 20 0a 	call	0x1440	; 0x1440 <write_high_nibble>
 	DIO_vwritepin('D',RS,1);
    243e:	84 e4       	ldi	r24, 0x44	; 68
    2440:	61 e0       	ldi	r22, 0x01	; 1
    2442:	41 e0       	ldi	r20, 0x01	; 1
    2444:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
 	send_falling_edge();
    2448:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <send_falling_edge>
 	write_high_nibble('D',data);
    244c:	84 e4       	ldi	r24, 0x44	; 68
    244e:	6f 85       	ldd	r22, Y+15	; 0x0f
    2450:	0e 94 20 0a 	call	0x1440	; 0x1440 <write_high_nibble>
 	DIO_vwritepin('D',RS,1);
    2454:	84 e4       	ldi	r24, 0x44	; 68
    2456:	61 e0       	ldi	r22, 0x01	; 1
    2458:	41 e0       	ldi	r20, 0x01	; 1
    245a:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
 	send_falling_edge();
    245e:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <send_falling_edge>
    2462:	80 e0       	ldi	r24, 0x00	; 0
    2464:	90 e0       	ldi	r25, 0x00	; 0
    2466:	a0 e8       	ldi	r26, 0x80	; 128
    2468:	bf e3       	ldi	r27, 0x3F	; 63
    246a:	8b 87       	std	Y+11, r24	; 0x0b
    246c:	9c 87       	std	Y+12, r25	; 0x0c
    246e:	ad 87       	std	Y+13, r26	; 0x0d
    2470:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2472:	6b 85       	ldd	r22, Y+11	; 0x0b
    2474:	7c 85       	ldd	r23, Y+12	; 0x0c
    2476:	8d 85       	ldd	r24, Y+13	; 0x0d
    2478:	9e 85       	ldd	r25, Y+14	; 0x0e
    247a:	20 e0       	ldi	r18, 0x00	; 0
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	4a ef       	ldi	r20, 0xFA	; 250
    2480:	54 e4       	ldi	r21, 0x44	; 68
    2482:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2486:	dc 01       	movw	r26, r24
    2488:	cb 01       	movw	r24, r22
    248a:	8f 83       	std	Y+7, r24	; 0x07
    248c:	98 87       	std	Y+8, r25	; 0x08
    248e:	a9 87       	std	Y+9, r26	; 0x09
    2490:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2492:	6f 81       	ldd	r22, Y+7	; 0x07
    2494:	78 85       	ldd	r23, Y+8	; 0x08
    2496:	89 85       	ldd	r24, Y+9	; 0x09
    2498:	9a 85       	ldd	r25, Y+10	; 0x0a
    249a:	20 e0       	ldi	r18, 0x00	; 0
    249c:	30 e0       	ldi	r19, 0x00	; 0
    249e:	40 e8       	ldi	r20, 0x80	; 128
    24a0:	5f e3       	ldi	r21, 0x3F	; 63
    24a2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    24a6:	88 23       	and	r24, r24
    24a8:	2c f4       	brge	.+10     	; 0x24b4 <lcd_send_data+0x9c>
		__ticks = 1;
    24aa:	81 e0       	ldi	r24, 0x01	; 1
    24ac:	90 e0       	ldi	r25, 0x00	; 0
    24ae:	9e 83       	std	Y+6, r25	; 0x06
    24b0:	8d 83       	std	Y+5, r24	; 0x05
    24b2:	3f c0       	rjmp	.+126    	; 0x2532 <lcd_send_data+0x11a>
	else if (__tmp > 65535)
    24b4:	6f 81       	ldd	r22, Y+7	; 0x07
    24b6:	78 85       	ldd	r23, Y+8	; 0x08
    24b8:	89 85       	ldd	r24, Y+9	; 0x09
    24ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    24bc:	20 e0       	ldi	r18, 0x00	; 0
    24be:	3f ef       	ldi	r19, 0xFF	; 255
    24c0:	4f e7       	ldi	r20, 0x7F	; 127
    24c2:	57 e4       	ldi	r21, 0x47	; 71
    24c4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    24c8:	18 16       	cp	r1, r24
    24ca:	4c f5       	brge	.+82     	; 0x251e <lcd_send_data+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    24ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    24d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    24d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    24d4:	20 e0       	ldi	r18, 0x00	; 0
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	40 e2       	ldi	r20, 0x20	; 32
    24da:	51 e4       	ldi	r21, 0x41	; 65
    24dc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24e0:	dc 01       	movw	r26, r24
    24e2:	cb 01       	movw	r24, r22
    24e4:	bc 01       	movw	r22, r24
    24e6:	cd 01       	movw	r24, r26
    24e8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    24ec:	dc 01       	movw	r26, r24
    24ee:	cb 01       	movw	r24, r22
    24f0:	9e 83       	std	Y+6, r25	; 0x06
    24f2:	8d 83       	std	Y+5, r24	; 0x05
    24f4:	0f c0       	rjmp	.+30     	; 0x2514 <lcd_send_data+0xfc>
    24f6:	88 ec       	ldi	r24, 0xC8	; 200
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    24fa:	9c 83       	std	Y+4, r25	; 0x04
    24fc:	8b 83       	std	Y+3, r24	; 0x03
    24fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2500:	9c 81       	ldd	r25, Y+4	; 0x04
    2502:	01 97       	sbiw	r24, 0x01	; 1
    2504:	f1 f7       	brne	.-4      	; 0x2502 <lcd_send_data+0xea>
    2506:	9c 83       	std	Y+4, r25	; 0x04
    2508:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    250a:	8d 81       	ldd	r24, Y+5	; 0x05
    250c:	9e 81       	ldd	r25, Y+6	; 0x06
    250e:	01 97       	sbiw	r24, 0x01	; 1
    2510:	9e 83       	std	Y+6, r25	; 0x06
    2512:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2514:	8d 81       	ldd	r24, Y+5	; 0x05
    2516:	9e 81       	ldd	r25, Y+6	; 0x06
    2518:	00 97       	sbiw	r24, 0x00	; 0
    251a:	69 f7       	brne	.-38     	; 0x24f6 <lcd_send_data+0xde>
    251c:	14 c0       	rjmp	.+40     	; 0x2546 <lcd_send_data+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    251e:	6f 81       	ldd	r22, Y+7	; 0x07
    2520:	78 85       	ldd	r23, Y+8	; 0x08
    2522:	89 85       	ldd	r24, Y+9	; 0x09
    2524:	9a 85       	ldd	r25, Y+10	; 0x0a
    2526:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    252a:	dc 01       	movw	r26, r24
    252c:	cb 01       	movw	r24, r22
    252e:	9e 83       	std	Y+6, r25	; 0x06
    2530:	8d 83       	std	Y+5, r24	; 0x05
    2532:	8d 81       	ldd	r24, Y+5	; 0x05
    2534:	9e 81       	ldd	r25, Y+6	; 0x06
    2536:	9a 83       	std	Y+2, r25	; 0x02
    2538:	89 83       	std	Y+1, r24	; 0x01
    253a:	89 81       	ldd	r24, Y+1	; 0x01
    253c:	9a 81       	ldd	r25, Y+2	; 0x02
    253e:	01 97       	sbiw	r24, 0x01	; 1
    2540:	f1 f7       	brne	.-4      	; 0x253e <lcd_send_data+0x126>
    2542:	9a 83       	std	Y+2, r25	; 0x02
    2544:	89 83       	std	Y+1, r24	; 0x01
 	#endif
 	_delay_ms(1);
 }
    2546:	2f 96       	adiw	r28, 0x0f	; 15
    2548:	0f b6       	in	r0, 0x3f	; 63
    254a:	f8 94       	cli
    254c:	de bf       	out	0x3e, r29	; 62
    254e:	0f be       	out	0x3f, r0	; 63
    2550:	cd bf       	out	0x3d, r28	; 61
    2552:	cf 91       	pop	r28
    2554:	df 91       	pop	r29
    2556:	08 95       	ret

00002558 <lcd_send_string>:


 void lcd_send_string(char *ptr)
 {
    2558:	df 93       	push	r29
    255a:	cf 93       	push	r28
    255c:	00 d0       	rcall	.+0      	; 0x255e <lcd_send_string+0x6>
    255e:	cd b7       	in	r28, 0x3d	; 61
    2560:	de b7       	in	r29, 0x3e	; 62
    2562:	9a 83       	std	Y+2, r25	; 0x02
    2564:	89 83       	std	Y+1, r24	; 0x01
    2566:	0a c0       	rjmp	.+20     	; 0x257c <lcd_send_string+0x24>
 	while((*ptr)!='\0')
 	{
 		lcd_send_data(*ptr);
    2568:	e9 81       	ldd	r30, Y+1	; 0x01
    256a:	fa 81       	ldd	r31, Y+2	; 0x02
    256c:	80 81       	ld	r24, Z
    256e:	0e 94 0c 12 	call	0x2418	; 0x2418 <lcd_send_data>
 		ptr++;
    2572:	89 81       	ldd	r24, Y+1	; 0x01
    2574:	9a 81       	ldd	r25, Y+2	; 0x02
    2576:	01 96       	adiw	r24, 0x01	; 1
    2578:	9a 83       	std	Y+2, r25	; 0x02
    257a:	89 83       	std	Y+1, r24	; 0x01
 }


 void lcd_send_string(char *ptr)
 {
 	while((*ptr)!='\0')
    257c:	e9 81       	ldd	r30, Y+1	; 0x01
    257e:	fa 81       	ldd	r31, Y+2	; 0x02
    2580:	80 81       	ld	r24, Z
    2582:	88 23       	and	r24, r24
    2584:	89 f7       	brne	.-30     	; 0x2568 <lcd_send_string+0x10>
 	{
 		lcd_send_data(*ptr);
 		ptr++;
 	}
 }
    2586:	0f 90       	pop	r0
    2588:	0f 90       	pop	r0
    258a:	cf 91       	pop	r28
    258c:	df 91       	pop	r29
    258e:	08 95       	ret

00002590 <lcd_clear_screan>:
 void lcd_clear_screan(void)
 {
    2590:	df 93       	push	r29
    2592:	cf 93       	push	r28
    2594:	cd b7       	in	r28, 0x3d	; 61
    2596:	de b7       	in	r29, 0x3e	; 62
    2598:	2e 97       	sbiw	r28, 0x0e	; 14
    259a:	0f b6       	in	r0, 0x3f	; 63
    259c:	f8 94       	cli
    259e:	de bf       	out	0x3e, r29	; 62
    25a0:	0f be       	out	0x3f, r0	; 63
    25a2:	cd bf       	out	0x3d, r28	; 61
	 lcd_send_cmd(CLR_SCREEN);
    25a4:	81 e0       	ldi	r24, 0x01	; 1
    25a6:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    25aa:	80 e0       	ldi	r24, 0x00	; 0
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	a0 e2       	ldi	r26, 0x20	; 32
    25b0:	b1 e4       	ldi	r27, 0x41	; 65
    25b2:	8b 87       	std	Y+11, r24	; 0x0b
    25b4:	9c 87       	std	Y+12, r25	; 0x0c
    25b6:	ad 87       	std	Y+13, r26	; 0x0d
    25b8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25ba:	6b 85       	ldd	r22, Y+11	; 0x0b
    25bc:	7c 85       	ldd	r23, Y+12	; 0x0c
    25be:	8d 85       	ldd	r24, Y+13	; 0x0d
    25c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25c2:	20 e0       	ldi	r18, 0x00	; 0
    25c4:	30 e0       	ldi	r19, 0x00	; 0
    25c6:	4a ef       	ldi	r20, 0xFA	; 250
    25c8:	54 e4       	ldi	r21, 0x44	; 68
    25ca:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25ce:	dc 01       	movw	r26, r24
    25d0:	cb 01       	movw	r24, r22
    25d2:	8f 83       	std	Y+7, r24	; 0x07
    25d4:	98 87       	std	Y+8, r25	; 0x08
    25d6:	a9 87       	std	Y+9, r26	; 0x09
    25d8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25da:	6f 81       	ldd	r22, Y+7	; 0x07
    25dc:	78 85       	ldd	r23, Y+8	; 0x08
    25de:	89 85       	ldd	r24, Y+9	; 0x09
    25e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    25e2:	20 e0       	ldi	r18, 0x00	; 0
    25e4:	30 e0       	ldi	r19, 0x00	; 0
    25e6:	40 e8       	ldi	r20, 0x80	; 128
    25e8:	5f e3       	ldi	r21, 0x3F	; 63
    25ea:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    25ee:	88 23       	and	r24, r24
    25f0:	2c f4       	brge	.+10     	; 0x25fc <lcd_clear_screan+0x6c>
		__ticks = 1;
    25f2:	81 e0       	ldi	r24, 0x01	; 1
    25f4:	90 e0       	ldi	r25, 0x00	; 0
    25f6:	9e 83       	std	Y+6, r25	; 0x06
    25f8:	8d 83       	std	Y+5, r24	; 0x05
    25fa:	3f c0       	rjmp	.+126    	; 0x267a <lcd_clear_screan+0xea>
	else if (__tmp > 65535)
    25fc:	6f 81       	ldd	r22, Y+7	; 0x07
    25fe:	78 85       	ldd	r23, Y+8	; 0x08
    2600:	89 85       	ldd	r24, Y+9	; 0x09
    2602:	9a 85       	ldd	r25, Y+10	; 0x0a
    2604:	20 e0       	ldi	r18, 0x00	; 0
    2606:	3f ef       	ldi	r19, 0xFF	; 255
    2608:	4f e7       	ldi	r20, 0x7F	; 127
    260a:	57 e4       	ldi	r21, 0x47	; 71
    260c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2610:	18 16       	cp	r1, r24
    2612:	4c f5       	brge	.+82     	; 0x2666 <lcd_clear_screan+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2614:	6b 85       	ldd	r22, Y+11	; 0x0b
    2616:	7c 85       	ldd	r23, Y+12	; 0x0c
    2618:	8d 85       	ldd	r24, Y+13	; 0x0d
    261a:	9e 85       	ldd	r25, Y+14	; 0x0e
    261c:	20 e0       	ldi	r18, 0x00	; 0
    261e:	30 e0       	ldi	r19, 0x00	; 0
    2620:	40 e2       	ldi	r20, 0x20	; 32
    2622:	51 e4       	ldi	r21, 0x41	; 65
    2624:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2628:	dc 01       	movw	r26, r24
    262a:	cb 01       	movw	r24, r22
    262c:	bc 01       	movw	r22, r24
    262e:	cd 01       	movw	r24, r26
    2630:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2634:	dc 01       	movw	r26, r24
    2636:	cb 01       	movw	r24, r22
    2638:	9e 83       	std	Y+6, r25	; 0x06
    263a:	8d 83       	std	Y+5, r24	; 0x05
    263c:	0f c0       	rjmp	.+30     	; 0x265c <lcd_clear_screan+0xcc>
    263e:	88 ec       	ldi	r24, 0xC8	; 200
    2640:	90 e0       	ldi	r25, 0x00	; 0
    2642:	9c 83       	std	Y+4, r25	; 0x04
    2644:	8b 83       	std	Y+3, r24	; 0x03
    2646:	8b 81       	ldd	r24, Y+3	; 0x03
    2648:	9c 81       	ldd	r25, Y+4	; 0x04
    264a:	01 97       	sbiw	r24, 0x01	; 1
    264c:	f1 f7       	brne	.-4      	; 0x264a <lcd_clear_screan+0xba>
    264e:	9c 83       	std	Y+4, r25	; 0x04
    2650:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2652:	8d 81       	ldd	r24, Y+5	; 0x05
    2654:	9e 81       	ldd	r25, Y+6	; 0x06
    2656:	01 97       	sbiw	r24, 0x01	; 1
    2658:	9e 83       	std	Y+6, r25	; 0x06
    265a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    265c:	8d 81       	ldd	r24, Y+5	; 0x05
    265e:	9e 81       	ldd	r25, Y+6	; 0x06
    2660:	00 97       	sbiw	r24, 0x00	; 0
    2662:	69 f7       	brne	.-38     	; 0x263e <lcd_clear_screan+0xae>
    2664:	14 c0       	rjmp	.+40     	; 0x268e <lcd_clear_screan+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2666:	6f 81       	ldd	r22, Y+7	; 0x07
    2668:	78 85       	ldd	r23, Y+8	; 0x08
    266a:	89 85       	ldd	r24, Y+9	; 0x09
    266c:	9a 85       	ldd	r25, Y+10	; 0x0a
    266e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2672:	dc 01       	movw	r26, r24
    2674:	cb 01       	movw	r24, r22
    2676:	9e 83       	std	Y+6, r25	; 0x06
    2678:	8d 83       	std	Y+5, r24	; 0x05
    267a:	8d 81       	ldd	r24, Y+5	; 0x05
    267c:	9e 81       	ldd	r25, Y+6	; 0x06
    267e:	9a 83       	std	Y+2, r25	; 0x02
    2680:	89 83       	std	Y+1, r24	; 0x01
    2682:	89 81       	ldd	r24, Y+1	; 0x01
    2684:	9a 81       	ldd	r25, Y+2	; 0x02
    2686:	01 97       	sbiw	r24, 0x01	; 1
    2688:	f1 f7       	brne	.-4      	; 0x2686 <lcd_clear_screan+0xf6>
    268a:	9a 83       	std	Y+2, r25	; 0x02
    268c:	89 83       	std	Y+1, r24	; 0x01
 	_delay_ms(10);
 }
    268e:	2e 96       	adiw	r28, 0x0e	; 14
    2690:	0f b6       	in	r0, 0x3f	; 63
    2692:	f8 94       	cli
    2694:	de bf       	out	0x3e, r29	; 62
    2696:	0f be       	out	0x3f, r0	; 63
    2698:	cd bf       	out	0x3d, r28	; 61
    269a:	cf 91       	pop	r28
    269c:	df 91       	pop	r29
    269e:	08 95       	ret

000026a0 <lcd_move_cersor>:
 void  lcd_move_cersor(char row,char coloumn)
 {
    26a0:	df 93       	push	r29
    26a2:	cf 93       	push	r28
    26a4:	cd b7       	in	r28, 0x3d	; 61
    26a6:	de b7       	in	r29, 0x3e	; 62
    26a8:	61 97       	sbiw	r28, 0x11	; 17
    26aa:	0f b6       	in	r0, 0x3f	; 63
    26ac:	f8 94       	cli
    26ae:	de bf       	out	0x3e, r29	; 62
    26b0:	0f be       	out	0x3f, r0	; 63
    26b2:	cd bf       	out	0x3d, r28	; 61
    26b4:	88 8b       	std	Y+16, r24	; 0x10
    26b6:	69 8b       	std	Y+17, r22	; 0x11
 	char data ;
 	if(row>2||row<1||coloumn>16||coloumn<1)
    26b8:	88 89       	ldd	r24, Y+16	; 0x10
    26ba:	83 30       	cpi	r24, 0x03	; 3
    26bc:	48 f4       	brcc	.+18     	; 0x26d0 <lcd_move_cersor+0x30>
    26be:	88 89       	ldd	r24, Y+16	; 0x10
    26c0:	88 23       	and	r24, r24
    26c2:	31 f0       	breq	.+12     	; 0x26d0 <lcd_move_cersor+0x30>
    26c4:	89 89       	ldd	r24, Y+17	; 0x11
    26c6:	81 31       	cpi	r24, 0x11	; 17
    26c8:	18 f4       	brcc	.+6      	; 0x26d0 <lcd_move_cersor+0x30>
    26ca:	89 89       	ldd	r24, Y+17	; 0x11
    26cc:	88 23       	and	r24, r24
    26ce:	19 f4       	brne	.+6      	; 0x26d6 <lcd_move_cersor+0x36>
 	{
 		data=0x80;
    26d0:	80 e8       	ldi	r24, 0x80	; 128
    26d2:	8f 87       	std	Y+15, r24	; 0x0f
    26d4:	0d c0       	rjmp	.+26     	; 0x26f0 <lcd_move_cersor+0x50>
 	}
 	else if(row==1)
    26d6:	88 89       	ldd	r24, Y+16	; 0x10
    26d8:	81 30       	cpi	r24, 0x01	; 1
    26da:	21 f4       	brne	.+8      	; 0x26e4 <lcd_move_cersor+0x44>
 	{
 		data=0x80+coloumn-1 ;
    26dc:	89 89       	ldd	r24, Y+17	; 0x11
    26de:	81 58       	subi	r24, 0x81	; 129
    26e0:	8f 87       	std	Y+15, r24	; 0x0f
    26e2:	06 c0       	rjmp	.+12     	; 0x26f0 <lcd_move_cersor+0x50>
 	}
 	else if (row==2)
    26e4:	88 89       	ldd	r24, Y+16	; 0x10
    26e6:	82 30       	cpi	r24, 0x02	; 2
    26e8:	19 f4       	brne	.+6      	; 0x26f0 <lcd_move_cersor+0x50>
 	{
 		data=0xc0+coloumn-1;
    26ea:	89 89       	ldd	r24, Y+17	; 0x11
    26ec:	81 54       	subi	r24, 0x41	; 65
    26ee:	8f 87       	std	Y+15, r24	; 0x0f
 	}
 	lcd_send_cmd(data);
    26f0:	8f 85       	ldd	r24, Y+15	; 0x0f
    26f2:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <lcd_send_cmd>
    26f6:	80 e0       	ldi	r24, 0x00	; 0
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	a0 e8       	ldi	r26, 0x80	; 128
    26fc:	bf e3       	ldi	r27, 0x3F	; 63
    26fe:	8b 87       	std	Y+11, r24	; 0x0b
    2700:	9c 87       	std	Y+12, r25	; 0x0c
    2702:	ad 87       	std	Y+13, r26	; 0x0d
    2704:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2706:	6b 85       	ldd	r22, Y+11	; 0x0b
    2708:	7c 85       	ldd	r23, Y+12	; 0x0c
    270a:	8d 85       	ldd	r24, Y+13	; 0x0d
    270c:	9e 85       	ldd	r25, Y+14	; 0x0e
    270e:	20 e0       	ldi	r18, 0x00	; 0
    2710:	30 e0       	ldi	r19, 0x00	; 0
    2712:	4a ef       	ldi	r20, 0xFA	; 250
    2714:	54 e4       	ldi	r21, 0x44	; 68
    2716:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    271a:	dc 01       	movw	r26, r24
    271c:	cb 01       	movw	r24, r22
    271e:	8f 83       	std	Y+7, r24	; 0x07
    2720:	98 87       	std	Y+8, r25	; 0x08
    2722:	a9 87       	std	Y+9, r26	; 0x09
    2724:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2726:	6f 81       	ldd	r22, Y+7	; 0x07
    2728:	78 85       	ldd	r23, Y+8	; 0x08
    272a:	89 85       	ldd	r24, Y+9	; 0x09
    272c:	9a 85       	ldd	r25, Y+10	; 0x0a
    272e:	20 e0       	ldi	r18, 0x00	; 0
    2730:	30 e0       	ldi	r19, 0x00	; 0
    2732:	40 e8       	ldi	r20, 0x80	; 128
    2734:	5f e3       	ldi	r21, 0x3F	; 63
    2736:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    273a:	88 23       	and	r24, r24
    273c:	2c f4       	brge	.+10     	; 0x2748 <lcd_move_cersor+0xa8>
		__ticks = 1;
    273e:	81 e0       	ldi	r24, 0x01	; 1
    2740:	90 e0       	ldi	r25, 0x00	; 0
    2742:	9e 83       	std	Y+6, r25	; 0x06
    2744:	8d 83       	std	Y+5, r24	; 0x05
    2746:	3f c0       	rjmp	.+126    	; 0x27c6 <lcd_move_cersor+0x126>
	else if (__tmp > 65535)
    2748:	6f 81       	ldd	r22, Y+7	; 0x07
    274a:	78 85       	ldd	r23, Y+8	; 0x08
    274c:	89 85       	ldd	r24, Y+9	; 0x09
    274e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2750:	20 e0       	ldi	r18, 0x00	; 0
    2752:	3f ef       	ldi	r19, 0xFF	; 255
    2754:	4f e7       	ldi	r20, 0x7F	; 127
    2756:	57 e4       	ldi	r21, 0x47	; 71
    2758:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    275c:	18 16       	cp	r1, r24
    275e:	4c f5       	brge	.+82     	; 0x27b2 <lcd_move_cersor+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2760:	6b 85       	ldd	r22, Y+11	; 0x0b
    2762:	7c 85       	ldd	r23, Y+12	; 0x0c
    2764:	8d 85       	ldd	r24, Y+13	; 0x0d
    2766:	9e 85       	ldd	r25, Y+14	; 0x0e
    2768:	20 e0       	ldi	r18, 0x00	; 0
    276a:	30 e0       	ldi	r19, 0x00	; 0
    276c:	40 e2       	ldi	r20, 0x20	; 32
    276e:	51 e4       	ldi	r21, 0x41	; 65
    2770:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2774:	dc 01       	movw	r26, r24
    2776:	cb 01       	movw	r24, r22
    2778:	bc 01       	movw	r22, r24
    277a:	cd 01       	movw	r24, r26
    277c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2780:	dc 01       	movw	r26, r24
    2782:	cb 01       	movw	r24, r22
    2784:	9e 83       	std	Y+6, r25	; 0x06
    2786:	8d 83       	std	Y+5, r24	; 0x05
    2788:	0f c0       	rjmp	.+30     	; 0x27a8 <lcd_move_cersor+0x108>
    278a:	88 ec       	ldi	r24, 0xC8	; 200
    278c:	90 e0       	ldi	r25, 0x00	; 0
    278e:	9c 83       	std	Y+4, r25	; 0x04
    2790:	8b 83       	std	Y+3, r24	; 0x03
    2792:	8b 81       	ldd	r24, Y+3	; 0x03
    2794:	9c 81       	ldd	r25, Y+4	; 0x04
    2796:	01 97       	sbiw	r24, 0x01	; 1
    2798:	f1 f7       	brne	.-4      	; 0x2796 <lcd_move_cersor+0xf6>
    279a:	9c 83       	std	Y+4, r25	; 0x04
    279c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    279e:	8d 81       	ldd	r24, Y+5	; 0x05
    27a0:	9e 81       	ldd	r25, Y+6	; 0x06
    27a2:	01 97       	sbiw	r24, 0x01	; 1
    27a4:	9e 83       	std	Y+6, r25	; 0x06
    27a6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27a8:	8d 81       	ldd	r24, Y+5	; 0x05
    27aa:	9e 81       	ldd	r25, Y+6	; 0x06
    27ac:	00 97       	sbiw	r24, 0x00	; 0
    27ae:	69 f7       	brne	.-38     	; 0x278a <lcd_move_cersor+0xea>
    27b0:	14 c0       	rjmp	.+40     	; 0x27da <lcd_move_cersor+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27b2:	6f 81       	ldd	r22, Y+7	; 0x07
    27b4:	78 85       	ldd	r23, Y+8	; 0x08
    27b6:	89 85       	ldd	r24, Y+9	; 0x09
    27b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    27ba:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27be:	dc 01       	movw	r26, r24
    27c0:	cb 01       	movw	r24, r22
    27c2:	9e 83       	std	Y+6, r25	; 0x06
    27c4:	8d 83       	std	Y+5, r24	; 0x05
    27c6:	8d 81       	ldd	r24, Y+5	; 0x05
    27c8:	9e 81       	ldd	r25, Y+6	; 0x06
    27ca:	9a 83       	std	Y+2, r25	; 0x02
    27cc:	89 83       	std	Y+1, r24	; 0x01
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
    27d0:	9a 81       	ldd	r25, Y+2	; 0x02
    27d2:	01 97       	sbiw	r24, 0x01	; 1
    27d4:	f1 f7       	brne	.-4      	; 0x27d2 <lcd_move_cersor+0x132>
    27d6:	9a 83       	std	Y+2, r25	; 0x02
    27d8:	89 83       	std	Y+1, r24	; 0x01
 	_delay_ms(1);
 }
    27da:	61 96       	adiw	r28, 0x11	; 17
    27dc:	0f b6       	in	r0, 0x3f	; 63
    27de:	f8 94       	cli
    27e0:	de bf       	out	0x3e, r29	; 62
    27e2:	0f be       	out	0x3f, r0	; 63
    27e4:	cd bf       	out	0x3d, r28	; 61
    27e6:	cf 91       	pop	r28
    27e8:	df 91       	pop	r29
    27ea:	08 95       	ret

000027ec <keypad_vInit>:
 */
#include"Kypad_interface.h"
#include"../../MCAL/DIO/DIO_interface.h"

void keypad_vInit()
{
    27ec:	df 93       	push	r29
    27ee:	cf 93       	push	r28
    27f0:	cd b7       	in	r28, 0x3d	; 61
    27f2:	de b7       	in	r29, 0x3e	; 62
	    DIO_vsetpindirection('D',0,1);
    27f4:	84 e4       	ldi	r24, 0x44	; 68
    27f6:	60 e0       	ldi	r22, 0x00	; 0
    27f8:	41 e0       	ldi	r20, 0x01	; 1
    27fa:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',1,1);
    27fe:	84 e4       	ldi	r24, 0x44	; 68
    2800:	61 e0       	ldi	r22, 0x01	; 1
    2802:	41 e0       	ldi	r20, 0x01	; 1
    2804:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',2,1);
    2808:	84 e4       	ldi	r24, 0x44	; 68
    280a:	62 e0       	ldi	r22, 0x02	; 2
    280c:	41 e0       	ldi	r20, 0x01	; 1
    280e:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',3,1);
    2812:	84 e4       	ldi	r24, 0x44	; 68
    2814:	63 e0       	ldi	r22, 0x03	; 3
    2816:	41 e0       	ldi	r20, 0x01	; 1
    2818:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',4,0);
    281c:	84 e4       	ldi	r24, 0x44	; 68
    281e:	64 e0       	ldi	r22, 0x04	; 4
    2820:	40 e0       	ldi	r20, 0x00	; 0
    2822:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',5,0);
    2826:	84 e4       	ldi	r24, 0x44	; 68
    2828:	65 e0       	ldi	r22, 0x05	; 5
    282a:	40 e0       	ldi	r20, 0x00	; 0
    282c:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',6,0);
    2830:	84 e4       	ldi	r24, 0x44	; 68
    2832:	66 e0       	ldi	r22, 0x06	; 6
    2834:	40 e0       	ldi	r20, 0x00	; 0
    2836:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vsetpindirection('D',7,0);
    283a:	84 e4       	ldi	r24, 0x44	; 68
    283c:	67 e0       	ldi	r22, 0x07	; 7
    283e:	40 e0       	ldi	r20, 0x00	; 0
    2840:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	    DIO_vconnectpullup  ('D',4,1);
    2844:	84 e4       	ldi	r24, 0x44	; 68
    2846:	64 e0       	ldi	r22, 0x04	; 4
    2848:	41 e0       	ldi	r20, 0x01	; 1
    284a:	0e 94 92 0a 	call	0x1524	; 0x1524 <DIO_vconnectpullup>
	    DIO_vconnectpullup  ('D',5,1);
    284e:	84 e4       	ldi	r24, 0x44	; 68
    2850:	65 e0       	ldi	r22, 0x05	; 5
    2852:	41 e0       	ldi	r20, 0x01	; 1
    2854:	0e 94 92 0a 	call	0x1524	; 0x1524 <DIO_vconnectpullup>
	    DIO_vconnectpullup  ('D',6,1);
    2858:	84 e4       	ldi	r24, 0x44	; 68
    285a:	66 e0       	ldi	r22, 0x06	; 6
    285c:	41 e0       	ldi	r20, 0x01	; 1
    285e:	0e 94 92 0a 	call	0x1524	; 0x1524 <DIO_vconnectpullup>
	    DIO_vconnectpullup  ('D',7,1);
    2862:	84 e4       	ldi	r24, 0x44	; 68
    2864:	67 e0       	ldi	r22, 0x07	; 7
    2866:	41 e0       	ldi	r20, 0x01	; 1
    2868:	0e 94 92 0a 	call	0x1524	; 0x1524 <DIO_vconnectpullup>
}
    286c:	cf 91       	pop	r28
    286e:	df 91       	pop	r29
    2870:	08 95       	ret

00002872 <keypad_write>:
char keypad_write()
{
    2872:	df 93       	push	r29
    2874:	cf 93       	push	r28
    2876:	cd b7       	in	r28, 0x3d	; 61
    2878:	de b7       	in	r29, 0x3e	; 62
    287a:	69 97       	sbiw	r28, 0x19	; 25
    287c:	0f b6       	in	r0, 0x3f	; 63
    287e:	f8 94       	cli
    2880:	de bf       	out	0x3e, r29	; 62
    2882:	0f be       	out	0x3f, r0	; 63
    2884:	cd bf       	out	0x3d, r28	; 61
	 char arr[4][4]={{'7','8','9','/'},{'4','5','6','*'},{'A','B','C','D'},{'A','0','=','+'}};
    2886:	ce 01       	movw	r24, r28
    2888:	05 96       	adiw	r24, 0x05	; 5
    288a:	9e 8b       	std	Y+22, r25	; 0x16
    288c:	8d 8b       	std	Y+21, r24	; 0x15
    288e:	e2 e7       	ldi	r30, 0x72	; 114
    2890:	f0 e0       	ldi	r31, 0x00	; 0
    2892:	f8 8f       	std	Y+24, r31	; 0x18
    2894:	ef 8b       	std	Y+23, r30	; 0x17
    2896:	f0 e1       	ldi	r31, 0x10	; 16
    2898:	f9 8f       	std	Y+25, r31	; 0x19
    289a:	ef 89       	ldd	r30, Y+23	; 0x17
    289c:	f8 8d       	ldd	r31, Y+24	; 0x18
    289e:	00 80       	ld	r0, Z
    28a0:	8f 89       	ldd	r24, Y+23	; 0x17
    28a2:	98 8d       	ldd	r25, Y+24	; 0x18
    28a4:	01 96       	adiw	r24, 0x01	; 1
    28a6:	98 8f       	std	Y+24, r25	; 0x18
    28a8:	8f 8b       	std	Y+23, r24	; 0x17
    28aa:	ed 89       	ldd	r30, Y+21	; 0x15
    28ac:	fe 89       	ldd	r31, Y+22	; 0x16
    28ae:	00 82       	st	Z, r0
    28b0:	8d 89       	ldd	r24, Y+21	; 0x15
    28b2:	9e 89       	ldd	r25, Y+22	; 0x16
    28b4:	01 96       	adiw	r24, 0x01	; 1
    28b6:	9e 8b       	std	Y+22, r25	; 0x16
    28b8:	8d 8b       	std	Y+21, r24	; 0x15
    28ba:	99 8d       	ldd	r25, Y+25	; 0x19
    28bc:	91 50       	subi	r25, 0x01	; 1
    28be:	99 8f       	std	Y+25, r25	; 0x19
    28c0:	e9 8d       	ldd	r30, Y+25	; 0x19
    28c2:	ee 23       	and	r30, r30
    28c4:	51 f7       	brne	.-44     	; 0x289a <keypad_write+0x28>
		 char row,coloumn,x;
		 char returnval=0xff;
    28c6:	8f ef       	ldi	r24, 0xFF	; 255
    28c8:	89 83       	std	Y+1, r24	; 0x01
		 for(row=0;row<4;row++)
    28ca:	1c 82       	std	Y+4, r1	; 0x04
    28cc:	47 c0       	rjmp	.+142    	; 0x295c <keypad_write+0xea>
		 {
			 DIO_vwritepin('D',0,1);
    28ce:	84 e4       	ldi	r24, 0x44	; 68
    28d0:	60 e0       	ldi	r22, 0x00	; 0
    28d2:	41 e0       	ldi	r20, 0x01	; 1
    28d4:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
			 DIO_vwritepin('D',1,1);
    28d8:	84 e4       	ldi	r24, 0x44	; 68
    28da:	61 e0       	ldi	r22, 0x01	; 1
    28dc:	41 e0       	ldi	r20, 0x01	; 1
    28de:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
			 DIO_vwritepin('D',2,1);
    28e2:	84 e4       	ldi	r24, 0x44	; 68
    28e4:	62 e0       	ldi	r22, 0x02	; 2
    28e6:	41 e0       	ldi	r20, 0x01	; 1
    28e8:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
			 DIO_vwritepin('D',3,1);
    28ec:	84 e4       	ldi	r24, 0x44	; 68
    28ee:	63 e0       	ldi	r22, 0x03	; 3
    28f0:	41 e0       	ldi	r20, 0x01	; 1
    28f2:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>
			 DIO_vwritepin('D',row,0);
    28f6:	84 e4       	ldi	r24, 0x44	; 68
    28f8:	6c 81       	ldd	r22, Y+4	; 0x04
    28fa:	40 e0       	ldi	r20, 0x00	; 0
    28fc:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_vwritepin>

			for(coloumn=0;coloumn<4;coloumn++)
    2900:	1b 82       	std	Y+3, r1	; 0x03
    2902:	23 c0       	rjmp	.+70     	; 0x294a <keypad_write+0xd8>
			{
				x=DIO_u8readpin('D',(coloumn+4));
    2904:	8b 81       	ldd	r24, Y+3	; 0x03
    2906:	98 2f       	mov	r25, r24
    2908:	9c 5f       	subi	r25, 0xFC	; 252
    290a:	84 e4       	ldi	r24, 0x44	; 68
    290c:	69 2f       	mov	r22, r25
    290e:	0e 94 be 07 	call	0xf7c	; 0xf7c <DIO_u8readpin>
    2912:	8a 83       	std	Y+2, r24	; 0x02
				if(x==0)
    2914:	8a 81       	ldd	r24, Y+2	; 0x02
    2916:	88 23       	and	r24, r24
    2918:	a9 f4       	brne	.+42     	; 0x2944 <keypad_write+0xd2>
				 {
					 returnval=arr[row][coloumn];
    291a:	8c 81       	ldd	r24, Y+4	; 0x04
    291c:	28 2f       	mov	r18, r24
    291e:	30 e0       	ldi	r19, 0x00	; 0
    2920:	8b 81       	ldd	r24, Y+3	; 0x03
    2922:	48 2f       	mov	r20, r24
    2924:	50 e0       	ldi	r21, 0x00	; 0
    2926:	22 0f       	add	r18, r18
    2928:	33 1f       	adc	r19, r19
    292a:	22 0f       	add	r18, r18
    292c:	33 1f       	adc	r19, r19
    292e:	ce 01       	movw	r24, r28
    2930:	01 96       	adiw	r24, 0x01	; 1
    2932:	82 0f       	add	r24, r18
    2934:	93 1f       	adc	r25, r19
    2936:	84 0f       	add	r24, r20
    2938:	95 1f       	adc	r25, r21
    293a:	fc 01       	movw	r30, r24
    293c:	34 96       	adiw	r30, 0x04	; 4
    293e:	80 81       	ld	r24, Z
    2940:	89 83       	std	Y+1, r24	; 0x01
    2942:	06 c0       	rjmp	.+12     	; 0x2950 <keypad_write+0xde>
			 DIO_vwritepin('D',1,1);
			 DIO_vwritepin('D',2,1);
			 DIO_vwritepin('D',3,1);
			 DIO_vwritepin('D',row,0);

			for(coloumn=0;coloumn<4;coloumn++)
    2944:	8b 81       	ldd	r24, Y+3	; 0x03
    2946:	8f 5f       	subi	r24, 0xFF	; 255
    2948:	8b 83       	std	Y+3, r24	; 0x03
    294a:	8b 81       	ldd	r24, Y+3	; 0x03
    294c:	84 30       	cpi	r24, 0x04	; 4
    294e:	d0 f2       	brcs	.-76     	; 0x2904 <keypad_write+0x92>
					 returnval=arr[row][coloumn];
					 break;
				 }
			}

			if(x==0)
    2950:	8a 81       	ldd	r24, Y+2	; 0x02
    2952:	88 23       	and	r24, r24
    2954:	39 f0       	breq	.+14     	; 0x2964 <keypad_write+0xf2>
char keypad_write()
{
	 char arr[4][4]={{'7','8','9','/'},{'4','5','6','*'},{'A','B','C','D'},{'A','0','=','+'}};
		 char row,coloumn,x;
		 char returnval=0xff;
		 for(row=0;row<4;row++)
    2956:	8c 81       	ldd	r24, Y+4	; 0x04
    2958:	8f 5f       	subi	r24, 0xFF	; 255
    295a:	8c 83       	std	Y+4, r24	; 0x04
    295c:	8c 81       	ldd	r24, Y+4	; 0x04
    295e:	84 30       	cpi	r24, 0x04	; 4
    2960:	08 f4       	brcc	.+2      	; 0x2964 <keypad_write+0xf2>
    2962:	b5 cf       	rjmp	.-150    	; 0x28ce <keypad_write+0x5c>
			if(x==0)
			{
				break;
			}
		}
		 return returnval ;
    2964:	89 81       	ldd	r24, Y+1	; 0x01
}
    2966:	69 96       	adiw	r28, 0x19	; 25
    2968:	0f b6       	in	r0, 0x3f	; 63
    296a:	f8 94       	cli
    296c:	de bf       	out	0x3e, r29	; 62
    296e:	0f be       	out	0x3f, r0	; 63
    2970:	cd bf       	out	0x3d, r28	; 61
    2972:	cf 91       	pop	r28
    2974:	df 91       	pop	r29
    2976:	08 95       	ret

00002978 <BOTTON_vinit>:
 */
#include"BOTTON_interface.h"
#include"../../MCAL/DIO/DIO_interface.h"

void BOTTON_vinit (u8 port_name, u8 pin_num)
{
    2978:	df 93       	push	r29
    297a:	cf 93       	push	r28
    297c:	00 d0       	rcall	.+0      	; 0x297e <BOTTON_vinit+0x6>
    297e:	cd b7       	in	r28, 0x3d	; 61
    2980:	de b7       	in	r29, 0x3e	; 62
    2982:	89 83       	std	Y+1, r24	; 0x01
    2984:	6a 83       	std	Y+2, r22	; 0x02
	DIO_vsetpindirection ( port_name ,  pin_num, 0);
    2986:	89 81       	ldd	r24, Y+1	; 0x01
    2988:	6a 81       	ldd	r22, Y+2	; 0x02
    298a:	40 e0       	ldi	r20, 0x00	; 0
    298c:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
}
    2990:	0f 90       	pop	r0
    2992:	0f 90       	pop	r0
    2994:	cf 91       	pop	r28
    2996:	df 91       	pop	r29
    2998:	08 95       	ret

0000299a <BOTTON_DSW1_vinit>:
void BOTTON_DSW1_vinit (u8 port_name)
{
    299a:	df 93       	push	r29
    299c:	cf 93       	push	r28
    299e:	0f 92       	push	r0
    29a0:	cd b7       	in	r28, 0x3d	; 61
    29a2:	de b7       	in	r29, 0x3e	; 62
    29a4:	89 83       	std	Y+1, r24	; 0x01
	 DIO_vset_port_direction( port_name,0x00);
    29a6:	89 81       	ldd	r24, Y+1	; 0x01
    29a8:	60 e0       	ldi	r22, 0x00	; 0
    29aa:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DIO_vset_port_direction>
}
    29ae:	0f 90       	pop	r0
    29b0:	cf 91       	pop	r28
    29b2:	df 91       	pop	r29
    29b4:	08 95       	ret

000029b6 <BOTTON_u8read>:
unsigned char BOTTON_u8read(u8 port_name, u8 pin_num)
{
    29b6:	df 93       	push	r29
    29b8:	cf 93       	push	r28
    29ba:	00 d0       	rcall	.+0      	; 0x29bc <BOTTON_u8read+0x6>
    29bc:	0f 92       	push	r0
    29be:	cd b7       	in	r28, 0x3d	; 61
    29c0:	de b7       	in	r29, 0x3e	; 62
    29c2:	8a 83       	std	Y+2, r24	; 0x02
    29c4:	6b 83       	std	Y+3, r22	; 0x03
	u8 value;
	value=DIO_u8readpin( port_name, pin_num);
    29c6:	8a 81       	ldd	r24, Y+2	; 0x02
    29c8:	6b 81       	ldd	r22, Y+3	; 0x03
    29ca:	0e 94 be 07 	call	0xf7c	; 0xf7c <DIO_u8readpin>
    29ce:	89 83       	std	Y+1, r24	; 0x01
	return value;
    29d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    29d2:	0f 90       	pop	r0
    29d4:	0f 90       	pop	r0
    29d6:	0f 90       	pop	r0
    29d8:	cf 91       	pop	r28
    29da:	df 91       	pop	r29
    29dc:	08 95       	ret

000029de <BCD_seven_seg_init>:
#include "../../MCAL/DIO/DIO_interface.h"
#include "../../lib/BIT_MATH.h"


void BCD_seven_seg_init(unsigned char portname)
{
    29de:	df 93       	push	r29
    29e0:	cf 93       	push	r28
    29e2:	0f 92       	push	r0
    29e4:	cd b7       	in	r28, 0x3d	; 61
    29e6:	de b7       	in	r29, 0x3e	; 62
    29e8:	89 83       	std	Y+1, r24	; 0x01
	DIO_vsetpindirection( portname,0,1);
    29ea:	89 81       	ldd	r24, Y+1	; 0x01
    29ec:	60 e0       	ldi	r22, 0x00	; 0
    29ee:	41 e0       	ldi	r20, 0x01	; 1
    29f0:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	DIO_vsetpindirection( portname,1,1);
    29f4:	89 81       	ldd	r24, Y+1	; 0x01
    29f6:	61 e0       	ldi	r22, 0x01	; 1
    29f8:	41 e0       	ldi	r20, 0x01	; 1
    29fa:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	DIO_vsetpindirection( portname,2,1);
    29fe:	89 81       	ldd	r24, Y+1	; 0x01
    2a00:	62 e0       	ldi	r22, 0x02	; 2
    2a02:	41 e0       	ldi	r20, 0x01	; 1
    2a04:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
	DIO_vsetpindirection( portname,3,1);
    2a08:	89 81       	ldd	r24, Y+1	; 0x01
    2a0a:	63 e0       	ldi	r22, 0x03	; 3
    2a0c:	41 e0       	ldi	r20, 0x01	; 1
    2a0e:	0e 94 f6 05 	call	0xbec	; 0xbec <DIO_vsetpindirection>
}
    2a12:	0f 90       	pop	r0
    2a14:	cf 91       	pop	r28
    2a16:	df 91       	pop	r29
    2a18:	08 95       	ret

00002a1a <BCD_seven_seg_write>:
void BCD_seven_seg_write(unsigned char portname,unsigned char value)
{
    2a1a:	df 93       	push	r29
    2a1c:	cf 93       	push	r28
    2a1e:	00 d0       	rcall	.+0      	; 0x2a20 <BCD_seven_seg_write+0x6>
    2a20:	cd b7       	in	r28, 0x3d	; 61
    2a22:	de b7       	in	r29, 0x3e	; 62
    2a24:	89 83       	std	Y+1, r24	; 0x01
    2a26:	6a 83       	std	Y+2, r22	; 0x02

	write_low_nibble(portname,value);
    2a28:	89 81       	ldd	r24, Y+1	; 0x01
    2a2a:	6a 81       	ldd	r22, Y+2	; 0x02
    2a2c:	0e 94 af 09 	call	0x135e	; 0x135e <write_low_nibble>
}
    2a30:	0f 90       	pop	r0
    2a32:	0f 90       	pop	r0
    2a34:	cf 91       	pop	r28
    2a36:	df 91       	pop	r29
    2a38:	08 95       	ret

00002a3a <main>:
#include<util/delay.h>

#include"lib/BIT_MATH.h"

int main(void)
{
    2a3a:	df 93       	push	r29
    2a3c:	cf 93       	push	r28
    2a3e:	cd b7       	in	r28, 0x3d	; 61
    2a40:	de b7       	in	r29, 0x3e	; 62
    2a42:	2e 97       	sbiw	r28, 0x0e	; 14
    2a44:	0f b6       	in	r0, 0x3f	; 63
    2a46:	f8 94       	cli
    2a48:	de bf       	out	0x3e, r29	; 62
    2a4a:	0f be       	out	0x3f, r0	; 63
    2a4c:	cd bf       	out	0x3d, r28	; 61
	LED_vinit('C',0);
    2a4e:	83 e4       	ldi	r24, 0x43	; 67
    2a50:	60 e0       	ldi	r22, 0x00	; 0
    2a52:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <LED_vinit>

while(1)
		{


	         LED_vturn_on('C',0);
    2a56:	83 e4       	ldi	r24, 0x43	; 67
    2a58:	60 e0       	ldi	r22, 0x00	; 0
    2a5a:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <LED_vturn_on>
    2a5e:	80 e0       	ldi	r24, 0x00	; 0
    2a60:	90 e0       	ldi	r25, 0x00	; 0
    2a62:	aa ef       	ldi	r26, 0xFA	; 250
    2a64:	b2 e4       	ldi	r27, 0x42	; 66
    2a66:	8b 87       	std	Y+11, r24	; 0x0b
    2a68:	9c 87       	std	Y+12, r25	; 0x0c
    2a6a:	ad 87       	std	Y+13, r26	; 0x0d
    2a6c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a6e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a70:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a72:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a74:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a76:	20 e0       	ldi	r18, 0x00	; 0
    2a78:	30 e0       	ldi	r19, 0x00	; 0
    2a7a:	4a ef       	ldi	r20, 0xFA	; 250
    2a7c:	54 e4       	ldi	r21, 0x44	; 68
    2a7e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2a82:	dc 01       	movw	r26, r24
    2a84:	cb 01       	movw	r24, r22
    2a86:	8f 83       	std	Y+7, r24	; 0x07
    2a88:	98 87       	std	Y+8, r25	; 0x08
    2a8a:	a9 87       	std	Y+9, r26	; 0x09
    2a8c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a8e:	6f 81       	ldd	r22, Y+7	; 0x07
    2a90:	78 85       	ldd	r23, Y+8	; 0x08
    2a92:	89 85       	ldd	r24, Y+9	; 0x09
    2a94:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a96:	20 e0       	ldi	r18, 0x00	; 0
    2a98:	30 e0       	ldi	r19, 0x00	; 0
    2a9a:	40 e8       	ldi	r20, 0x80	; 128
    2a9c:	5f e3       	ldi	r21, 0x3F	; 63
    2a9e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2aa2:	88 23       	and	r24, r24
    2aa4:	2c f4       	brge	.+10     	; 0x2ab0 <main+0x76>
		__ticks = 1;
    2aa6:	81 e0       	ldi	r24, 0x01	; 1
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	9e 83       	std	Y+6, r25	; 0x06
    2aac:	8d 83       	std	Y+5, r24	; 0x05
    2aae:	3f c0       	rjmp	.+126    	; 0x2b2e <main+0xf4>
	else if (__tmp > 65535)
    2ab0:	6f 81       	ldd	r22, Y+7	; 0x07
    2ab2:	78 85       	ldd	r23, Y+8	; 0x08
    2ab4:	89 85       	ldd	r24, Y+9	; 0x09
    2ab6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ab8:	20 e0       	ldi	r18, 0x00	; 0
    2aba:	3f ef       	ldi	r19, 0xFF	; 255
    2abc:	4f e7       	ldi	r20, 0x7F	; 127
    2abe:	57 e4       	ldi	r21, 0x47	; 71
    2ac0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2ac4:	18 16       	cp	r1, r24
    2ac6:	4c f5       	brge	.+82     	; 0x2b1a <main+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ac8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2aca:	7c 85       	ldd	r23, Y+12	; 0x0c
    2acc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ace:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ad0:	20 e0       	ldi	r18, 0x00	; 0
    2ad2:	30 e0       	ldi	r19, 0x00	; 0
    2ad4:	40 e2       	ldi	r20, 0x20	; 32
    2ad6:	51 e4       	ldi	r21, 0x41	; 65
    2ad8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2adc:	dc 01       	movw	r26, r24
    2ade:	cb 01       	movw	r24, r22
    2ae0:	bc 01       	movw	r22, r24
    2ae2:	cd 01       	movw	r24, r26
    2ae4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2ae8:	dc 01       	movw	r26, r24
    2aea:	cb 01       	movw	r24, r22
    2aec:	9e 83       	std	Y+6, r25	; 0x06
    2aee:	8d 83       	std	Y+5, r24	; 0x05
    2af0:	0f c0       	rjmp	.+30     	; 0x2b10 <main+0xd6>
    2af2:	88 ec       	ldi	r24, 0xC8	; 200
    2af4:	90 e0       	ldi	r25, 0x00	; 0
    2af6:	9c 83       	std	Y+4, r25	; 0x04
    2af8:	8b 83       	std	Y+3, r24	; 0x03
    2afa:	8b 81       	ldd	r24, Y+3	; 0x03
    2afc:	9c 81       	ldd	r25, Y+4	; 0x04
    2afe:	01 97       	sbiw	r24, 0x01	; 1
    2b00:	f1 f7       	brne	.-4      	; 0x2afe <main+0xc4>
    2b02:	9c 83       	std	Y+4, r25	; 0x04
    2b04:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b06:	8d 81       	ldd	r24, Y+5	; 0x05
    2b08:	9e 81       	ldd	r25, Y+6	; 0x06
    2b0a:	01 97       	sbiw	r24, 0x01	; 1
    2b0c:	9e 83       	std	Y+6, r25	; 0x06
    2b0e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b10:	8d 81       	ldd	r24, Y+5	; 0x05
    2b12:	9e 81       	ldd	r25, Y+6	; 0x06
    2b14:	00 97       	sbiw	r24, 0x00	; 0
    2b16:	69 f7       	brne	.-38     	; 0x2af2 <main+0xb8>
    2b18:	9e cf       	rjmp	.-196    	; 0x2a56 <main+0x1c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b1a:	6f 81       	ldd	r22, Y+7	; 0x07
    2b1c:	78 85       	ldd	r23, Y+8	; 0x08
    2b1e:	89 85       	ldd	r24, Y+9	; 0x09
    2b20:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b22:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2b26:	dc 01       	movw	r26, r24
    2b28:	cb 01       	movw	r24, r22
    2b2a:	9e 83       	std	Y+6, r25	; 0x06
    2b2c:	8d 83       	std	Y+5, r24	; 0x05
    2b2e:	8d 81       	ldd	r24, Y+5	; 0x05
    2b30:	9e 81       	ldd	r25, Y+6	; 0x06
    2b32:	9a 83       	std	Y+2, r25	; 0x02
    2b34:	89 83       	std	Y+1, r24	; 0x01
    2b36:	89 81       	ldd	r24, Y+1	; 0x01
    2b38:	9a 81       	ldd	r25, Y+2	; 0x02
    2b3a:	01 97       	sbiw	r24, 0x01	; 1
    2b3c:	f1 f7       	brne	.-4      	; 0x2b3a <main+0x100>
    2b3e:	9a 83       	std	Y+2, r25	; 0x02
    2b40:	89 83       	std	Y+1, r24	; 0x01
    2b42:	89 cf       	rjmp	.-238    	; 0x2a56 <main+0x1c>

00002b44 <__udivmodqi4>:
    2b44:	99 1b       	sub	r25, r25
    2b46:	79 e0       	ldi	r23, 0x09	; 9
    2b48:	04 c0       	rjmp	.+8      	; 0x2b52 <__udivmodqi4_ep>

00002b4a <__udivmodqi4_loop>:
    2b4a:	99 1f       	adc	r25, r25
    2b4c:	96 17       	cp	r25, r22
    2b4e:	08 f0       	brcs	.+2      	; 0x2b52 <__udivmodqi4_ep>
    2b50:	96 1b       	sub	r25, r22

00002b52 <__udivmodqi4_ep>:
    2b52:	88 1f       	adc	r24, r24
    2b54:	7a 95       	dec	r23
    2b56:	c9 f7       	brne	.-14     	; 0x2b4a <__udivmodqi4_loop>
    2b58:	80 95       	com	r24
    2b5a:	08 95       	ret

00002b5c <__prologue_saves__>:
    2b5c:	2f 92       	push	r2
    2b5e:	3f 92       	push	r3
    2b60:	4f 92       	push	r4
    2b62:	5f 92       	push	r5
    2b64:	6f 92       	push	r6
    2b66:	7f 92       	push	r7
    2b68:	8f 92       	push	r8
    2b6a:	9f 92       	push	r9
    2b6c:	af 92       	push	r10
    2b6e:	bf 92       	push	r11
    2b70:	cf 92       	push	r12
    2b72:	df 92       	push	r13
    2b74:	ef 92       	push	r14
    2b76:	ff 92       	push	r15
    2b78:	0f 93       	push	r16
    2b7a:	1f 93       	push	r17
    2b7c:	cf 93       	push	r28
    2b7e:	df 93       	push	r29
    2b80:	cd b7       	in	r28, 0x3d	; 61
    2b82:	de b7       	in	r29, 0x3e	; 62
    2b84:	ca 1b       	sub	r28, r26
    2b86:	db 0b       	sbc	r29, r27
    2b88:	0f b6       	in	r0, 0x3f	; 63
    2b8a:	f8 94       	cli
    2b8c:	de bf       	out	0x3e, r29	; 62
    2b8e:	0f be       	out	0x3f, r0	; 63
    2b90:	cd bf       	out	0x3d, r28	; 61
    2b92:	09 94       	ijmp

00002b94 <__epilogue_restores__>:
    2b94:	2a 88       	ldd	r2, Y+18	; 0x12
    2b96:	39 88       	ldd	r3, Y+17	; 0x11
    2b98:	48 88       	ldd	r4, Y+16	; 0x10
    2b9a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2b9c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2b9e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2ba0:	8c 84       	ldd	r8, Y+12	; 0x0c
    2ba2:	9b 84       	ldd	r9, Y+11	; 0x0b
    2ba4:	aa 84       	ldd	r10, Y+10	; 0x0a
    2ba6:	b9 84       	ldd	r11, Y+9	; 0x09
    2ba8:	c8 84       	ldd	r12, Y+8	; 0x08
    2baa:	df 80       	ldd	r13, Y+7	; 0x07
    2bac:	ee 80       	ldd	r14, Y+6	; 0x06
    2bae:	fd 80       	ldd	r15, Y+5	; 0x05
    2bb0:	0c 81       	ldd	r16, Y+4	; 0x04
    2bb2:	1b 81       	ldd	r17, Y+3	; 0x03
    2bb4:	aa 81       	ldd	r26, Y+2	; 0x02
    2bb6:	b9 81       	ldd	r27, Y+1	; 0x01
    2bb8:	ce 0f       	add	r28, r30
    2bba:	d1 1d       	adc	r29, r1
    2bbc:	0f b6       	in	r0, 0x3f	; 63
    2bbe:	f8 94       	cli
    2bc0:	de bf       	out	0x3e, r29	; 62
    2bc2:	0f be       	out	0x3f, r0	; 63
    2bc4:	cd bf       	out	0x3d, r28	; 61
    2bc6:	ed 01       	movw	r28, r26
    2bc8:	08 95       	ret

00002bca <_exit>:
    2bca:	f8 94       	cli

00002bcc <__stop_program>:
    2bcc:	ff cf       	rjmp	.-2      	; 0x2bcc <__stop_program>
