Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 21:23:42 2018
| Host         : DESKTOP-T6GBLFK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ck_wrapper_vhdl_control_sets_placed.rpt
| Design       : ck_wrapper_vhdl
| Device       : xc7z007s
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              50 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+------------------+------------------+----------------+
|  cd2/GEN_DIV[12].DIVX/clkdiv_12 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[13].DIVX/clkdiv_13 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[16].DIVX/clkdiv_16 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[17].DIVX/clkdiv_17 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[15].DIVX/clkdiv_15 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[1].DIVX/clkdiv_1   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[20].DIVX/clkdiv_20 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[21].DIVX/clkdiv_21 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[22].DIVX/clkdiv_22 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[18].DIVX/clkdiv_18 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[14].DIVX/clkdiv_14 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[19].DIVX/clkdiv_19 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[23].DIVX/clkdiv_23 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[25].DIVX/clkdiv_25 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[2].DIVX/clkdiv_2   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[24].DIVX/clkdiv_24 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[6].DIVX/clkdiv_6   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[4].DIVX/clkdiv_4   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[5].DIVX/clkdiv_5   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[7].DIVX/clkdiv_7   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[8].DIVX/clkdiv_8   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[3].DIVX/clkdiv_3   |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[9].DIVX/clkdiv_9   |               | RST_IBUF         |                1 |              1 |
|  cd2/DFF0/clkdiv_0              |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[11].DIVX/clkdiv_11 |               | RST_IBUF         |                1 |              1 |
|  cd2/GEN_DIV[10].DIVX/clkdiv_10 |               | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG                  |               | RST_IBUF         |                1 |              1 |
|  cd2/cwire                      |               | RST_IBUF         |                4 |             23 |
+---------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
| 16+    |                     1 |
+--------+-----------------------+


