strict digraph "" {
	node [label="\N"];
	"1845:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0c50>",
		fillcolor=turquoise,
		label="1845:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1846:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb0c90>",
		fillcolor=springgreen,
		label="1846:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1845:BL" -> "1846:IF"	 [cond="[]",
		lineno=None];
	"1846:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311bb90>",
		fillcolor=turquoise,
		label="1846:BL
store_tx_data_valid <= 0;
store_tx_data <= 0;
store_CRC64 <= 0;
tx_data_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311bbd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1311bd50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311bed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb1050>]",
		style=filled,
		typ=Block];
	"Leaf_1844:AL"	 [def_var="['store_tx_data_valid', 'tx_data_int', 'store_tx_data', 'store_CRC64']",
		label="Leaf_1844:AL"];
	"1846:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"1852:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb0cd0>",
		fillcolor=springgreen,
		label="1852:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1857:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0d10>",
		fillcolor=turquoise,
		label="1857:BL
store_tx_data_valid[6:0] <= store_tx_data_valid[7:1];
tx_data_int <= store_tx_data[7:0];
store_tx_data[55:0] <= store_tx_\
data[63:8];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb0d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1311b0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b310>]",
		style=filled,
		typ=Block];
	"1852:IF" -> "1857:BL"	 [cond="['load_CRC8']",
		label="!(load_CRC8)",
		lineno=1852];
	"1852:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b650>",
		fillcolor=turquoise,
		label="1852:BL
store_tx_data_valid <= TX_DATA_VALID_DEL2;
store_tx_data <= TX_DATA_DEL2;
store_CRC64 <= CRC_32_64;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1311b850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311ba10>]",
		style=filled,
		typ=Block];
	"1852:IF" -> "1852:BL"	 [cond="['load_CRC8']",
		label=load_CRC8,
		lineno=1852];
	"1857:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"1844:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12fb1250>",
		clk_sens=True,
		fillcolor=gold,
		label="1844:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['store_tx_data_valid', 'CRC_32_64', 'TX_DATA_DEL2', 'TX_DATA_VALID_DEL2', 'reset_int', 'load_CRC8', 'store_tx_data']"];
	"1844:AL" -> "1845:BL"	 [cond="[]",
		lineno=None];
	"1852:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"1846:IF" -> "1846:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1846];
	"1846:IF" -> "1852:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1846];
}
