_include:
  - rcc_f0.yaml
  - rcc_pllsrc_2bit.yaml
  - rcc_cfgr3_cecsw.yaml

RCC:
  CFGR:
    PLLSRC:
      HSI48_Div_PREDIV: [3, "HSI48 divided by PREDIV selected as PLL input clock"]
  CFGR3:
    USBSW:
      HSI48: [0, "HSI48 selected as USB clock source"]
