<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue May 16 19:32:36 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS250T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.05V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Core_Poly</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>F:\MPFS_Projects\MPFS_ICICLE\synthesis\Core_Poly.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>9661</cell>
 <cell>254196</cell>
 <cell>3.80</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>3840</cell>
 <cell>254196</cell>
 <cell>1.51</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>432</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>159</cell>
 <cell>144</cell>
 <cell>110.42</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>159</cell>
 <cell>144</cell>
 <cell>110.42</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>86</cell>
 <cell>2352</cell>
 <cell>3.66</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>812</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>12</cell>
 <cell>784</cell>
 <cell>1.53</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>8197</cell>
 <cell>2376</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>1032</cell>
 <cell>1032</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>432</cell>
 <cell>432</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>9661</cell>
 <cell>3840</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>3</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>4</cell>
</row>
<row>
 <cell>11</cell>
 <cell>8</cell>
</row>
<row>
 <cell>13</cell>
 <cell>8</cell>
</row>
<row>
 <cell>14</cell>
 <cell>12</cell>
</row>
<row>
 <cell>22</cell>
 <cell>4</cell>
</row>
<row>
 <cell>23</cell>
 <cell>13</cell>
</row>
<row>
 <cell>24</cell>
 <cell>24</cell>
</row>
<row>
 <cell>25</cell>
 <cell>4</cell>
</row>
<row>
 <cell>26</cell>
 <cell>4</cell>
</row>
<row>
 <cell>28</cell>
 <cell>4</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>2</cell>
</row>
<row>
 <cell>47</cell>
 <cell>4</cell>
</row>
<row>
 <cell>49</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>103</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>381</cell>
</row>
<row>
 <cell>5</cell>
 <cell>96</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>477</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>1</cell>
 <cell>12</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>12</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>114</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>45</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2626</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1921</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_13766_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: S_AXI_ARESETN_ibuf</cell>
</row>
<row>
 <cell>703</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_162_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/N_162_i</cell>
</row>
<row>
 <cell>437</cell>
 <cell>INT_NET</cell>
 <cell>Net   : poly_mul_0/un1_t013_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: poly_mul_0/add_rd_0/un1_t013_or</cell>
</row>
<row>
 <cell>419</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CS_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CS[8]</cell>
</row>
<row>
 <cell>369</cell>
 <cell>INT_NET</cell>
 <cell>Net   : pvram_raddr[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/pvram_raddr_cZ[7]</cell>
</row>
<row>
 <cell>356</cell>
 <cell>INT_NET</cell>
 <cell>Net   : tf_address[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: tf_agen_0/tf_address_Z[1]</cell>
</row>
<row>
 <cell>336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_211_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/N_211_i</cell>
</row>
<row>
 <cell>253</cell>
 <cell>INT_NET</cell>
 <cell>Net   : poly_mul_0/t014_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: poly_mul_0/add_rd_0/mr1_dina_1_a4_RNISOCI[20]</cell>
</row>
<row>
 <cell>214</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CS_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CS[4]</cell>
</row>
<row>
 <cell>190</cell>
 <cell>INT_NET</cell>
 <cell>Net   : tf_address[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: tf_agen_0/tf_address_Z[4]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1921</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_13766_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: S_AXI_ARESETN_ibuf</cell>
</row>
<row>
 <cell>703</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_162_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/N_162_i</cell>
</row>
<row>
 <cell>437</cell>
 <cell>INT_NET</cell>
 <cell>Net   : poly_mul_0/un1_t013_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: poly_mul_0/add_rd_0/un1_t013_or</cell>
</row>
<row>
 <cell>419</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CS_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CS[8]</cell>
</row>
<row>
 <cell>369</cell>
 <cell>INT_NET</cell>
 <cell>Net   : pvram_raddr[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/pvram_raddr_cZ[7]</cell>
</row>
<row>
 <cell>356</cell>
 <cell>INT_NET</cell>
 <cell>Net   : tf_address[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: tf_agen_0/tf_address_Z[1]</cell>
</row>
<row>
 <cell>336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_211_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fsm_0/N_211_i</cell>
</row>
<row>
 <cell>253</cell>
 <cell>INT_NET</cell>
 <cell>Net   : poly_mul_0/t014_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: poly_mul_0/add_rd_0/mr1_dina_1_a4_RNISOCI[20]</cell>
</row>
<row>
 <cell>214</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CS_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CS[4]</cell>
</row>
<row>
 <cell>190</cell>
 <cell>INT_NET</cell>
 <cell>Net   : tf_address[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: tf_agen_0/tf_address_Z[4]</cell>
</row>
</table>
</doc>
