// Seed: 1282497659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19, id_20;
  supply0 id_21, id_22;
  assign id_22 = 1;
  assign module_1.id_9 = 0;
  assign id_17 = id_15;
  tri  id_23 = 1;
  wire id_24;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13
);
  wire id_15;
  assign id_7 = id_9;
  wire id_16, id_17, id_18;
  tri  id_19, id_20 = id_8;
  wire id_21;
  generate
    wire id_22;
  endgenerate
  module_0 modCall_1 (
      id_15,
      id_17,
      id_15,
      id_18,
      id_15,
      id_21,
      id_22,
      id_17,
      id_18,
      id_16,
      id_17,
      id_16,
      id_22,
      id_22,
      id_16,
      id_16,
      id_22,
      id_18
  );
  wire id_23;
  and primCall (id_2, id_16, id_9, id_4, id_17, id_22, id_19, id_3, id_12);
endmodule
