<stg><name>applyCost_hls<3></name>


<trans_list>

<trans id="344" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="34" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="34" op_0_bw="32">
<![CDATA[
entry:1 %empty_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="34" op_0_bw="32">
<![CDATA[
entry:2 %empty_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
entry:3 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="32">
<![CDATA[
entry:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %gamma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gamma

]]></Node>
<StgValue><ssdm name="gamma_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="52" op_0_bw="32">
<![CDATA[
entry:11 %sext_ln86 = sext i32 %gamma_read

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:12 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:13 %store_ln86 = store i10 0, i10 %s

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:14 %store_ln61 = store i6 0, i6 %n

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:15 %store_ln0 = store i34 0, i34 %empty_62

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:16 %store_ln0 = store i34 1304065748, i34 %empty_61

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln86 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.i:1 %icmp_ln86 = icmp_eq  i15 %indvar_flatten_load, i15 17408

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.i:2 %add_ln86_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:3 %br_ln86 = br i1 %icmp_ln86, void %generic_sincos<32, 12>.exit, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:0 %store_ln86 = store i15 %add_ln86_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:3 %n_load = load i6 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:4 %s_load = load i10 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
generic_sincos<32, 12>.exit:5 %add_ln86 = add i10 %s_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:8 %icmp_ln61 = icmp_eq  i6 %n_load, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:9 %select_ln86 = select i1 %icmp_ln61, i6 0, i6 %n_load

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
generic_sincos<32, 12>.exit:12 %select_ln86_3 = select i1 %icmp_ln61, i10 %add_ln86, i10 %s_load

]]></Node>
<StgValue><ssdm name="select_ln86_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="10">
<![CDATA[
generic_sincos<32, 12>.exit:14 %trunc_ln87 = trunc i10 %select_ln86_3

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="30" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:63 %add_ln61 = add i6 %select_ln86, i6 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:64 %icmp_ln61_1 = icmp_eq  i6 %add_ln61, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:92 %br_ln61 = br i1 %icmp_ln61_1, void %new.latch.for.body.i.split_ifconv.i, void %last.iter.for.body.i.split_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:1 %store_ln86 = store i10 %select_ln86_3, i10 %s

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:2 %store_ln61 = store i6 %add_ln61, i6 %n

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="84" st_id="3" stage="29" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="28" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="27" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="26" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="25" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="24" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="23" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="91" st_id="10" stage="22" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="92" st_id="11" stage="21" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="93" st_id="12" stage="20" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="94" st_id="13" stage="19" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="95" st_id="14" stage="18" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="17" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="97" st_id="16" stage="16" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="98" st_id="17" stage="15" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="99" st_id="18" stage="14" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="100" st_id="19" stage="13" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="101" st_id="20" stage="12" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="102" st_id="21" stage="11" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="103" st_id="22" stage="10" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="104" st_id="23" stage="9" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="105" st_id="24" stage="8" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="106" st_id="25" stage="7" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="107" st_id="26" stage="6" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="108" st_id="27" stage="5" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="109" st_id="28" stage="4" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="110" st_id="29" stage="3" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="111" st_id="30" stage="2" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="112" st_id="31" stage="1" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:15 %Hs = call i32 @costHamiltonian<3>, i9 %trunc_ln87, i32 %d

]]></Node>
<StgValue><ssdm name="Hs"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="113" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="52" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:16 %sext_ln88 = sext i32 %Hs

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="114" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:17 %mul_ln88 = mul i52 %sext_ln88, i52 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:1 %p_load30 = load i34 %empty_61

]]></Node>
<StgValue><ssdm name="p_load30"/></StgValue>
</operation>

<operation id="116" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:11 %select_ln86_2 = select i1 %icmp_ln61, i34 1304065748, i34 %p_load30

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="117" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:17 %mul_ln88 = mul i52 %sext_ln88, i52 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="118" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:18 %ang = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln88, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ang"/></StgValue>
</operation>

<operation id="119" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="34" op_0_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:47 %zext_ln71 = zext i6 %select_ln86

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="120" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:48 %x_s = ashr i34 %select_ln86_2, i34 %zext_ln71

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:2 %p_load = load i34 %empty_62

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:10 %select_ln86_1 = select i1 %icmp_ln61, i34 0, i34 %p_load

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="123" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:19 %sign0 = icmp_sgt  i32 %ang, i32 0

]]></Node>
<StgValue><ssdm name="sign0"/></StgValue>
</operation>

<operation id="124" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:20 %sub_ln211 = sub i32 0, i32 %ang

]]></Node>
<StgValue><ssdm name="sub_ln211"/></StgValue>
</operation>

<operation id="125" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:21 %inabs = select i1 %sign0, i32 %ang, i32 %sub_ln211

]]></Node>
<StgValue><ssdm name="inabs"/></StgValue>
</operation>

<operation id="126" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:27 %trunc_ln42 = trunc i32 %inabs

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="127" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:49 %y_s = ashr i34 %select_ln86_1, i34 %zext_ln71

]]></Node>
<StgValue><ssdm name="y_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="128" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="76" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:22 %zext_ln38 = zext i32 %inabs

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="129" st_id="35" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
generic_sincos<32, 12>.exit:23 %mul_ln38 = mul i76 %zext_ln38, i76 22399066950088

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="130" st_id="36" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
generic_sincos<32, 12>.exit:23 %mul_ln38 = mul i76 %zext_ln38, i76 22399066950088

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
for.end:0 %ret_ln96 = ret

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="131" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:13 %first_iter_0 = icmp_eq  i6 %select_ln86, i6 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="132" st_id="37" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
generic_sincos<32, 12>.exit:23 %mul_ln38 = mul i76 %zext_ln38, i76 22399066950088

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:24 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i76.i32.i32, i76 %mul_ln38, i32 65, i32 75

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:25 %k = partselect i2 @_ssdm_op_PartSelect.i2.i76.i32.i32, i76 %mul_ln38, i32 65, i32 66

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="135" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
generic_sincos<32, 12>.exit:43 %zext_ln86 = zext i10 %select_ln86_3

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="136" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="6">
<![CDATA[
generic_sincos<32, 12>.exit:44 %zext_ln61 = zext i6 %select_ln86

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
generic_sincos<32, 12>.exit:50 %cordic_apfixed_circ_table_arctan_128_addr = getelementptr i126 %cordic_apfixed_circ_table_arctan_128, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128_addr"/></StgValue>
</operation>

<operation id="138" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="126" op_0_bw="7">
<![CDATA[
generic_sincos<32, 12>.exit:51 %cordic_apfixed_circ_table_arctan_128_load = load i7 %cordic_apfixed_circ_table_arctan_128_addr

]]></Node>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128_load"/></StgValue>
</operation>

<operation id="139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
generic_sincos<32, 12>.exit:80 %this_re = getelementptr i32 %state_re, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="this_re"/></StgValue>
</operation>

<operation id="140" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
generic_sincos<32, 12>.exit:81 %this_im = getelementptr i32 %state_im, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="this_im"/></StgValue>
</operation>

<operation id="141" st_id="37" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
generic_sincos<32, 12>.exit:82 %this_re_load = load i9 %this_re

]]></Node>
<StgValue><ssdm name="this_re_load"/></StgValue>
</operation>

<operation id="142" st_id="37" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
generic_sincos<32, 12>.exit:86 %this_im_load = load i9 %this_im

]]></Node>
<StgValue><ssdm name="this_im_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="143" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="34" op_0_bw="11">
<![CDATA[
generic_sincos<32, 12>.exit:26 %zext_ln42 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="144" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:29 %mul_ln42 = mul i34 %zext_ln42, i34 3686831480

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="145" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="126" op_0_bw="7">
<![CDATA[
generic_sincos<32, 12>.exit:51 %cordic_apfixed_circ_table_arctan_128_load = load i7 %cordic_apfixed_circ_table_arctan_128_addr

]]></Node>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128_load"/></StgValue>
</operation>

<operation id="146" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:52 %tmp_73 = partselect i31 @_ssdm_op_PartSelect.i31.i126.i32.i32, i126 %cordic_apfixed_circ_table_arctan_128_load, i32 95, i32 125

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="147" st_id="38" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
generic_sincos<32, 12>.exit:82 %this_re_load = load i9 %this_re

]]></Node>
<StgValue><ssdm name="this_re_load"/></StgValue>
</operation>

<operation id="148" st_id="38" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
generic_sincos<32, 12>.exit:86 %this_im_load = load i9 %this_im

]]></Node>
<StgValue><ssdm name="this_im_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="149" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:29 %mul_ln42 = mul i34 %zext_ln42, i34 3686831480

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="150" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="34" op_0_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:0 %p_load31 = load i34 %empty

]]></Node>
<StgValue><ssdm name="p_load31"/></StgValue>
</operation>

<operation id="151" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="34" op_0_bw="34" op_1_bw="21" op_2_bw="13">
<![CDATA[
generic_sincos<32, 12>.exit:28 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i21.i13, i21 %trunc_ln42, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="152" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:30 %add_ln42 = add i34 %shl_ln, i34 %mul_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="153" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="33" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:31 %r = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %add_ln42, i32 1, i32 33

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="154" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="34" op_0_bw="33">
<![CDATA[
generic_sincos<32, 12>.exit:32 %zext_ln42_2 = zext i33 %r

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="155" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:33 %sub_ln228 = sub i34 6746518852, i34 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="sub_ln228"/></StgValue>
</operation>

<operation id="156" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:34 %icmp_ln225 = icmp_eq  i2 %k, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="157" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:35 %icmp_ln225_2 = icmp_eq  i2 %k, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln225_2"/></StgValue>
</operation>

<operation id="158" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
generic_sincos<32, 12>.exit:36 %or_ln225 = or i1 %icmp_ln225, i1 %icmp_ln225_2

]]></Node>
<StgValue><ssdm name="or_ln225"/></StgValue>
</operation>

<operation id="159" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="33" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:37 %tmp_s = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %sub_ln228, i32 1, i32 33

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="160" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:38 %tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln42, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="161" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:39 %tmp_85_cast = zext i32 %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="162" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
generic_sincos<32, 12>.exit:40 %empty_63 = select i1 %or_ln225, i33 %tmp_s, i33 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="163" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="33">
<![CDATA[
generic_sincos<32, 12>.exit:41 %sext_ln61 = sext i33 %empty_63

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="164" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:42 %select_ln61 = select i1 %first_iter_0, i34 %sext_ln61, i34 %p_load31

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="165" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:46 %d_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %select_ln61, i32 33

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="166" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:54 %add_ln76 = add i34 %select_ln86_2, i34 %y_s

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="167" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:55 %sub_ln77 = sub i34 %select_ln86_1, i34 %x_s

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="168" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:57 %sub_ln81 = sub i34 %select_ln86_2, i34 %y_s

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="169" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:58 %add_ln82 = add i34 %x_s, i34 %select_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:60 %x = select i1 %d_1, i34 %add_ln76, i34 %sub_ln81

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:61 %y = select i1 %d_1, i34 %sub_ln77, i34 %add_ln82

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="172" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:65 %trunc_ln61 = trunc i34 %y

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:66 %trunc_ln61_2 = trunc i34 %x

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="174" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="34" op_0_bw="31">
<![CDATA[
generic_sincos<32, 12>.exit:53 %zext_ln73 = zext i31 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="175" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:56 %add_ln78 = add i34 %zext_ln73, i34 %select_ln61

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="176" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:59 %sub_ln83 = sub i34 %select_ln61, i34 %zext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="177" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
generic_sincos<32, 12>.exit:62 %z = select i1 %d_1, i34 %add_ln78, i34 %sub_ln83

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="178" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
generic_sincos<32, 12>.exit:67 %sub_ln261 = sub i33 0, i33 %trunc_ln61

]]></Node>
<StgValue><ssdm name="sub_ln261"/></StgValue>
</operation>

<operation id="179" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
generic_sincos<32, 12>.exit:68 %sub_ln254 = sub i33 0, i33 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="180" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:69 %icmp_ln248 = icmp_eq  i2 %k, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="181" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:70 %icmp_ln248_2 = icmp_eq  i2 %k, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln248_2"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
generic_sincos<32, 12>.exit:71 %or_ln248 = or i1 %icmp_ln248_2, i1 %icmp_ln225_2

]]></Node>
<StgValue><ssdm name="or_ln248"/></StgValue>
</operation>

<operation id="183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
generic_sincos<32, 12>.exit:72 %sel_tmp8_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln248, i1 %or_ln248

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="184" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="33" op_0_bw="33" op_1_bw="2" op_2_bw="33" op_3_bw="2" op_4_bw="33" op_5_bw="2" op_6_bw="33" op_7_bw="33" op_8_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:73 %outsin_0_in_in_i = sparsemux i33 @_ssdm_op_SparseMux.ap_auto.3i33.i33.i2, i2 2, i33 %sub_ln261, i2 1, i33 %trunc_ln61, i2 0, i33 %sub_ln261, i33 0, i2 %sel_tmp8_i

]]></Node>
<StgValue><ssdm name="outsin_0_in_in_i"/></StgValue>
</operation>

<operation id="185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
generic_sincos<32, 12>.exit:74 %sel_tmp12_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln248, i1 %icmp_ln225_2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="186" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="33" op_1_bw="2" op_2_bw="33" op_3_bw="2" op_4_bw="33" op_5_bw="2" op_6_bw="33" op_7_bw="33" op_8_bw="2">
<![CDATA[
generic_sincos<32, 12>.exit:75 %outcos_write_assign_in_in_i = sparsemux i33 @_ssdm_op_SparseMux.ap_auto.3i33.i33.i2, i2 2, i33 %sub_ln254, i2 1, i33 %sub_ln254, i2 0, i33 %trunc_ln61_2, i33 0, i2 %sel_tmp12_i

]]></Node>
<StgValue><ssdm name="outcos_write_assign_in_in_i"/></StgValue>
</operation>

<operation id="187" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:76 %outcos = partselect i22 @_ssdm_op_PartSelect.i22.i33.i32.i32, i33 %outcos_write_assign_in_in_i, i32 11, i32 32

]]></Node>
<StgValue><ssdm name="outcos"/></StgValue>
</operation>

<operation id="188" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="22" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:77 %trunc_ln7 = partselect i22 @_ssdm_op_PartSelect.i22.i33.i32.i32, i33 %outsin_0_in_in_i, i32 11, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
generic_sincos<32, 12>.exit:78 %sub_ln266 = sub i22 0, i22 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sub_ln266"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
generic_sincos<32, 12>.exit:79 %outsin = select i1 %sign0, i22 %trunc_ln7, i22 %sub_ln266

]]></Node>
<StgValue><ssdm name="outsin"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:3 %store_ln68 = store i34 %y, i34 %empty_62

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:4 %store_ln68 = store i34 %x, i34 %empty_61

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:5 %store_ln68 = store i34 %z, i34 %empty

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body.i.split_ifconv.i:6 %br_ln61 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="195" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="52" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:83 %sext_ln65 = sext i32 %this_re_load

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="22">
<![CDATA[
generic_sincos<32, 12>.exit:84 %sext_ln65_1 = sext i22 %outcos

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="197" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:85 %mul_ln65 = mul i52 %sext_ln65, i52 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="198" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:85 %mul_ln65 = mul i52 %sext_ln65, i52 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</operation>

<operation id="199" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="52" op_0_bw="22">
<![CDATA[
generic_sincos<32, 12>.exit:87 %sext_ln65_2 = sext i22 %outsin

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="200" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:88 %sext_ln65_3 = sext i32 %this_im_load

]]></Node>
<StgValue><ssdm name="sext_ln65_3"/></StgValue>
</operation>

<operation id="201" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:89 %mul_ln65_1 = mul i52 %sext_ln65_3, i52 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="mul_ln65_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="202" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:89 %mul_ln65_1 = mul i52 %sext_ln65_3, i52 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="mul_ln65_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="203" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_1_VITIS_LOOP_61_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="204" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
generic_sincos<32, 12>.exit:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17408, i64 17408, i64 17408

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
generic_sincos<32, 12>.exit:45 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="206" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
generic_sincos<32, 12>.exit:90 %add_ln65 = add i52 %mul_ln65, i52 %mul_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
generic_sincos<32, 12>.exit:91 %temp_re = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln65, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="temp_re"/></StgValue>
</operation>

<operation id="208" st_id="45" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.body.i.split_ifconv.i:0 %store_ln67 = store i32 %temp_re, i9 %this_re

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body.i.split_ifconv.i:1 %br_ln61 = br void %new.latch.for.body.i.split_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
