# About

This algorithmic state machine  computes the lowest common multiple of two input 8-bit integers. Written in VHDL and tested on the Altera Cyclone IV FPGA board.

# Synthesized Circuit

![Alt text](/synthesized_circuit.png "Synthesized Circuit")

# Tests

![Alt text](/test1.jpg "Test 1")


![Alt text](/test2.jpg "Test 2")


![Alt text](/test3.jpg "Test 3")
