\t (00:00:05) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:05)     Journal start - Tue Mar  8 13:34:38 2022
\t (00:00:05)         Host=BF-202007251750 User=Administrator Pid=1252 CPUs=16
\t (00:00:05) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:05) 
   (00:00:05) Loading axlcore.cxt 
\t (00:00:06) Opening existing design...
\i (00:00:06) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "zpad_soldermask_shape"
\d (00:00:06) Design opened: G:/github/PLL_FM_HW/LIBS/zpad_soldermask_shape.dra
\i (00:00:06) trapsize 890
\i (00:00:06) trapsize 917
\i (00:00:06) trapsize 890
\i (00:00:06) trapsize 958
\i (00:00:06) trapsize 982
\i (00:00:07) etchedit 
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out 15.0255 -5.5084
\i (00:01:24) trapsize 1964
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out 8.3083 -4.2907
\i (00:01:24) trapsize 3928
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out -9.2896 2.0728
\i (00:01:24) trapsize 7856
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out -9.2895 2.0727
\i (00:01:24) trapsize 15712
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out -9.2896 2.0728
\i (00:01:24) trapsize 31425
\i (00:03:45) open 
\i (00:03:55) fillin "G:/github/PLL_FM_HW/FlashLight/PCB/FLASHLIGHT_V22.brd"
\i (00:03:55) cd "G:/github/PLL_FM_HW/FlashLight/PCB"
\t (00:03:56) Opening existing design...
\i (00:03:56) trapsize 1086
\i (00:03:56) trapsize 1121
\i (00:03:56) trapsize 1131
\i (00:03:56) trapsize 1131
\t (00:03:56)     Journal end - Tue Mar  8 13:38:29 2022
