// Seed: 455509352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output uwire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_8, id_9;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd62
) (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    output supply1 id_7
);
  logic [1 : -1] _id_9;
  supply0 id_10 = -1;
  buf primCall (id_7, id_4);
  logic [1 : id_9] id_11;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11,
      id_10
  );
endmodule
