#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 16:51:01 2019
# Process ID: 8112
# Current directory: E:/EGCP447/Assignment2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11732 E:\EGCP447\Assignment2\project_1\project_1.xpr
# Log file: E:/EGCP447/Assignment2/project_1/vivado.log
# Journal file: E:/EGCP447/Assignment2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EGCP447/Assignment2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/EGCP447/Assexit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 17:08:14 2019...
leset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_corrector_sec_corrector_tb_vhd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sec_corrector_sec_corrector_tb_vhd_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EGCP447/Assignment2/Assignment2-Copy/Assignment2Copy/ScanFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ScanFF'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EGCP447/Assignment2/Assignment2-Copy/Assignment2/sec_corrector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sec_corrector'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EGCP447/Assignment2/Assignment2-Copy/Assignment2/sec_func.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sec_func'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EGCP447/Assignment2/Assignment2-Copy/Assignment2/sec_corrector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sec_corrector_sec_corrector_tb_vhd_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 29707f5be58a4e2f8740c8aae2d616be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sec_corrector_sec_corrector_tb_vhd_tb_behav xil_defaultlib.sec_corrector_sec_corrector_tb_vhd_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29707f5be58a4e2f8740c8aae2d616be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sec_corrector_sec_corrector_tb_vhd_tb_behav xil_defaultlib.sec_corrector_sec_corrector_tb_vhd_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ScanFF [scanff_default]
Compiling architecture behavioral of entity xil_defaultlib.sec_func [sec_func_default]
Compiling architecture behavioral of entity xil_defaultlib.sec_corrector [sec_corrector_default]
Compiling architecture behavior of entity xil_defaultlib.sec_corrector_sec_corrector_tb_v...
Built simulation snapshot sec_corrector_sec_corrector_tb_vhd_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/sec_corrector_sec_corrector_tb_vhd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  7 16:58:09 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 765.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sec_corrector_sec_corrector_tb_vhd_tb_behav -key {Behavioral:sim_1:Functional:sec_corrector_sec_corrector_tb_vhd_tb} -tclbatch {sec_corrector_sec_corrector_tb_vhd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sec_corrector_sec_corrector_tb_vhd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sec_corrector_sec_corrector_tb_vhd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 765.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sec_corrector_kk_vhd_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_corrector_kk_vhd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sec_corrector_kk_vhd_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EGCP447/Assignment2/Assignment2-Copy/Assignment2Copy/kk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sec_corrector_kk_vhd_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 29707f5be58a4e2f8740c8aae2d616be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sec_corrector_kk_vhd_tb_behav xil_defaultlib.sec_corrector_kk_vhd_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29707f5be58a4e2f8740c8aae2d616be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sec_corrector_kk_vhd_tb_behav xil_defaultlib.sec_corrector_kk_vhd_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ScanFF [scanff_default]
Compiling architecture behavioral of entity xil_defaultlib.sec_corrector [sec_corrector_default]
Compiling architecture behavior of entity xil_defaultlib.sec_corrector_kk_vhd_tb
Built simulation snapshot sec_corrector_kk_vhd_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/sec_corrector_kk_vhd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  7 16:59:19 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EGCP447/Assignment2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sec_corrector_kk_vhd_tb_behav -key {Behavioral:sim_1:Functional:sec_corrector_kk_vhd_tb} -tclbatch {sec_corrector_kk_vhd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sec_corrector_kk_vhd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sec_corrector_kk_vhd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 765.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 17:02:38 2019...
