\doxysection{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_l_t_d_c___layer___type_def}{}\label{struct_l_t_d_c___layer___type_def}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}


LCD-\/\+TFT Display layer x Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for LTDC\+\_\+\+Layer\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=185pt]{struct_l_t_d_c___layer___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}{WHPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}{WVPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}{CKCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}{PFCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}{CACR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}{DCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}{BFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}{CFBAR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}{CFBLR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}{CFBLNR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}{CLUTWR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LCD-\/\+TFT Display layer x Controller. 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_l_t_d_c___layer___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!BFCR@{BFCR}}
\index{BFCR@{BFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BFCR}{BFCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BFCR}

LTDC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CACR@{CACR}}
\index{CACR@{CACR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CACR}

LTDC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBAR@{CFBAR}}
\index{CFBAR@{CFBAR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBAR}{CFBAR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBAR}

LTDC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLNR@{CFBLNR}}
\index{CFBLNR@{CFBLNR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLNR}{CFBLNR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBLNR}

LTDC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLR@{CFBLR}}
\index{CFBLR@{CFBLR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLR}{CFBLR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBLR}

LTDC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00671}{671}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CKCR@{CKCR}}
\index{CKCR@{CKCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CKCR}{CKCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CKCR}

LTDC Layerx Color Keying Configuration Register Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CLUTWR@{CLUTWR}}
\index{CLUTWR@{CLUTWR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLUTWR}{CLUTWR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLUTWR}

LTDC Layerx CLUT Write Register Address offset\+: 0x144 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00674}{674}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

LTDC Layerx Control Register Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!DCCR@{DCCR}}
\index{DCCR@{DCCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCCR}{DCCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCCR}

LTDC Layerx Default Color Configuration Register Address offset\+: 0x9C 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!PFCR@{PFCR}}
\index{PFCR@{PFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PFCR}{PFCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PFCR}

LTDC Layerx Pixel Format Configuration Register Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056} 
uint32\+\_\+t RESERVED0}

Reserved 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828} 
uint32\+\_\+t RESERVED1}

Reserved 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00673}{673}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WHPCR@{WHPCR}}
\index{WHPCR@{WHPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WHPCR}{WHPCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WHPCR}

LTDC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WVPCR@{WVPCR}}
\index{WVPCR@{WVPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WVPCR}{WVPCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WVPCR}

LTDC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
