
---------- Begin Simulation Statistics ----------
final_tick                                 6683320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     57                       # Simulator instruction rate (inst/s)
host_mem_usage                                5775044                       # Number of bytes of host memory used
host_op_rate                                       59                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3380.16                       # Real time elapsed on the host
host_tick_rate                                1972735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      194169                       # Number of instructions simulated
sim_ops                                        198412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006668                       # Number of seconds simulated
sim_ticks                                  6668157500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.230959                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   28808                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 66                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30419                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                256                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              205                       # Number of indirect misses.
system.cpu.branchPred.lookups                   33372                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     919                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      189099                       # Number of instructions committed
system.cpu.committedOps                        192696                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.514286                       # CPI: cycles per instruction
system.cpu.discardedOps                          2458                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             100846                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             11046                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            57793                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          229709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284553                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       47                       # number of quiesce instructions executed
system.cpu.numCycles                           664548                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        47                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  124875     64.80%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                    124      0.06%     64.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                   9184      4.77%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58513     30.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   192696                       # Class of committed instruction
system.cpu.quiesceCycles                     10004504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          434839                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           77                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52613                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13644                       # Transaction distribution
system.membus.trans_dist::ReadResp              13924                       # Transaction distribution
system.membus.trans_dist::WriteReq              13049                       # Transaction distribution
system.membus.trans_dist::WriteResp             13049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            19                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        26130                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         26130                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        52304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        53466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        52260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        52260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 106297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1693325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79272                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000416                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020399                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79239     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               79272                       # Request fanout histogram
system.membus.reqLayer6.occupancy           147863236                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1141750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              502484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              226500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             817230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           88975680                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1320750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9828202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2457051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12285253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2457051                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9828202                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12285253                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12285253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12285253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     24570505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        38912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        38912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        41441                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        41441                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        98306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       160706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1281                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1572868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2558077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          242923250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    205233389                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    158945000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9828202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7371152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9828202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27027556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9828202                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7371152                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17199354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9828202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17199354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17199354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44226910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7371152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17199354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24570505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7371152                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2534433                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9905585                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7371152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24570505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2534433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34476090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13586                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13586                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        12544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        12544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        32770                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        52260                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        35111                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        35111    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        35111                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     91673125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80463000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1796857378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39312809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39312809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1875482995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     49141011                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49196798                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98337809                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845998389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     88509607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39312809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1973820804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1507332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       851972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1507332                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       262145                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        26625                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       190465                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    147423632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     68797415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9828202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    226049250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     98282022                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    127767228                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    226049250                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    245705654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    196564643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9828202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    452098499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          261                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          279                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2505040                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       172761                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2677801                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2505040                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2505040                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2505040                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       172761                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2677801                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       589828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             870396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          803328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         9217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39368596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     88454419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2534433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            172761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             130530210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          76783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39312809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     68797415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9828202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2457051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120472259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          76783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     78681405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    157251835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9828202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2457051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2534433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           172761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251002470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     16368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003258596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12552                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    427363950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   67920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               783943950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31460.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57710.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.992174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.262020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.534250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50      2.79%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      2.24%      7.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      1.45%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      1.68%     10.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      1.62%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.18%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.62%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1509     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1789                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.805195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    535.430644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             68     88.31%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.30%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      3.90%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            4      5.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     162.818182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.148997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    295.496047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             42     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      7.79%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10     12.99%     75.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      3.90%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.30%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.30%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.30%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.60%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      2.60%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.30%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.30%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.60%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      6.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 869376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  870396                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               803328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       130.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    130.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6667775750                       # Total gap between requests
system.mem_ctrls.avgGap                     254923.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262380                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       588800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39348200.758605360985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 88300253.855731517076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2534433.237367293797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172761.366239474708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76782.829439766530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39312808.673160463572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 68797415.178030818701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9828202.168290115893                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2313082.736872966867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         9217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    229104935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    538762310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     14720810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1355895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    986157875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29003800875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  64320510250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  16798218375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     77525375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55824.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58453.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     55550.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75327.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 123269734.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7081006.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   8973285.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  16404510.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    302833.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6009658125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    360780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    301007875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  94                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            47                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     133038997.340426                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    384050601.255906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1302125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545334750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              47                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       430487125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6252832875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        98145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        98145                       # number of overall hits
system.cpu.icache.overall_hits::total           98145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          261                       # number of overall misses
system.cpu.icache.overall_misses::total           261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11362500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11362500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        98406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        98406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43534.482759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43534.482759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43534.482759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43534.482759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10951000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10951000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002652                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002652                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002652                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002652                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41957.854406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41957.854406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41957.854406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41957.854406                       # average overall mshr miss latency
system.cpu.icache.replacements                     49                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        98145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        98406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43534.482759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43534.482759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41957.854406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41957.854406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           331.907442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 454                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                49                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.265306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   331.907442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.648257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            197073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           197073                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15254                       # number of overall hits
system.cpu.dcache.overall_hits::total           15254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           40                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           40                       # number of overall misses
system.cpu.dcache.overall_misses::total            40                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3162625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3162625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3162625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3162625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79065.625000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79065.625000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79065.625000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79065.625000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          563                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          563                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1257375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1257375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2233.348135                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2233.348135                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       883750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       883750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46513.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46513.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           58                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           58                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1257375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1257375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44973.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44973.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21678.879310                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21678.879310                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108517.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108517.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          505                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          505                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110323.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110323.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        26130                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        26130                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    271832500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    271832500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10403.080750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10403.080750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8190                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8190                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        17940                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        17940                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    265313861                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    265313861                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14788.955463                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14788.955463                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           148.883938                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 8                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.125000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   148.883938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            270252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           270252                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6683320000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6683428750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     57                       # Simulator instruction rate (inst/s)
host_mem_usage                                5775180                       # Number of bytes of host memory used
host_op_rate                                       59                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3380.32                       # Real time elapsed on the host
host_tick_rate                                1972673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      194178                       # Number of instructions simulated
sim_ops                                        198427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006668                       # Number of seconds simulated
sim_ticks                                  6668266250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.225737                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   28810                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31581                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 67                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               890                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30419                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                256                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              205                       # Number of indirect misses.
system.cpu.branchPred.lookups                   33378                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     921                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      189108                       # Number of instructions committed
system.cpu.committedOps                        192711                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.515039                       # CPI: cycles per instruction
system.cpu.discardedOps                          2465                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             100863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             11046                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            57794                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          229845                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284492                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       47                       # number of quiesce instructions executed
system.cpu.numCycles                           664722                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        47                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  124883     64.80%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                    124      0.06%     64.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                   9190      4.77%     69.64% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58513     30.36%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   192711                       # Class of committed instruction
system.cpu.quiesceCycles                     10004504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          434877                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           79                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13644                       # Transaction distribution
system.membus.trans_dist::ReadResp              13926                       # Transaction distribution
system.membus.trans_dist::WriteReq              13049                       # Transaction distribution
system.membus.trans_dist::WriteResp             13049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            19                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        26130                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         26130                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        52304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        53466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        52260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        52260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 106303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1693453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79274                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000416                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020399                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79241     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               79274                       # Request fanout histogram
system.membus.reqLayer6.occupancy           147863236                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1141750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              226500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             817230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           88975680                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1330750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9828042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2457010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12285052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2457010                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9828042                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12285052                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12285052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12285052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     24570105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        38912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        38912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        41441                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        41441                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        98306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       160706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1281                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1572868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2558077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          242923250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    205233389                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    158945000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9828042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7371031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9828042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27027115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9828042                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7371031                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17199073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9828042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17199073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17199073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44226188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7371031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17199073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24570105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7371031                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2534392                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9905423                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7371031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24570105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2534392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34475528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13586                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13586                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        12544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        12544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        32770                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        52260                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1672060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        35111                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        35111    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        35111                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     91673125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80463000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1796828074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39312168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39312168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1875452409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     49140209                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49195996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98336205                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845968283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     88508164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39312168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1973788614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1507332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       851972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1507332                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       262145                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        26625                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       190465                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    147421228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     68796293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9828042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    226045563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     98280419                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    127765144                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    226045563                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    245701647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    196561438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9828042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    452091126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16832                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16832                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          263                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          281                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2524194                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       172759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2696953                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2524194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2524194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2524194                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       172759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2696953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       589828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             870396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          803328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         9217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39367954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     88452977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2534392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            172759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             130528081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          76782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39312168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     68796293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9828042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2457010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120470295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          76782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     78680122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    157249270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9828042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2457010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2534392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           172759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250998376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     16368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003258596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12552                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    427363950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   67920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               783943950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31460.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57710.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.992174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.262020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.534250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50      2.79%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      2.24%      7.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      1.45%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      1.68%     10.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      1.62%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.18%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.62%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1509     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1789                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.805195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    535.430644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             68     88.31%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.30%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      3.90%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            4      5.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     162.818182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.148997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    295.496047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             42     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      7.79%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10     12.99%     75.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      3.90%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.30%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.30%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.30%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.60%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      2.60%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.30%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.30%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.60%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      6.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 869376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  870396                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               803328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       130.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    130.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6667775750                       # Total gap between requests
system.mem_ctrls.avgGap                     254923.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262380                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       588800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39347559.045051626861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 88298813.803363054991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2534391.904342452064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172758.548745710345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76781.577220315696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39312167.536801636219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 68796293.189402863383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9828041.884200409055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2313045.013762010727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         9217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    229104935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    538762310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     14720810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1355895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    986157875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29003800875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  64320510250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  16798218375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     77525375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55824.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58453.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     55550.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75327.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 123269734.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7081006.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   8973285.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  16404510.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    302833.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6009658125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    360780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    301116625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  94                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            47                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     133038997.340426                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    384050601.255906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1302125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545334750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              47                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       430595875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6252832875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        98154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        98154                       # number of overall hits
system.cpu.icache.overall_hits::total           98154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          263                       # number of overall misses
system.cpu.icache.overall_misses::total           263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11448750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11448750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11448750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11448750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        98417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        98417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98417                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43531.368821                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43531.368821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43531.368821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43531.368821                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          263                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          263                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11034375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11034375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11034375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11034375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41955.798479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41955.798479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41955.798479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41955.798479                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        98154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11448750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11448750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        98417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43531.368821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43531.368821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11034375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11034375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41955.798479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41955.798479                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           331.907769                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              100307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            248.900744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   331.907769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.648257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            197097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           197097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15260                       # number of overall hits
system.cpu.dcache.overall_hits::total           15260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           40                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           40                       # number of overall misses
system.cpu.dcache.overall_misses::total            40                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3162625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3162625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3162625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3162625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15300                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79065.625000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79065.625000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79065.625000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79065.625000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          563                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          563                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1257375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1257375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002353                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2233.348135                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2233.348135                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       883750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       883750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46513.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46513.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           58                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           58                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1257375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1257375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44973.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44973.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21678.879310                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21678.879310                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108517.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108517.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          505                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          505                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110323.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110323.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        26130                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        26130                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    271832500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    271832500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10403.080750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10403.080750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8190                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8190                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        17940                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        17940                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    265313861                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    265313861                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14788.955463                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14788.955463                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           148.883956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.962025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   148.883956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            270276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           270276                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6683428750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
