<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> Again bit time settings
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2008-July/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20Again%20bit%20time%20settings&In-Reply-To=%3C488590AB.2010107%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001739.html">
   <LINK REL="Next"  HREF="001741.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>Again bit time settings</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20Again%20bit%20time%20settings&In-Reply-To=%3C488590AB.2010107%40grandegger.com%3E"
       TITLE="Again bit time settings">wg at grandegger.com
       </A><BR>
    <I>Tue Jul 22 09:47:55 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="001739.html">Again bit time settings
</A></li>
        <LI>Next message: <A HREF="001741.html">Again bit time settings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1740">[ date ]</a>
              <a href="thread.html#1740">[ thread ]</a>
              <a href="subject.html#1740">[ subject ]</a>
              <a href="author.html#1740">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Kurt Van Dijck wrote:
&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> Wolfgang Grandegger wrote:
</I>&gt;&gt;<i> Hans J. Koch wrote:
</I>&gt;&gt;&gt;<i> On Mon, Jul 21, 2008 at 09:32:19AM +0200, Wolfgang Grandegger wrote:
</I>&gt;&gt;&gt;&gt;<i> Robert Schwebel wrote:
</I>&gt;&gt;&gt;&gt;&gt;<i> On Mon, Jul 21, 2008 at 09:11:00AM +0200, Wolfgang Grandegger wrote:
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i> o Each CAN controller has to provide built-in tables for the 
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i> non-experts
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i>   mode defining CIA recommended bit-timing parameters for the 
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i> CAN clock
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i>   frequencies used and the common bitrates:
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i> Why? For a driver, it's easy enough to calculate these values on the
</I>&gt;&gt;&gt;&gt;&gt;&gt;&gt;<i> fly, given the clock and the desired bitrate.
</I>&gt;&gt;&gt;&gt;&gt;&gt;<i> It's *not* easy to calculate proper bit-timing parameters, as we 
</I>&gt;&gt;&gt;&gt;&gt;&gt;<i> know, especially if you take into account chips with special 
</I>&gt;&gt;&gt;&gt;&gt;&gt;<i> clocks and ranges of tseg1, tseg2, brp, etc.
</I>&gt;&gt;&gt;&gt;&gt;<i> Hmmm? The originally proposed workflow was:
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i> - user specifies bittime, alternatively bit-timing parameters
</I>&gt;&gt;&gt;&gt;&gt;<i> - core selects bit-timing parameters from CIA table or uses them
</I>&gt;&gt;&gt;&gt;&gt;<i>   directly (if specified)
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i> (here we always have bit-timing parameters)
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i> - controller driver gets bit timing parameters
</I>&gt;&gt;&gt;&gt;&gt;<i> - it derives it's registers *from the parameters*
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i> What's wrong with that method?
</I>&gt;&gt;&gt;&gt;<i> Nothing, just that Hans doesn't like the tables ;-). I's actually 
</I>&gt;&gt;&gt;&gt;<i> what  my patch implements.
</I>&gt;&gt;&gt;<i> I like tables, but not in kernel space. The disadvantages you mentioned
</I>&gt;&gt;&gt;<i> yourself are enough to throw them out. I didn't understand why you
</I>&gt;&gt;&gt;<i> explained in detail why it doesn't work for every chip but then
</I>&gt;&gt;&gt;<i> implement it.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> It *does* work if the driver provides a proper table, in contrast to 
</I>&gt;&gt;<i> the    built-in algorithm. I might have misunderstood something.
</I>&gt;<i> It does only work for 8MHz &amp; 16MHz for the SJA1000 patch. I'm thinking 
</I>
Bit-timing parameters for 8MHz will work for sure fir clock frequencies 
(n * 8) MHz. For the SJA1000, I have defined a second table for 12 MHz 
which should cover most SJA1000 hardware.

&gt;<i> on when
</I>&gt;<i> another clock is used on embedded board. The driver itself will do 
</I>&gt;<i> exactly what?
</I>
If no proper table is available for the frequency, setting the bitrate 
will fail with -ENOTSUPP.

&gt;<i> It will know that it's builtin table is bad, but else ?
</I>
The user has to set the bit-timing parameters tq, prop_seg, etc. directly.

&gt;<i> Will it make on the fly a new table?
</I>
No. The driver just tries to calculate a reasonable brp and print a 
warning message if there is a bit-rate error.

Wolfgang.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001739.html">Again bit time settings
</A></li>
	<LI>Next message: <A HREF="001741.html">Again bit time settings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1740">[ date ]</a>
              <a href="thread.html#1740">[ thread ]</a>
              <a href="subject.html#1740">[ subject ]</a>
              <a href="author.html#1740">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
