Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7b66ed52fede4e7fa82f2adc081d4d63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v" Line 80. Module led_display_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v" Line 3. Module led_display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display
Compiling module xil_defaultlib.led_display_ctrl_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
