module Z16Decoder(
    input wire [15:0] i_instr,
    output wire [3:0] o_opcode,
    output wire [3:0] o_rd_addr,
    output wire [3:0] o_rs1_addr,
    output wire[15:0] o_imm,
    output wire o_rd_wen, // 出力レジスタ書き込み有効: 1
    output wire o_mem_wen, // メモリ書き込み有効: 0
    output wire [3:0] o_alu_ctrl
);

assign o_opcode = i_instr[3:0];
assign o_rd_addr = i_instr[7:4];
assign o_rs1_addr = i_instr[11:8];
assign o_imm = get_imm(i_instr);

function [15:0] get_imm;
    input [15:0] i_instr;
begin
    case(i_instr[3:0])
    4'hA: get_imm ={{12{i_instr[15]}}, i_instr[15:12]};
    default: get_imm = 16'h0000;
    endcase
end
endfunction

function get_rd_wen;
    input [15:0] i_instr;
begin
    if(4'hA == i_instr[3:0])begin
        get_rd_wen = 1'b1;
    end else begin
        get_rd_wen = 1'b0;
    end
end
endfunction

function get_mem_wen;
    input [15:0] i_instr;
begin
    if(4'hA == i_instr[3:0])begin
        get_mem_wen = 1'b0;
    end else begin
        get_mem_wen = 1'b0;
    end
end
endfunction

function [3:0] get_alu_ctrl;
    input [15:0] i_instr;
begin
    if(4'hA == i_instr[3:0])begin
        get_alu_ctrl = 4'h0;
    end else begin
        get_alu_ctrl = 4'h0;
    end
end
endfunction


endmodule