               ramulator.active_cycles_0               12181                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0              234981                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0               19955                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.001831                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0                4367                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0                4367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0                4725                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.000434                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0                2552                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0                2552                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0                2594                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.000238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1                1995                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1                1995                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1                2131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.000196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
             ramulator.active_cycles_0_1                4107                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1                4107                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1                4643                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            0.000426                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0                1591                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0                1591                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0                1611                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.000148                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1                2848                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1                2848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1                3032                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.000278                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
             ramulator.active_cycles_0_2                4579                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2                4579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2                5228                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            0.000480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0                2089                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0                2089                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0                2111                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.000194                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1                2906                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1                2906                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1                3117                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.000286                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
             ramulator.active_cycles_0_3                4561                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3                4561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3                5359                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            0.000492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0                2095                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0                2095                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0                2169                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.000199                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1                2931                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1                2931                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1                3190                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.000293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_1                9978                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1              233178                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1               16345                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            0.001500                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0                3786                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0                3786                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0                4044                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            0.000371                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0                1757                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0                1757                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0                1833                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.000168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1                2135                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1                2135                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1                2211                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.000203                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
             ramulator.active_cycles_1_1                2918                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1                2918                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1                3055                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            0.000280                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0                1378                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0                1378                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0                1413                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.000130                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1                1572                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1                1572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1                1642                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.000151                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
             ramulator.active_cycles_1_2                4142                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2                4142                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2                4728                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            0.000434                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0                1979                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0                1979                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0                2097                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.000192                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1                2496                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1                2496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1                2631                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.000241                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
             ramulator.active_cycles_1_3                4030                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3                4030                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3                4518                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            0.000415                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0                1911                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0                1911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0                2014                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.000185                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1                2353                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1                2353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1                2504                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.000230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_2               10721                                      # Total active cycles for level _2
                 ramulator.busy_cycles_2              233921                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2
            ramulator.serving_requests_2               24662                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2
    ramulator.average_serving_requests_2            0.002263                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2
             ramulator.active_cycles_2_0                4584                                      # Total active cycles for level _2_0
               ramulator.busy_cycles_2_0                4584                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0
          ramulator.serving_requests_2_0                5941                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0
  ramulator.average_serving_requests_2_0            0.000545                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0
           ramulator.active_cycles_2_0_0                2945                                      # Total active cycles for level _2_0_0
             ramulator.busy_cycles_2_0_0                2945                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_0
        ramulator.serving_requests_2_0_0                3257                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
ramulator.average_serving_requests_2_0_0            0.000299                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
           ramulator.active_cycles_2_0_1                2487                                      # Total active cycles for level _2_0_1
             ramulator.busy_cycles_2_0_1                2487                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_1
        ramulator.serving_requests_2_0_1                2684                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
ramulator.average_serving_requests_2_0_1            0.000246                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
             ramulator.active_cycles_2_1                4228                                      # Total active cycles for level _2_1
               ramulator.busy_cycles_2_1                4228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1
          ramulator.serving_requests_2_1                5706                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1
  ramulator.average_serving_requests_2_1            0.000524                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1
           ramulator.active_cycles_2_1_0                2398                                      # Total active cycles for level _2_1_0
             ramulator.busy_cycles_2_1_0                2398                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_0
        ramulator.serving_requests_2_1_0                2651                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
ramulator.average_serving_requests_2_1_0            0.000243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
           ramulator.active_cycles_2_1_1                2729                                      # Total active cycles for level _2_1_1
             ramulator.busy_cycles_2_1_1                2729                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_1
        ramulator.serving_requests_2_1_1                3055                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
ramulator.average_serving_requests_2_1_1            0.000280                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
             ramulator.active_cycles_2_2                5013                                      # Total active cycles for level _2_2
               ramulator.busy_cycles_2_2                5013                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2
          ramulator.serving_requests_2_2                6386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2
  ramulator.average_serving_requests_2_2            0.000586                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2
           ramulator.active_cycles_2_2_0                2644                                      # Total active cycles for level _2_2_0
             ramulator.busy_cycles_2_2_0                2644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_0
        ramulator.serving_requests_2_2_0                2857                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
ramulator.average_serving_requests_2_2_0            0.000262                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
           ramulator.active_cycles_2_2_1                3223                                      # Total active cycles for level _2_2_1
             ramulator.busy_cycles_2_2_1                3223                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_1
        ramulator.serving_requests_2_2_1                3529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
ramulator.average_serving_requests_2_2_1            0.000324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
             ramulator.active_cycles_2_3                5017                                      # Total active cycles for level _2_3
               ramulator.busy_cycles_2_3                5017                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3
          ramulator.serving_requests_2_3                6629                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3
  ramulator.average_serving_requests_2_3            0.000608                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3
           ramulator.active_cycles_2_3_0                2987                                      # Total active cycles for level _2_3_0
             ramulator.busy_cycles_2_3_0                2987                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_0
        ramulator.serving_requests_2_3_0                3327                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
ramulator.average_serving_requests_2_3_0            0.000305                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
           ramulator.active_cycles_2_3_1                2992                                      # Total active cycles for level _2_3_1
             ramulator.busy_cycles_2_3_1                2992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_1
        ramulator.serving_requests_2_3_1                3302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
ramulator.average_serving_requests_2_3_1            0.000303                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_3               11254                                      # Total active cycles for level _3
                 ramulator.busy_cycles_3              234654                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3
            ramulator.serving_requests_3               17489                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3
    ramulator.average_serving_requests_3            0.001605                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3
             ramulator.active_cycles_3_0                3962                                      # Total active cycles for level _3_0
               ramulator.busy_cycles_3_0                3962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0
          ramulator.serving_requests_3_0                4237                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0
  ramulator.average_serving_requests_3_0            0.000389                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0
           ramulator.active_cycles_3_0_0                2148                                      # Total active cycles for level _3_0_0
             ramulator.busy_cycles_3_0_0                2148                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_0
        ramulator.serving_requests_3_0_0                2190                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
ramulator.average_serving_requests_3_0_0            0.000201                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
           ramulator.active_cycles_3_0_1                1956                                      # Total active cycles for level _3_0_1
             ramulator.busy_cycles_3_0_1                1956                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_1
        ramulator.serving_requests_3_0_1                2047                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
ramulator.average_serving_requests_3_0_1            0.000188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
             ramulator.active_cycles_3_1                3347                                      # Total active cycles for level _3_1
               ramulator.busy_cycles_3_1                3347                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1
          ramulator.serving_requests_3_1                3723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1
  ramulator.average_serving_requests_3_1            0.000342                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1
           ramulator.active_cycles_3_1_0                1585                                      # Total active cycles for level _3_1_0
             ramulator.busy_cycles_3_1_0                1585                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_0
        ramulator.serving_requests_3_1_0                1666                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
ramulator.average_serving_requests_3_1_0            0.000153                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
           ramulator.active_cycles_3_1_1                1927                                      # Total active cycles for level _3_1_1
             ramulator.busy_cycles_3_1_1                1927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_1
        ramulator.serving_requests_3_1_1                2057                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
ramulator.average_serving_requests_3_1_1            0.000189                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
             ramulator.active_cycles_3_2                4323                                      # Total active cycles for level _3_2
               ramulator.busy_cycles_3_2                4323                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2
          ramulator.serving_requests_3_2                4686                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2
  ramulator.average_serving_requests_3_2            0.000430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2
           ramulator.active_cycles_3_2_0                2106                                      # Total active cycles for level _3_2_0
             ramulator.busy_cycles_3_2_0                2106                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_0
        ramulator.serving_requests_3_2_0                2174                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
ramulator.average_serving_requests_3_2_0            0.000200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
           ramulator.active_cycles_3_2_1                2400                                      # Total active cycles for level _3_2_1
             ramulator.busy_cycles_3_2_1                2400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_1
        ramulator.serving_requests_3_2_1                2512                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
ramulator.average_serving_requests_3_2_1            0.000231                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
             ramulator.active_cycles_3_3                4345                                      # Total active cycles for level _3_3
               ramulator.busy_cycles_3_3                4345                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3
          ramulator.serving_requests_3_3                4843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3
  ramulator.average_serving_requests_3_3            0.000444                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3
           ramulator.active_cycles_3_3_0                2269                                      # Total active cycles for level _3_3_0
             ramulator.busy_cycles_3_3_0                2269                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_0
        ramulator.serving_requests_3_3_0                2347                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
ramulator.average_serving_requests_3_3_0            0.000215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
           ramulator.active_cycles_3_3_1                2321                                      # Total active cycles for level _3_3_1
             ramulator.busy_cycles_3_3_1                2321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_1
        ramulator.serving_requests_3_3_1                2496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
ramulator.average_serving_requests_3_3_1            0.000229                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_4                9795                                      # Total active cycles for level _4
                 ramulator.busy_cycles_4              232995                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4
            ramulator.serving_requests_4               20753                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4
    ramulator.average_serving_requests_4            0.001904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4
             ramulator.active_cycles_4_0                4138                                      # Total active cycles for level _4_0
               ramulator.busy_cycles_4_0                4138                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0
          ramulator.serving_requests_4_0                5091                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0
  ramulator.average_serving_requests_4_0            0.000467                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0
           ramulator.active_cycles_4_0_0                2365                                      # Total active cycles for level _4_0_0
             ramulator.busy_cycles_4_0_0                2365                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_0
        ramulator.serving_requests_4_0_0                2498                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
ramulator.average_serving_requests_4_0_0            0.000229                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
           ramulator.active_cycles_4_0_1                2408                                      # Total active cycles for level _4_0_1
             ramulator.busy_cycles_4_0_1                2408                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_1
        ramulator.serving_requests_4_0_1                2593                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
ramulator.average_serving_requests_4_0_1            0.000238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
             ramulator.active_cycles_4_1                3698                                      # Total active cycles for level _4_1
               ramulator.busy_cycles_4_1                3698                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1
          ramulator.serving_requests_4_1                4562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1
  ramulator.average_serving_requests_4_1            0.000419                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1
           ramulator.active_cycles_4_1_0                1678                                      # Total active cycles for level _4_1_0
             ramulator.busy_cycles_4_1_0                1678                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_0
        ramulator.serving_requests_4_1_0                1736                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
ramulator.average_serving_requests_4_1_0            0.000159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
           ramulator.active_cycles_4_1_1                2614                                      # Total active cycles for level _4_1_1
             ramulator.busy_cycles_4_1_1                2614                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_1
        ramulator.serving_requests_4_1_1                2826                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
ramulator.average_serving_requests_4_1_1            0.000259                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
             ramulator.active_cycles_4_2                4488                                      # Total active cycles for level _4_2
               ramulator.busy_cycles_4_2                4488                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2
          ramulator.serving_requests_4_2                5539                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2
  ramulator.average_serving_requests_4_2            0.000508                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2
           ramulator.active_cycles_4_2_0                2269                                      # Total active cycles for level _4_2_0
             ramulator.busy_cycles_4_2_0                2269                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_0
        ramulator.serving_requests_4_2_0                2324                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
ramulator.average_serving_requests_4_2_0            0.000213                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
           ramulator.active_cycles_4_2_1                2927                                      # Total active cycles for level _4_2_1
             ramulator.busy_cycles_4_2_1                2927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_1
        ramulator.serving_requests_4_2_1                3215                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
ramulator.average_serving_requests_4_2_1            0.000295                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
             ramulator.active_cycles_4_3                4199                                      # Total active cycles for level _4_3
               ramulator.busy_cycles_4_3                4199                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3
          ramulator.serving_requests_4_3                5561                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3
  ramulator.average_serving_requests_4_3            0.000510                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3
           ramulator.active_cycles_4_3_0                2101                                      # Total active cycles for level _4_3_0
             ramulator.busy_cycles_4_3_0                2101                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_0
        ramulator.serving_requests_4_3_0                2232                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
ramulator.average_serving_requests_4_3_0            0.000205                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
           ramulator.active_cycles_4_3_1                2998                                      # Total active cycles for level _4_3_1
             ramulator.busy_cycles_4_3_1                2998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_1
        ramulator.serving_requests_4_3_1                3329                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
ramulator.average_serving_requests_4_3_1            0.000305                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_5                9951                                      # Total active cycles for level _5
                 ramulator.busy_cycles_5              233151                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5
            ramulator.serving_requests_5               23573                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5
    ramulator.average_serving_requests_5            0.002163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5
             ramulator.active_cycles_5_0                4808                                      # Total active cycles for level _5_0
               ramulator.busy_cycles_5_0                4808                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0
          ramulator.serving_requests_5_0                6122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0
  ramulator.average_serving_requests_5_0            0.000562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0
           ramulator.active_cycles_5_0_0                3417                                      # Total active cycles for level _5_0_0
             ramulator.busy_cycles_5_0_0                3417                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_0
        ramulator.serving_requests_5_0_0                3733                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
ramulator.average_serving_requests_5_0_0            0.000343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
           ramulator.active_cycles_5_0_1                2261                                      # Total active cycles for level _5_0_1
             ramulator.busy_cycles_5_0_1                2261                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_1
        ramulator.serving_requests_5_0_1                2389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
ramulator.average_serving_requests_5_0_1            0.000219                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
             ramulator.active_cycles_5_1                3615                                      # Total active cycles for level _5_1
               ramulator.busy_cycles_5_1                3615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1
          ramulator.serving_requests_5_1                4620                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1
  ramulator.average_serving_requests_5_1            0.000424                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1
           ramulator.active_cycles_5_1_0                2099                                      # Total active cycles for level _5_1_0
             ramulator.busy_cycles_5_1_0                2099                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_0
        ramulator.serving_requests_5_1_0                2350                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
ramulator.average_serving_requests_5_1_0            0.000216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
           ramulator.active_cycles_5_1_1                2040                                      # Total active cycles for level _5_1_1
             ramulator.busy_cycles_5_1_1                2040                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_1
        ramulator.serving_requests_5_1_1                2270                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
ramulator.average_serving_requests_5_1_1            0.000208                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
             ramulator.active_cycles_5_2                5299                                      # Total active cycles for level _5_2
               ramulator.busy_cycles_5_2                5299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2
          ramulator.serving_requests_5_2                6537                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2
  ramulator.average_serving_requests_5_2            0.000600                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2
           ramulator.active_cycles_5_2_0                3255                                      # Total active cycles for level _5_2_0
             ramulator.busy_cycles_5_2_0                3255                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_0
        ramulator.serving_requests_5_2_0                3517                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
ramulator.average_serving_requests_5_2_0            0.000323                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
           ramulator.active_cycles_5_2_1                2775                                      # Total active cycles for level _5_2_1
             ramulator.busy_cycles_5_2_1                2775                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_1
        ramulator.serving_requests_5_2_1                3020                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
ramulator.average_serving_requests_5_2_1            0.000277                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
             ramulator.active_cycles_5_3                4567                                      # Total active cycles for level _5_3
               ramulator.busy_cycles_5_3                4567                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3
          ramulator.serving_requests_5_3                6294                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3
  ramulator.average_serving_requests_5_3            0.000578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3
           ramulator.active_cycles_5_3_0                2913                                      # Total active cycles for level _5_3_0
             ramulator.busy_cycles_5_3_0                2913                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_0
        ramulator.serving_requests_5_3_0                3225                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
ramulator.average_serving_requests_5_3_0            0.000296                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
           ramulator.active_cycles_5_3_1                2758                                      # Total active cycles for level _5_3_1
             ramulator.busy_cycles_5_3_1                2758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_1
        ramulator.serving_requests_5_3_1                3069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
ramulator.average_serving_requests_5_3_1            0.000282                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_6                8110                                      # Total active cycles for level _6
                 ramulator.busy_cycles_6              231310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6
            ramulator.serving_requests_6               16319                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6
    ramulator.average_serving_requests_6            0.001498                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6
             ramulator.active_cycles_6_0                3382                                      # Total active cycles for level _6_0
               ramulator.busy_cycles_6_0                3382                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0
          ramulator.serving_requests_6_0                4148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0
  ramulator.average_serving_requests_6_0            0.000381                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0
           ramulator.active_cycles_6_0_0                2606                                      # Total active cycles for level _6_0_0
             ramulator.busy_cycles_6_0_0                2606                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_0
        ramulator.serving_requests_6_0_0                2772                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
ramulator.average_serving_requests_6_0_0            0.000254                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
           ramulator.active_cycles_6_0_1                1319                                      # Total active cycles for level _6_0_1
             ramulator.busy_cycles_6_0_1                1319                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_1
        ramulator.serving_requests_6_0_1                1376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
ramulator.average_serving_requests_6_0_1            0.000126                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
             ramulator.active_cycles_6_1                2707                                      # Total active cycles for level _6_1
               ramulator.busy_cycles_6_1                2707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1
          ramulator.serving_requests_6_1                3622                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1
  ramulator.average_serving_requests_6_1            0.000332                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1
           ramulator.active_cycles_6_1_0                1660                                      # Total active cycles for level _6_1_0
             ramulator.busy_cycles_6_1_0                1660                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_0
        ramulator.serving_requests_6_1_0                1848                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
ramulator.average_serving_requests_6_1_0            0.000170                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
           ramulator.active_cycles_6_1_1                1631                                      # Total active cycles for level _6_1_1
             ramulator.busy_cycles_6_1_1                1631                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_1
        ramulator.serving_requests_6_1_1                1774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
ramulator.average_serving_requests_6_1_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
             ramulator.active_cycles_6_2                3556                                      # Total active cycles for level _6_2
               ramulator.busy_cycles_6_2                3556                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2
          ramulator.serving_requests_6_2                4302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2
  ramulator.average_serving_requests_6_2            0.000395                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2
           ramulator.active_cycles_6_2_0                2112                                      # Total active cycles for level _6_2_0
             ramulator.busy_cycles_6_2_0                2112                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_0
        ramulator.serving_requests_6_2_0                2256                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
ramulator.average_serving_requests_6_2_0            0.000207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
           ramulator.active_cycles_6_2_1                1964                                      # Total active cycles for level _6_2_1
             ramulator.busy_cycles_6_2_1                1964                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_1
        ramulator.serving_requests_6_2_1                2046                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
ramulator.average_serving_requests_6_2_1            0.000188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
             ramulator.active_cycles_6_3                3409                                      # Total active cycles for level _6_3
               ramulator.busy_cycles_6_3                3409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3
          ramulator.serving_requests_6_3                4247                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3
  ramulator.average_serving_requests_6_3            0.000390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3
           ramulator.active_cycles_6_3_0                2312                                      # Total active cycles for level _6_3_0
             ramulator.busy_cycles_6_3_0                2312                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_0
        ramulator.serving_requests_6_3_0                2470                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
ramulator.average_serving_requests_6_3_0            0.000227                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
           ramulator.active_cycles_6_3_1                1635                                      # Total active cycles for level _6_3_1
             ramulator.busy_cycles_6_3_1                1635                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_1
        ramulator.serving_requests_6_3_1                1777                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
ramulator.average_serving_requests_6_3_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_7                7638                                      # Total active cycles for level _7
                 ramulator.busy_cycles_7              231038                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7
            ramulator.serving_requests_7               15317                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7
    ramulator.average_serving_requests_7            0.001406                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7
             ramulator.active_cycles_7_0                3509                                      # Total active cycles for level _7_0
               ramulator.busy_cycles_7_0                3509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0
          ramulator.serving_requests_7_0                4126                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0
  ramulator.average_serving_requests_7_0            0.000379                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0
           ramulator.active_cycles_7_0_0                2275                                      # Total active cycles for level _7_0_0
             ramulator.busy_cycles_7_0_0                2275                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_0
        ramulator.serving_requests_7_0_0                2437                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
ramulator.average_serving_requests_7_0_0            0.000224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
           ramulator.active_cycles_7_0_1                1629                                      # Total active cycles for level _7_0_1
             ramulator.busy_cycles_7_0_1                1629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_1
        ramulator.serving_requests_7_0_1                1689                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
ramulator.average_serving_requests_7_0_1            0.000155                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
             ramulator.active_cycles_7_1                2924                                      # Total active cycles for level _7_1
               ramulator.busy_cycles_7_1                2924                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1
          ramulator.serving_requests_7_1                3457                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1
  ramulator.average_serving_requests_7_1            0.000317                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1
           ramulator.active_cycles_7_1_0                1766                                      # Total active cycles for level _7_1_0
             ramulator.busy_cycles_7_1_0                1766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_0
        ramulator.serving_requests_7_1_0                1870                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
ramulator.average_serving_requests_7_1_0            0.000172                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
           ramulator.active_cycles_7_1_1                1450                                      # Total active cycles for level _7_1_1
             ramulator.busy_cycles_7_1_1                1450                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_1
        ramulator.serving_requests_7_1_1                1587                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
ramulator.average_serving_requests_7_1_1            0.000146                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
             ramulator.active_cycles_7_2                3123                                      # Total active cycles for level _7_2
               ramulator.busy_cycles_7_2                3123                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2
          ramulator.serving_requests_7_2                3774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2
  ramulator.average_serving_requests_7_2            0.000346                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2
           ramulator.active_cycles_7_2_0                2110                                      # Total active cycles for level _7_2_0
             ramulator.busy_cycles_7_2_0                2110                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_0
        ramulator.serving_requests_7_2_0                2251                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
ramulator.average_serving_requests_7_2_0            0.000207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
           ramulator.active_cycles_7_2_1                1433                                      # Total active cycles for level _7_2_1
             ramulator.busy_cycles_7_2_1                1433                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_1
        ramulator.serving_requests_7_2_1                1523                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
ramulator.average_serving_requests_7_2_1            0.000140                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
             ramulator.active_cycles_7_3                3253                                      # Total active cycles for level _7_3
               ramulator.busy_cycles_7_3                3253                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3
          ramulator.serving_requests_7_3                3960                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3
  ramulator.average_serving_requests_7_3            0.000363                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3
           ramulator.active_cycles_7_3_0                1962                                      # Total active cycles for level _7_3_0
             ramulator.busy_cycles_7_3_0                1962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_0
        ramulator.serving_requests_7_3_0                2115                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
ramulator.average_serving_requests_7_3_0            0.000194                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
           ramulator.active_cycles_7_3_1                1696                                      # Total active cycles for level _7_3_1
             ramulator.busy_cycles_7_3_1                1696                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_1
        ramulator.serving_requests_7_3_1                1845                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
ramulator.average_serving_requests_7_3_1            0.000169                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_8               12098                                      # Total active cycles for level _8
                 ramulator.busy_cycles_8              235298                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8
            ramulator.serving_requests_8               22821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8
    ramulator.average_serving_requests_8            0.002094                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8
             ramulator.active_cycles_8_0                4825                                      # Total active cycles for level _8_0
               ramulator.busy_cycles_8_0                4825                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0
          ramulator.serving_requests_8_0                5798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0
  ramulator.average_serving_requests_8_0            0.000532                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0
           ramulator.active_cycles_8_0_0                2929                                      # Total active cycles for level _8_0_0
             ramulator.busy_cycles_8_0_0                2929                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_0
        ramulator.serving_requests_8_0_0                3134                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
ramulator.average_serving_requests_8_0_0            0.000288                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
           ramulator.active_cycles_8_0_1                2598                                      # Total active cycles for level _8_0_1
             ramulator.busy_cycles_8_0_1                2598                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_1
        ramulator.serving_requests_8_0_1                2664                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
ramulator.average_serving_requests_8_0_1            0.000244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
             ramulator.active_cycles_8_1                4961                                      # Total active cycles for level _8_1
               ramulator.busy_cycles_8_1                4961                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1
          ramulator.serving_requests_8_1                5658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1
  ramulator.average_serving_requests_8_1            0.000519                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1
           ramulator.active_cycles_8_1_0                2450                                      # Total active cycles for level _8_1_0
             ramulator.busy_cycles_8_1_0                2450                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_0
        ramulator.serving_requests_8_1_0                2561                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
ramulator.average_serving_requests_8_1_0            0.000235                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
           ramulator.active_cycles_8_1_1                2931                                      # Total active cycles for level _8_1_1
             ramulator.busy_cycles_8_1_1                2931                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_1
        ramulator.serving_requests_8_1_1                3097                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
ramulator.average_serving_requests_8_1_1            0.000284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
             ramulator.active_cycles_8_2                4451                                      # Total active cycles for level _8_2
               ramulator.busy_cycles_8_2                4451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2
          ramulator.serving_requests_8_2                5592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2
  ramulator.average_serving_requests_8_2            0.000513                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2
           ramulator.active_cycles_8_2_0                2771                                      # Total active cycles for level _8_2_0
             ramulator.busy_cycles_8_2_0                2771                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_0
        ramulator.serving_requests_8_2_0                2989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
ramulator.average_serving_requests_8_2_0            0.000274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
           ramulator.active_cycles_8_2_1                2496                                      # Total active cycles for level _8_2_1
             ramulator.busy_cycles_8_2_1                2496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_1
        ramulator.serving_requests_8_2_1                2603                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
ramulator.average_serving_requests_8_2_1            0.000239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
             ramulator.active_cycles_8_3                4559                                      # Total active cycles for level _8_3
               ramulator.busy_cycles_8_3                4559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3
          ramulator.serving_requests_8_3                5773                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3
  ramulator.average_serving_requests_8_3            0.000530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3
           ramulator.active_cycles_8_3_0                2740                                      # Total active cycles for level _8_3_0
             ramulator.busy_cycles_8_3_0                2740                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_0
        ramulator.serving_requests_8_3_0                2984                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
ramulator.average_serving_requests_8_3_0            0.000274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
           ramulator.active_cycles_8_3_1                2633                                      # Total active cycles for level _8_3_1
             ramulator.busy_cycles_8_3_1                2633                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_1
        ramulator.serving_requests_8_3_1                2789                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
ramulator.average_serving_requests_8_3_1            0.000256                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_9               15086                                      # Total active cycles for level _9
                 ramulator.busy_cycles_9              238086                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9
            ramulator.serving_requests_9               25626                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9
    ramulator.average_serving_requests_9            0.002352                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9
             ramulator.active_cycles_9_0                6139                                      # Total active cycles for level _9_0
               ramulator.busy_cycles_9_0                6139                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0
          ramulator.serving_requests_9_0                6773                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0
  ramulator.average_serving_requests_9_0            0.000622                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0
           ramulator.active_cycles_9_0_0                3559                                      # Total active cycles for level _9_0_0
             ramulator.busy_cycles_9_0_0                3559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_0
        ramulator.serving_requests_9_0_0                3904                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
ramulator.average_serving_requests_9_0_0            0.000358                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
           ramulator.active_cycles_9_0_1                2826                                      # Total active cycles for level _9_0_1
             ramulator.busy_cycles_9_0_1                2826                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_1
        ramulator.serving_requests_9_0_1                2869                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
ramulator.average_serving_requests_9_0_1            0.000263                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
             ramulator.active_cycles_9_1                5837                                      # Total active cycles for level _9_1
               ramulator.busy_cycles_9_1                5837                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1
          ramulator.serving_requests_9_1                6249                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1
  ramulator.average_serving_requests_9_1            0.000573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1
           ramulator.active_cycles_9_1_0                2805                                      # Total active cycles for level _9_1_0
             ramulator.busy_cycles_9_1_0                2805                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_0
        ramulator.serving_requests_9_1_0                3038                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
ramulator.average_serving_requests_9_1_0            0.000279                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
           ramulator.active_cycles_9_1_1                3070                                      # Total active cycles for level _9_1_1
             ramulator.busy_cycles_9_1_1                3070                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_1
        ramulator.serving_requests_9_1_1                3211                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
ramulator.average_serving_requests_9_1_1            0.000295                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
             ramulator.active_cycles_9_2                5046                                      # Total active cycles for level _9_2
               ramulator.busy_cycles_9_2                5046                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2
          ramulator.serving_requests_9_2                5661                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2
  ramulator.average_serving_requests_9_2            0.000519                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2
           ramulator.active_cycles_9_2_0                3018                                      # Total active cycles for level _9_2_0
             ramulator.busy_cycles_9_2_0                3018                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_0
        ramulator.serving_requests_9_2_0                3306                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
ramulator.average_serving_requests_9_2_0            0.000303                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
           ramulator.active_cycles_9_2_1                2277                                      # Total active cycles for level _9_2_1
             ramulator.busy_cycles_9_2_1                2277                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_1
        ramulator.serving_requests_9_2_1                2355                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
ramulator.average_serving_requests_9_2_1            0.000216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
             ramulator.active_cycles_9_3                6174                                      # Total active cycles for level _9_3
               ramulator.busy_cycles_9_3                6174                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3
          ramulator.serving_requests_9_3                6943                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3
  ramulator.average_serving_requests_9_3            0.000637                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3
           ramulator.active_cycles_9_3_0                3351                                      # Total active cycles for level _9_3_0
             ramulator.busy_cycles_9_3_0                3351                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_0
        ramulator.serving_requests_9_3_0                3714                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
ramulator.average_serving_requests_9_3_0            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
           ramulator.active_cycles_9_3_1                3114                                      # Total active cycles for level _9_3_1
             ramulator.busy_cycles_9_3_1                3114                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_1
        ramulator.serving_requests_9_3_1                3229                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
ramulator.average_serving_requests_9_3_1            0.000296                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_10               10509                                      # Total active cycles for level _10
                ramulator.busy_cycles_10              233509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10
           ramulator.serving_requests_10               21696                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10
   ramulator.average_serving_requests_10            0.001991                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10
            ramulator.active_cycles_10_0                5165                                      # Total active cycles for level _10_0
              ramulator.busy_cycles_10_0                5165                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0
         ramulator.serving_requests_10_0                5874                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0
 ramulator.average_serving_requests_10_0            0.000539                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0
          ramulator.active_cycles_10_0_0                3496                                      # Total active cycles for level _10_0_0
            ramulator.busy_cycles_10_0_0                3496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_0
       ramulator.serving_requests_10_0_0                3705                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
ramulator.average_serving_requests_10_0_0            0.000340                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
          ramulator.active_cycles_10_0_1                2129                                      # Total active cycles for level _10_0_1
            ramulator.busy_cycles_10_0_1                2129                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_1
       ramulator.serving_requests_10_0_1                2169                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
ramulator.average_serving_requests_10_0_1            0.000199                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
            ramulator.active_cycles_10_1                4228                                      # Total active cycles for level _10_1
              ramulator.busy_cycles_10_1                4228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1
         ramulator.serving_requests_10_1                4997                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1
 ramulator.average_serving_requests_10_1            0.000459                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1
          ramulator.active_cycles_10_1_0                2568                                      # Total active cycles for level _10_1_0
            ramulator.busy_cycles_10_1_0                2568                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_0
       ramulator.serving_requests_10_1_0                2761                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
ramulator.average_serving_requests_10_1_0            0.000253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
          ramulator.active_cycles_10_1_1                2109                                      # Total active cycles for level _10_1_1
            ramulator.busy_cycles_10_1_1                2109                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_1
       ramulator.serving_requests_10_1_1                2236                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
ramulator.average_serving_requests_10_1_1            0.000205                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
            ramulator.active_cycles_10_2                3864                                      # Total active cycles for level _10_2
              ramulator.busy_cycles_10_2                3864                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2
         ramulator.serving_requests_10_2                4800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2
 ramulator.average_serving_requests_10_2            0.000440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2
          ramulator.active_cycles_10_2_0                2774                                      # Total active cycles for level _10_2_0
            ramulator.busy_cycles_10_2_0                2774                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_0
       ramulator.serving_requests_10_2_0                3122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
ramulator.average_serving_requests_10_2_0            0.000286                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
          ramulator.active_cycles_10_2_1                1594                                      # Total active cycles for level _10_2_1
            ramulator.busy_cycles_10_2_1                1594                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_1
       ramulator.serving_requests_10_2_1                1678                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
ramulator.average_serving_requests_10_2_1            0.000154                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
            ramulator.active_cycles_10_3                4801                                      # Total active cycles for level _10_3
              ramulator.busy_cycles_10_3                4801                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3
         ramulator.serving_requests_10_3                6025                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3
 ramulator.average_serving_requests_10_3            0.000553                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3
          ramulator.active_cycles_10_3_0                3334                                      # Total active cycles for level _10_3_0
            ramulator.busy_cycles_10_3_0                3334                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_0
       ramulator.serving_requests_10_3_0                3623                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
ramulator.average_serving_requests_10_3_0            0.000332                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
          ramulator.active_cycles_10_3_1                2268                                      # Total active cycles for level _10_3_1
            ramulator.busy_cycles_10_3_1                2268                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_1
       ramulator.serving_requests_10_3_1                2402                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
ramulator.average_serving_requests_10_3_1            0.000220                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_11               12003                                      # Total active cycles for level _11
                ramulator.busy_cycles_11              235003                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11
           ramulator.serving_requests_11               27908                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11
   ramulator.average_serving_requests_11            0.002561                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11
            ramulator.active_cycles_11_0                5517                                      # Total active cycles for level _11_0
              ramulator.busy_cycles_11_0                5517                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0
         ramulator.serving_requests_11_0                6895                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0
 ramulator.average_serving_requests_11_0            0.000633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0
          ramulator.active_cycles_11_0_0                2790                                      # Total active cycles for level _11_0_0
            ramulator.busy_cycles_11_0_0                2790                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_0
       ramulator.serving_requests_11_0_0                2981                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
ramulator.average_serving_requests_11_0_0            0.000274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
          ramulator.active_cycles_11_0_1                3703                                      # Total active cycles for level _11_0_1
            ramulator.busy_cycles_11_0_1                3703                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_1
       ramulator.serving_requests_11_0_1                3914                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
ramulator.average_serving_requests_11_0_1            0.000359                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
            ramulator.active_cycles_11_1                4722                                      # Total active cycles for level _11_1
              ramulator.busy_cycles_11_1                4722                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1
         ramulator.serving_requests_11_1                6851                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1
 ramulator.average_serving_requests_11_1            0.000629                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1
          ramulator.active_cycles_11_1_0                2506                                      # Total active cycles for level _11_1_0
            ramulator.busy_cycles_11_1_0                2506                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_0
       ramulator.serving_requests_11_1_0                2721                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
ramulator.average_serving_requests_11_1_0            0.000250                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
          ramulator.active_cycles_11_1_1                3656                                      # Total active cycles for level _11_1_1
            ramulator.busy_cycles_11_1_1                3656                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_1
       ramulator.serving_requests_11_1_1                4130                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
ramulator.average_serving_requests_11_1_1            0.000379                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
            ramulator.active_cycles_11_2                4386                                      # Total active cycles for level _11_2
              ramulator.busy_cycles_11_2                4386                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2
         ramulator.serving_requests_11_2                6572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2
 ramulator.average_serving_requests_11_2            0.000603                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2
          ramulator.active_cycles_11_2_0                2642                                      # Total active cycles for level _11_2_0
            ramulator.busy_cycles_11_2_0                2642                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_0
       ramulator.serving_requests_11_2_0                2989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
ramulator.average_serving_requests_11_2_0            0.000274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
          ramulator.active_cycles_11_2_1                3306                                      # Total active cycles for level _11_2_1
            ramulator.busy_cycles_11_2_1                3306                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_1
       ramulator.serving_requests_11_2_1                3583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
ramulator.average_serving_requests_11_2_1            0.000329                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
            ramulator.active_cycles_11_3                5161                                      # Total active cycles for level _11_3
              ramulator.busy_cycles_11_3                5161                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3
         ramulator.serving_requests_11_3                7590                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3
 ramulator.average_serving_requests_11_3            0.000697                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3
          ramulator.active_cycles_11_3_0                2970                                      # Total active cycles for level _11_3_0
            ramulator.busy_cycles_11_3_0                2970                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_0
       ramulator.serving_requests_11_3_0                3335                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
ramulator.average_serving_requests_11_3_0            0.000306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
          ramulator.active_cycles_11_3_1                3886                                      # Total active cycles for level _11_3_1
            ramulator.busy_cycles_11_3_1                3886                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_1
       ramulator.serving_requests_11_3_1                4255                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
ramulator.average_serving_requests_11_3_1            0.000390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_12               14098                                      # Total active cycles for level _12
                ramulator.busy_cycles_12              237298                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12
           ramulator.serving_requests_12               25083                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12
   ramulator.average_serving_requests_12            0.002302                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12
            ramulator.active_cycles_12_0                5633                                      # Total active cycles for level _12_0
              ramulator.busy_cycles_12_0                5633                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0
         ramulator.serving_requests_12_0                6532                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0
 ramulator.average_serving_requests_12_0            0.000599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0
          ramulator.active_cycles_12_0_0                2928                                      # Total active cycles for level _12_0_0
            ramulator.busy_cycles_12_0_0                2928                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_0
       ramulator.serving_requests_12_0_0                3048                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
ramulator.average_serving_requests_12_0_0            0.000280                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
          ramulator.active_cycles_12_0_1                3236                                      # Total active cycles for level _12_0_1
            ramulator.busy_cycles_12_0_1                3236                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_1
       ramulator.serving_requests_12_0_1                3484                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
ramulator.average_serving_requests_12_0_1            0.000320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
            ramulator.active_cycles_12_1                4551                                      # Total active cycles for level _12_1
              ramulator.busy_cycles_12_1                4551                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1
         ramulator.serving_requests_12_1                5262                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1
 ramulator.average_serving_requests_12_1            0.000483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1
          ramulator.active_cycles_12_1_0                2480                                      # Total active cycles for level _12_1_0
            ramulator.busy_cycles_12_1_0                2480                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_0
       ramulator.serving_requests_12_1_0                2516                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
ramulator.average_serving_requests_12_1_0            0.000231                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
          ramulator.active_cycles_12_1_1                2583                                      # Total active cycles for level _12_1_1
            ramulator.busy_cycles_12_1_1                2583                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_1
       ramulator.serving_requests_12_1_1                2746                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
ramulator.average_serving_requests_12_1_1            0.000252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
            ramulator.active_cycles_12_2                4975                                      # Total active cycles for level _12_2
              ramulator.busy_cycles_12_2                4975                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2
         ramulator.serving_requests_12_2                6184                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2
 ramulator.average_serving_requests_12_2            0.000567                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2
          ramulator.active_cycles_12_2_0                3420                                      # Total active cycles for level _12_2_0
            ramulator.busy_cycles_12_2_0                3420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_0
       ramulator.serving_requests_12_2_0                3526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
ramulator.average_serving_requests_12_2_0            0.000324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
          ramulator.active_cycles_12_2_1                2436                                      # Total active cycles for level _12_2_1
            ramulator.busy_cycles_12_2_1                2436                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_1
       ramulator.serving_requests_12_2_1                2658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
ramulator.average_serving_requests_12_2_1            0.000244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
            ramulator.active_cycles_12_3                5869                                      # Total active cycles for level _12_3
              ramulator.busy_cycles_12_3                5869                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3
         ramulator.serving_requests_12_3                7105                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3
 ramulator.average_serving_requests_12_3            0.000652                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3
          ramulator.active_cycles_12_3_0                3459                                      # Total active cycles for level _12_3_0
            ramulator.busy_cycles_12_3_0                3459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_0
       ramulator.serving_requests_12_3_0                3597                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
ramulator.average_serving_requests_12_3_0            0.000330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
          ramulator.active_cycles_12_3_1                3325                                      # Total active cycles for level _12_3_1
            ramulator.busy_cycles_12_3_1                3325                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_1
       ramulator.serving_requests_12_3_1                3508                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
ramulator.average_serving_requests_12_3_1            0.000322                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_13               12810                                      # Total active cycles for level _13
                ramulator.busy_cycles_13              236010                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13
           ramulator.serving_requests_13               26265                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13
   ramulator.average_serving_requests_13            0.002410                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13
            ramulator.active_cycles_13_0                6300                                      # Total active cycles for level _13_0
              ramulator.busy_cycles_13_0                6300                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0
         ramulator.serving_requests_13_0                7375                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0
 ramulator.average_serving_requests_13_0            0.000677                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0
          ramulator.active_cycles_13_0_0                2918                                      # Total active cycles for level _13_0_0
            ramulator.busy_cycles_13_0_0                2918                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_0
       ramulator.serving_requests_13_0_0                3095                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
ramulator.average_serving_requests_13_0_0            0.000284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
          ramulator.active_cycles_13_0_1                4027                                      # Total active cycles for level _13_0_1
            ramulator.busy_cycles_13_0_1                4027                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_1
       ramulator.serving_requests_13_0_1                4280                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
ramulator.average_serving_requests_13_0_1            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
            ramulator.active_cycles_13_1                4690                                      # Total active cycles for level _13_1
              ramulator.busy_cycles_13_1                4690                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1
         ramulator.serving_requests_13_1                5782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1
 ramulator.average_serving_requests_13_1            0.000531                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1
          ramulator.active_cycles_13_1_0                2131                                      # Total active cycles for level _13_1_0
            ramulator.busy_cycles_13_1_0                2131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_0
       ramulator.serving_requests_13_1_0                2181                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
ramulator.average_serving_requests_13_1_0            0.000200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
          ramulator.active_cycles_13_1_1                3304                                      # Total active cycles for level _13_1_1
            ramulator.busy_cycles_13_1_1                3304                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_1
       ramulator.serving_requests_13_1_1                3601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
ramulator.average_serving_requests_13_1_1            0.000330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
            ramulator.active_cycles_13_2                5131                                      # Total active cycles for level _13_2
              ramulator.busy_cycles_13_2                5131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2
         ramulator.serving_requests_13_2                6531                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2
 ramulator.average_serving_requests_13_2            0.000599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2
          ramulator.active_cycles_13_2_0                2611                                      # Total active cycles for level _13_2_0
            ramulator.busy_cycles_13_2_0                2611                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_0
       ramulator.serving_requests_13_2_0                2757                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
ramulator.average_serving_requests_13_2_0            0.000253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
          ramulator.active_cycles_13_2_1                3461                                      # Total active cycles for level _13_2_1
            ramulator.busy_cycles_13_2_1                3461                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_1
       ramulator.serving_requests_13_2_1                3774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
ramulator.average_serving_requests_13_2_1            0.000346                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
            ramulator.active_cycles_13_3                5469                                      # Total active cycles for level _13_3
              ramulator.busy_cycles_13_3                5469                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3
         ramulator.serving_requests_13_3                6577                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3
 ramulator.average_serving_requests_13_3            0.000604                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3
          ramulator.active_cycles_13_3_0                2751                                      # Total active cycles for level _13_3_0
            ramulator.busy_cycles_13_3_0                2751                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_0
       ramulator.serving_requests_13_3_0                2904                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
ramulator.average_serving_requests_13_3_0            0.000266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
          ramulator.active_cycles_13_3_1                3443                                      # Total active cycles for level _13_3_1
            ramulator.busy_cycles_13_3_1                3443                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_1
       ramulator.serving_requests_13_3_1                3673                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
ramulator.average_serving_requests_13_3_1            0.000337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_14                9276                                      # Total active cycles for level _14
                ramulator.busy_cycles_14              232676                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14
           ramulator.serving_requests_14               17542                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14
   ramulator.average_serving_requests_14            0.001610                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14
            ramulator.active_cycles_14_0                4224                                      # Total active cycles for level _14_0
              ramulator.busy_cycles_14_0                4224                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0
         ramulator.serving_requests_14_0                4688                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0
 ramulator.average_serving_requests_14_0            0.000430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0
          ramulator.active_cycles_14_0_0                1414                                      # Total active cycles for level _14_0_0
            ramulator.busy_cycles_14_0_0                1414                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_0
       ramulator.serving_requests_14_0_0                1454                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
ramulator.average_serving_requests_14_0_0            0.000133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
          ramulator.active_cycles_14_0_1                2861                                      # Total active cycles for level _14_0_1
            ramulator.busy_cycles_14_0_1                2861                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_1
       ramulator.serving_requests_14_0_1                3234                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
ramulator.average_serving_requests_14_0_1            0.000297                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
            ramulator.active_cycles_14_1                3396                                      # Total active cycles for level _14_1
              ramulator.busy_cycles_14_1                3396                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1
         ramulator.serving_requests_14_1                3648                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1
 ramulator.average_serving_requests_14_1            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1
          ramulator.active_cycles_14_1_0                 828                                      # Total active cycles for level _14_1_0
            ramulator.busy_cycles_14_1_0                 828                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_0
       ramulator.serving_requests_14_1_0                 841                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
ramulator.average_serving_requests_14_1_0            0.000077                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
          ramulator.active_cycles_14_1_1                2618                                      # Total active cycles for level _14_1_1
            ramulator.busy_cycles_14_1_1                2618                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_1
       ramulator.serving_requests_14_1_1                2807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
ramulator.average_serving_requests_14_1_1            0.000258                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
            ramulator.active_cycles_14_2                3976                                      # Total active cycles for level _14_2
              ramulator.busy_cycles_14_2                3976                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2
         ramulator.serving_requests_14_2                4400                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2
 ramulator.average_serving_requests_14_2            0.000404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2
          ramulator.active_cycles_14_2_0                1227                                      # Total active cycles for level _14_2_0
            ramulator.busy_cycles_14_2_0                1227                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_0
       ramulator.serving_requests_14_2_0                1272                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
ramulator.average_serving_requests_14_2_0            0.000117                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
          ramulator.active_cycles_14_2_1                2871                                      # Total active cycles for level _14_2_1
            ramulator.busy_cycles_14_2_1                2871                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_1
       ramulator.serving_requests_14_2_1                3128                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
ramulator.average_serving_requests_14_2_1            0.000287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
            ramulator.active_cycles_14_3                4298                                      # Total active cycles for level _14_3
              ramulator.busy_cycles_14_3                4298                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3
         ramulator.serving_requests_14_3                4806                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3
 ramulator.average_serving_requests_14_3            0.000441                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3
          ramulator.active_cycles_14_3_0                1460                                      # Total active cycles for level _14_3_0
            ramulator.busy_cycles_14_3_0                1460                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_0
       ramulator.serving_requests_14_3_0                1523                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
ramulator.average_serving_requests_14_3_0            0.000140                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
          ramulator.active_cycles_14_3_1                2911                                      # Total active cycles for level _14_3_1
            ramulator.busy_cycles_14_3_1                2911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_1
       ramulator.serving_requests_14_3_1                3283                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
ramulator.average_serving_requests_14_3_1            0.000301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_15                8542                                      # Total active cycles for level _15
                ramulator.busy_cycles_15              231942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15
           ramulator.serving_requests_15               19139                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15
   ramulator.average_serving_requests_15            0.001756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15
            ramulator.active_cycles_15_0                4283                                      # Total active cycles for level _15_0
              ramulator.busy_cycles_15_0                4283                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0
         ramulator.serving_requests_15_0                5286                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0
 ramulator.average_serving_requests_15_0            0.000485                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0
          ramulator.active_cycles_15_0_0                1579                                      # Total active cycles for level _15_0_0
            ramulator.busy_cycles_15_0_0                1579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_0
       ramulator.serving_requests_15_0_0                1637                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
ramulator.average_serving_requests_15_0_0            0.000150                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
          ramulator.active_cycles_15_0_1                3308                                      # Total active cycles for level _15_0_1
            ramulator.busy_cycles_15_0_1                3308                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_1
       ramulator.serving_requests_15_0_1                3649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
ramulator.average_serving_requests_15_0_1            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
            ramulator.active_cycles_15_1                3234                                      # Total active cycles for level _15_1
              ramulator.busy_cycles_15_1                3234                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1
         ramulator.serving_requests_15_1                3856                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1
 ramulator.average_serving_requests_15_1            0.000354                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1
          ramulator.active_cycles_15_1_0                1142                                      # Total active cycles for level _15_1_0
            ramulator.busy_cycles_15_1_0                1142                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_0
       ramulator.serving_requests_15_1_0                1176                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
ramulator.average_serving_requests_15_1_0            0.000108                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
          ramulator.active_cycles_15_1_1                2454                                      # Total active cycles for level _15_1_1
            ramulator.busy_cycles_15_1_1                2454                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_1
       ramulator.serving_requests_15_1_1                2680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
ramulator.average_serving_requests_15_1_1            0.000246                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
            ramulator.active_cycles_15_2                3510                                      # Total active cycles for level _15_2
              ramulator.busy_cycles_15_2                3510                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2
         ramulator.serving_requests_15_2                4358                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2
 ramulator.average_serving_requests_15_2            0.000400                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2
          ramulator.active_cycles_15_2_0                1451                                      # Total active cycles for level _15_2_0
            ramulator.busy_cycles_15_2_0                1451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_0
       ramulator.serving_requests_15_2_0                1526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
ramulator.average_serving_requests_15_2_0            0.000140                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
          ramulator.active_cycles_15_2_1                2554                                      # Total active cycles for level _15_2_1
            ramulator.busy_cycles_15_2_1                2554                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_1
       ramulator.serving_requests_15_2_1                2832                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
ramulator.average_serving_requests_15_2_1            0.000260                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
            ramulator.active_cycles_15_3                4324                                      # Total active cycles for level _15_3
              ramulator.busy_cycles_15_3                4324                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3
         ramulator.serving_requests_15_3                5639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3
 ramulator.average_serving_requests_15_3            0.000517                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3
          ramulator.active_cycles_15_3_0                1825                                      # Total active cycles for level _15_3_0
            ramulator.busy_cycles_15_3_0                1825                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_0
       ramulator.serving_requests_15_3_0                1925                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
ramulator.average_serving_requests_15_3_0            0.000177                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
          ramulator.active_cycles_15_3_1                3271                                      # Total active cycles for level _15_3_1
            ramulator.busy_cycles_15_3_1                3271                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_1
       ramulator.serving_requests_15_3_1                3714                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
ramulator.average_serving_requests_15_3_1            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_16                9391                                      # Total active cycles for level _16
                ramulator.busy_cycles_16              232791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16
           ramulator.serving_requests_16               27586                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16
   ramulator.average_serving_requests_16            0.002531                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16
            ramulator.active_cycles_16_0                5063                                      # Total active cycles for level _16_0
              ramulator.busy_cycles_16_0                5063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0
         ramulator.serving_requests_16_0                7005                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0
 ramulator.average_serving_requests_16_0            0.000643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0
          ramulator.active_cycles_16_0_0                2919                                      # Total active cycles for level _16_0_0
            ramulator.busy_cycles_16_0_0                2919                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_0
       ramulator.serving_requests_16_0_0                3187                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
ramulator.average_serving_requests_16_0_0            0.000292                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
          ramulator.active_cycles_16_0_1                3405                                      # Total active cycles for level _16_0_1
            ramulator.busy_cycles_16_0_1                3405                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_1
       ramulator.serving_requests_16_0_1                3818                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
ramulator.average_serving_requests_16_0_1            0.000350                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
            ramulator.active_cycles_16_1                4416                                      # Total active cycles for level _16_1
              ramulator.busy_cycles_16_1                4416                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1
         ramulator.serving_requests_16_1                5776                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1
 ramulator.average_serving_requests_16_1            0.000530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1
          ramulator.active_cycles_16_1_0                2224                                      # Total active cycles for level _16_1_0
            ramulator.busy_cycles_16_1_0                2224                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_0
       ramulator.serving_requests_16_1_0                2350                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
ramulator.average_serving_requests_16_1_0            0.000216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
          ramulator.active_cycles_16_1_1                3116                                      # Total active cycles for level _16_1_1
            ramulator.busy_cycles_16_1_1                3116                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_1
       ramulator.serving_requests_16_1_1                3426                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
ramulator.average_serving_requests_16_1_1            0.000314                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
            ramulator.active_cycles_16_2                5101                                      # Total active cycles for level _16_2
              ramulator.busy_cycles_16_2                5101                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2
         ramulator.serving_requests_16_2                7018                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2
 ramulator.average_serving_requests_16_2            0.000644                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2
          ramulator.active_cycles_16_2_0                3143                                      # Total active cycles for level _16_2_0
            ramulator.busy_cycles_16_2_0                3143                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_0
       ramulator.serving_requests_16_2_0                3444                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
ramulator.average_serving_requests_16_2_0            0.000316                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
          ramulator.active_cycles_16_2_1                3283                                      # Total active cycles for level _16_2_1
            ramulator.busy_cycles_16_2_1                3283                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_1
       ramulator.serving_requests_16_2_1                3574                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
ramulator.average_serving_requests_16_2_1            0.000328                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
            ramulator.active_cycles_16_3                5222                                      # Total active cycles for level _16_3
              ramulator.busy_cycles_16_3                5222                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3
         ramulator.serving_requests_16_3                7787                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3
 ramulator.average_serving_requests_16_3            0.000715                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3
          ramulator.active_cycles_16_3_0                3073                                      # Total active cycles for level _16_3_0
            ramulator.busy_cycles_16_3_0                3073                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_0
       ramulator.serving_requests_16_3_0                3362                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
ramulator.average_serving_requests_16_3_0            0.000309                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
          ramulator.active_cycles_16_3_1                3903                                      # Total active cycles for level _16_3_1
            ramulator.busy_cycles_16_3_1                3903                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_1
       ramulator.serving_requests_16_3_1                4425                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
ramulator.average_serving_requests_16_3_1            0.000406                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_17                9274                                      # Total active cycles for level _17
                ramulator.busy_cycles_17              232674                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17
           ramulator.serving_requests_17               15946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17
   ramulator.average_serving_requests_17            0.001463                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17
            ramulator.active_cycles_17_0                4194                                      # Total active cycles for level _17_0
              ramulator.busy_cycles_17_0                4194                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0
         ramulator.serving_requests_17_0                4785                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0
 ramulator.average_serving_requests_17_0            0.000439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0
          ramulator.active_cycles_17_0_0                2129                                      # Total active cycles for level _17_0_0
            ramulator.busy_cycles_17_0_0                2129                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_0
       ramulator.serving_requests_17_0_0                2231                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
ramulator.average_serving_requests_17_0_0            0.000205                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
          ramulator.active_cycles_17_0_1                2463                                      # Total active cycles for level _17_0_1
            ramulator.busy_cycles_17_0_1                2463                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_1
       ramulator.serving_requests_17_0_1                2554                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
ramulator.average_serving_requests_17_0_1            0.000234                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
            ramulator.active_cycles_17_1                2766                                      # Total active cycles for level _17_1
              ramulator.busy_cycles_17_1                2766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1
         ramulator.serving_requests_17_1                3096                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1
 ramulator.average_serving_requests_17_1            0.000284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1
          ramulator.active_cycles_17_1_0                1411                                      # Total active cycles for level _17_1_0
            ramulator.busy_cycles_17_1_0                1411                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_0
       ramulator.serving_requests_17_1_0                1444                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
ramulator.average_serving_requests_17_1_0            0.000133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
          ramulator.active_cycles_17_1_1                1600                                      # Total active cycles for level _17_1_1
            ramulator.busy_cycles_17_1_1                1600                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_1
       ramulator.serving_requests_17_1_1                1652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
ramulator.average_serving_requests_17_1_1            0.000152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
            ramulator.active_cycles_17_2                3220                                      # Total active cycles for level _17_2
              ramulator.busy_cycles_17_2                3220                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2
         ramulator.serving_requests_17_2                3482                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2
 ramulator.average_serving_requests_17_2            0.000320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2
          ramulator.active_cycles_17_2_0                1660                                      # Total active cycles for level _17_2_0
            ramulator.busy_cycles_17_2_0                1660                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_0
       ramulator.serving_requests_17_2_0                1738                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
ramulator.average_serving_requests_17_2_0            0.000159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
          ramulator.active_cycles_17_2_1                1648                                      # Total active cycles for level _17_2_1
            ramulator.busy_cycles_17_2_1                1648                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_1
       ramulator.serving_requests_17_2_1                1744                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
ramulator.average_serving_requests_17_2_1            0.000160                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
            ramulator.active_cycles_17_3                3948                                      # Total active cycles for level _17_3
              ramulator.busy_cycles_17_3                3948                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3
         ramulator.serving_requests_17_3                4583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3
 ramulator.average_serving_requests_17_3            0.000421                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3
          ramulator.active_cycles_17_3_0                1766                                      # Total active cycles for level _17_3_0
            ramulator.busy_cycles_17_3_0                1766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_0
       ramulator.serving_requests_17_3_0                1872                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
ramulator.average_serving_requests_17_3_0            0.000172                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
          ramulator.active_cycles_17_3_1                2481                                      # Total active cycles for level _17_3_1
            ramulator.busy_cycles_17_3_1                2481                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_1
       ramulator.serving_requests_17_3_1                2711                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
ramulator.average_serving_requests_17_3_1            0.000249                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_18               12116                                      # Total active cycles for level _18
                ramulator.busy_cycles_18              235516                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18
           ramulator.serving_requests_18               19936                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18
   ramulator.average_serving_requests_18            0.001829                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18
            ramulator.active_cycles_18_0                4775                                      # Total active cycles for level _18_0
              ramulator.busy_cycles_18_0                4775                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0
         ramulator.serving_requests_18_0                5471                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0
 ramulator.average_serving_requests_18_0            0.000502                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0
          ramulator.active_cycles_18_0_0                2069                                      # Total active cycles for level _18_0_0
            ramulator.busy_cycles_18_0_0                2069                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_0
       ramulator.serving_requests_18_0_0                2248                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
ramulator.average_serving_requests_18_0_0            0.000206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
          ramulator.active_cycles_18_0_1                3092                                      # Total active cycles for level _18_0_1
            ramulator.busy_cycles_18_0_1                3092                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_1
       ramulator.serving_requests_18_0_1                3223                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
ramulator.average_serving_requests_18_0_1            0.000296                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
            ramulator.active_cycles_18_1                3677                                      # Total active cycles for level _18_1
              ramulator.busy_cycles_18_1                3677                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1
         ramulator.serving_requests_18_1                3988                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1
 ramulator.average_serving_requests_18_1            0.000366                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1
          ramulator.active_cycles_18_1_0                1608                                      # Total active cycles for level _18_1_0
            ramulator.busy_cycles_18_1_0                1608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_0
       ramulator.serving_requests_18_1_0                1700                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
ramulator.average_serving_requests_18_1_0            0.000156                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
          ramulator.active_cycles_18_1_1                2198                                      # Total active cycles for level _18_1_1
            ramulator.busy_cycles_18_1_1                2198                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_1
       ramulator.serving_requests_18_1_1                2288                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
ramulator.average_serving_requests_18_1_1            0.000210                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
            ramulator.active_cycles_18_2                4348                                      # Total active cycles for level _18_2
              ramulator.busy_cycles_18_2                4348                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2
         ramulator.serving_requests_18_2                4793                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2
 ramulator.average_serving_requests_18_2            0.000440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2
          ramulator.active_cycles_18_2_0                2556                                      # Total active cycles for level _18_2_0
            ramulator.busy_cycles_18_2_0                2556                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_0
       ramulator.serving_requests_18_2_0                2748                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
ramulator.average_serving_requests_18_2_0            0.000252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
          ramulator.active_cycles_18_2_1                1995                                      # Total active cycles for level _18_2_1
            ramulator.busy_cycles_18_2_1                1995                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_1
       ramulator.serving_requests_18_2_1                2045                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
ramulator.average_serving_requests_18_2_1            0.000188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
            ramulator.active_cycles_18_3                4976                                      # Total active cycles for level _18_3
              ramulator.busy_cycles_18_3                4976                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3
         ramulator.serving_requests_18_3                5684                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3
 ramulator.average_serving_requests_18_3            0.000522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3
          ramulator.active_cycles_18_3_0                2321                                      # Total active cycles for level _18_3_0
            ramulator.busy_cycles_18_3_0                2321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_0
       ramulator.serving_requests_18_3_0                2477                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
ramulator.average_serving_requests_18_3_0            0.000227                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
          ramulator.active_cycles_18_3_1                3099                                      # Total active cycles for level _18_3_1
            ramulator.busy_cycles_18_3_1                3099                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_1
       ramulator.serving_requests_18_3_1                3207                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
ramulator.average_serving_requests_18_3_1            0.000294                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_19               10295                                      # Total active cycles for level _19
                ramulator.busy_cycles_19              233695                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19
           ramulator.serving_requests_19               15357                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19
   ramulator.average_serving_requests_19            0.001409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19
            ramulator.active_cycles_19_0                3809                                      # Total active cycles for level _19_0
              ramulator.busy_cycles_19_0                3809                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0
         ramulator.serving_requests_19_0                4282                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0
 ramulator.average_serving_requests_19_0            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0
          ramulator.active_cycles_19_0_0                1370                                      # Total active cycles for level _19_0_0
            ramulator.busy_cycles_19_0_0                1370                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_0
       ramulator.serving_requests_19_0_0                1425                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
ramulator.average_serving_requests_19_0_0            0.000131                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
          ramulator.active_cycles_19_0_1                2671                                      # Total active cycles for level _19_0_1
            ramulator.busy_cycles_19_0_1                2671                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_1
       ramulator.serving_requests_19_0_1                2857                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
ramulator.average_serving_requests_19_0_1            0.000262                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
            ramulator.active_cycles_19_1                2764                                      # Total active cycles for level _19_1
              ramulator.busy_cycles_19_1                2764                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1
         ramulator.serving_requests_19_1                3102                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1
 ramulator.average_serving_requests_19_1            0.000285                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1
          ramulator.active_cycles_19_1_0                1031                                      # Total active cycles for level _19_1_0
            ramulator.busy_cycles_19_1_0                1031                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_0
       ramulator.serving_requests_19_1_0                1054                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
ramulator.average_serving_requests_19_1_0            0.000097                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
          ramulator.active_cycles_19_1_1                1879                                      # Total active cycles for level _19_1_1
            ramulator.busy_cycles_19_1_1                1879                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_1
       ramulator.serving_requests_19_1_1                2048                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
ramulator.average_serving_requests_19_1_1            0.000188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
            ramulator.active_cycles_19_2                3206                                      # Total active cycles for level _19_2
              ramulator.busy_cycles_19_2                3206                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2
         ramulator.serving_requests_19_2                3413                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2
 ramulator.average_serving_requests_19_2            0.000313                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2
          ramulator.active_cycles_19_2_0                1597                                      # Total active cycles for level _19_2_0
            ramulator.busy_cycles_19_2_0                1597                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_0
       ramulator.serving_requests_19_2_0                1641                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
ramulator.average_serving_requests_19_2_0            0.000151                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
          ramulator.active_cycles_19_2_1                1721                                      # Total active cycles for level _19_2_1
            ramulator.busy_cycles_19_2_1                1721                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_1
       ramulator.serving_requests_19_2_1                1772                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
ramulator.average_serving_requests_19_2_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
            ramulator.active_cycles_19_3                4124                                      # Total active cycles for level _19_3
              ramulator.busy_cycles_19_3                4124                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3
         ramulator.serving_requests_19_3                4560                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3
 ramulator.average_serving_requests_19_3            0.000418                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3
          ramulator.active_cycles_19_3_0                1624                                      # Total active cycles for level _19_3_0
            ramulator.busy_cycles_19_3_0                1624                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_0
       ramulator.serving_requests_19_3_0                1698                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
ramulator.average_serving_requests_19_3_0            0.000156                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
          ramulator.active_cycles_19_3_1                2687                                      # Total active cycles for level _19_3_1
            ramulator.busy_cycles_19_3_1                2687                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_1
       ramulator.serving_requests_19_3_1                2862                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
ramulator.average_serving_requests_19_3_1            0.000263                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_20               10220                                      # Total active cycles for level _20
                ramulator.busy_cycles_20              233420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20
           ramulator.serving_requests_20               18901                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20
   ramulator.average_serving_requests_20            0.001734                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20
            ramulator.active_cycles_20_0                3940                                      # Total active cycles for level _20_0
              ramulator.busy_cycles_20_0                3940                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0
         ramulator.serving_requests_20_0                4864                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0
 ramulator.average_serving_requests_20_0            0.000446                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0
          ramulator.active_cycles_20_0_0                1725                                      # Total active cycles for level _20_0_0
            ramulator.busy_cycles_20_0_0                1725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_0
       ramulator.serving_requests_20_0_0                1835                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
ramulator.average_serving_requests_20_0_0            0.000168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
          ramulator.active_cycles_20_0_1                2769                                      # Total active cycles for level _20_0_1
            ramulator.busy_cycles_20_0_1                2769                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_1
       ramulator.serving_requests_20_0_1                3029                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
ramulator.average_serving_requests_20_0_1            0.000278                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
            ramulator.active_cycles_20_1                3359                                      # Total active cycles for level _20_1
              ramulator.busy_cycles_20_1                3359                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1
         ramulator.serving_requests_20_1                4226                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1
 ramulator.average_serving_requests_20_1            0.000388                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1
          ramulator.active_cycles_20_1_0                1779                                      # Total active cycles for level _20_1_0
            ramulator.busy_cycles_20_1_0                1779                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_0
       ramulator.serving_requests_20_1_0                1881                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
ramulator.average_serving_requests_20_1_0            0.000173                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
          ramulator.active_cycles_20_1_1                2121                                      # Total active cycles for level _20_1_1
            ramulator.busy_cycles_20_1_1                2121                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_1
       ramulator.serving_requests_20_1_1                2345                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
ramulator.average_serving_requests_20_1_1            0.000215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
            ramulator.active_cycles_20_2                3713                                      # Total active cycles for level _20_2
              ramulator.busy_cycles_20_2                3713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2
         ramulator.serving_requests_20_2                4745                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2
 ramulator.average_serving_requests_20_2            0.000435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2
          ramulator.active_cycles_20_2_0                2248                                      # Total active cycles for level _20_2_0
            ramulator.busy_cycles_20_2_0                2248                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_0
       ramulator.serving_requests_20_2_0                2432                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
ramulator.average_serving_requests_20_2_0            0.000223                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
          ramulator.active_cycles_20_2_1                2166                                      # Total active cycles for level _20_2_1
            ramulator.busy_cycles_20_2_1                2166                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_1
       ramulator.serving_requests_20_2_1                2313                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
ramulator.average_serving_requests_20_2_1            0.000212                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
            ramulator.active_cycles_20_3                4061                                      # Total active cycles for level _20_3
              ramulator.busy_cycles_20_3                4061                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3
         ramulator.serving_requests_20_3                5066                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3
 ramulator.average_serving_requests_20_3            0.000465                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3
          ramulator.active_cycles_20_3_0                2020                                      # Total active cycles for level _20_3_0
            ramulator.busy_cycles_20_3_0                2020                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_0
       ramulator.serving_requests_20_3_0                2141                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
ramulator.average_serving_requests_20_3_0            0.000196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
          ramulator.active_cycles_20_3_1                2686                                      # Total active cycles for level _20_3_1
            ramulator.busy_cycles_20_3_1                2686                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_1
       ramulator.serving_requests_20_3_1                2925                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
ramulator.average_serving_requests_20_3_1            0.000268                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_21               12133                                      # Total active cycles for level _21
                ramulator.busy_cycles_21              235533                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21
           ramulator.serving_requests_21               24595                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21
   ramulator.average_serving_requests_21            0.002257                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21
            ramulator.active_cycles_21_0                5284                                      # Total active cycles for level _21_0
              ramulator.busy_cycles_21_0                5284                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0
         ramulator.serving_requests_21_0                6382                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0
 ramulator.average_serving_requests_21_0            0.000586                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0
          ramulator.active_cycles_21_0_0                3063                                      # Total active cycles for level _21_0_0
            ramulator.busy_cycles_21_0_0                3063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_0
       ramulator.serving_requests_21_0_0                3285                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
ramulator.average_serving_requests_21_0_0            0.000301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
          ramulator.active_cycles_21_0_1                2874                                      # Total active cycles for level _21_0_1
            ramulator.busy_cycles_21_0_1                2874                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_1
       ramulator.serving_requests_21_0_1                3097                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
ramulator.average_serving_requests_21_0_1            0.000284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
            ramulator.active_cycles_21_1                4120                                      # Total active cycles for level _21_1
              ramulator.busy_cycles_21_1                4120                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1
         ramulator.serving_requests_21_1                5344                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1
 ramulator.average_serving_requests_21_1            0.000490                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1
          ramulator.active_cycles_21_1_0                2442                                      # Total active cycles for level _21_1_0
            ramulator.busy_cycles_21_1_0                2442                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_0
       ramulator.serving_requests_21_1_0                2624                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
ramulator.average_serving_requests_21_1_0            0.000241                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
          ramulator.active_cycles_21_1_1                2448                                      # Total active cycles for level _21_1_1
            ramulator.busy_cycles_21_1_1                2448                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_1
       ramulator.serving_requests_21_1_1                2720                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
ramulator.average_serving_requests_21_1_1            0.000250                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
            ramulator.active_cycles_21_2                4863                                      # Total active cycles for level _21_2
              ramulator.busy_cycles_21_2                4863                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2
         ramulator.serving_requests_21_2                6331                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2
 ramulator.average_serving_requests_21_2            0.000581                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2
          ramulator.active_cycles_21_2_0                2874                                      # Total active cycles for level _21_2_0
            ramulator.busy_cycles_21_2_0                2874                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_0
       ramulator.serving_requests_21_2_0                3140                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
ramulator.average_serving_requests_21_2_0            0.000288                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
          ramulator.active_cycles_21_2_1                2964                                      # Total active cycles for level _21_2_1
            ramulator.busy_cycles_21_2_1                2964                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_1
       ramulator.serving_requests_21_2_1                3191                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
ramulator.average_serving_requests_21_2_1            0.000293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
            ramulator.active_cycles_21_3                5344                                      # Total active cycles for level _21_3
              ramulator.busy_cycles_21_3                5344                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3
         ramulator.serving_requests_21_3                6538                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3
 ramulator.average_serving_requests_21_3            0.000600                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3
          ramulator.active_cycles_21_3_0                3087                                      # Total active cycles for level _21_3_0
            ramulator.busy_cycles_21_3_0                3087                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_0
       ramulator.serving_requests_21_3_0                3278                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
ramulator.average_serving_requests_21_3_0            0.000301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
          ramulator.active_cycles_21_3_1                3003                                      # Total active cycles for level _21_3_1
            ramulator.busy_cycles_21_3_1                3003                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_1
       ramulator.serving_requests_21_3_1                3260                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
ramulator.average_serving_requests_21_3_1            0.000299                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_22               12900                                      # Total active cycles for level _22
                ramulator.busy_cycles_22              236100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22
           ramulator.serving_requests_22               28064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22
   ramulator.average_serving_requests_22            0.002575                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22
            ramulator.active_cycles_22_0                5152                                      # Total active cycles for level _22_0
              ramulator.busy_cycles_22_0                5152                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0
         ramulator.serving_requests_22_0                6719                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0
 ramulator.average_serving_requests_22_0            0.000617                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0
          ramulator.active_cycles_22_0_0                2955                                      # Total active cycles for level _22_0_0
            ramulator.busy_cycles_22_0_0                2955                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_0
       ramulator.serving_requests_22_0_0                3126                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
ramulator.average_serving_requests_22_0_0            0.000287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
          ramulator.active_cycles_22_0_1                3297                                      # Total active cycles for level _22_0_1
            ramulator.busy_cycles_22_0_1                3297                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_1
       ramulator.serving_requests_22_0_1                3593                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
ramulator.average_serving_requests_22_0_1            0.000330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
            ramulator.active_cycles_22_1                4688                                      # Total active cycles for level _22_1
              ramulator.busy_cycles_22_1                4688                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1
         ramulator.serving_requests_22_1                6549                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1
 ramulator.average_serving_requests_22_1            0.000601                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1
          ramulator.active_cycles_22_1_0                2884                                      # Total active cycles for level _22_1_0
            ramulator.busy_cycles_22_1_0                2884                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_0
       ramulator.serving_requests_22_1_0                3167                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
ramulator.average_serving_requests_22_1_0            0.000291                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
          ramulator.active_cycles_22_1_1                3045                                      # Total active cycles for level _22_1_1
            ramulator.busy_cycles_22_1_1                3045                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_1
       ramulator.serving_requests_22_1_1                3382                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
ramulator.average_serving_requests_22_1_1            0.000310                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
            ramulator.active_cycles_22_2                5768                                      # Total active cycles for level _22_2
              ramulator.busy_cycles_22_2                5768                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2
         ramulator.serving_requests_22_2                7534                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2
 ramulator.average_serving_requests_22_2            0.000691                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2
          ramulator.active_cycles_22_2_0                3488                                      # Total active cycles for level _22_2_0
            ramulator.busy_cycles_22_2_0                3488                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_0
       ramulator.serving_requests_22_2_0                3771                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
ramulator.average_serving_requests_22_2_0            0.000346                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
          ramulator.active_cycles_22_2_1                3447                                      # Total active cycles for level _22_2_1
            ramulator.busy_cycles_22_2_1                3447                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_1
       ramulator.serving_requests_22_2_1                3763                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
ramulator.average_serving_requests_22_2_1            0.000345                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
            ramulator.active_cycles_22_3                5580                                      # Total active cycles for level _22_3
              ramulator.busy_cycles_22_3                5580                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3
         ramulator.serving_requests_22_3                7262                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3
 ramulator.average_serving_requests_22_3            0.000666                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3
          ramulator.active_cycles_22_3_0                3381                                      # Total active cycles for level _22_3_0
            ramulator.busy_cycles_22_3_0                3381                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_0
       ramulator.serving_requests_22_3_0                3612                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
ramulator.average_serving_requests_22_3_0            0.000331                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
          ramulator.active_cycles_22_3_1                3330                                      # Total active cycles for level _22_3_1
            ramulator.busy_cycles_22_3_1                3330                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_1
       ramulator.serving_requests_22_3_1                3650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
ramulator.average_serving_requests_22_3_1            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_23               10190                                      # Total active cycles for level _23
                ramulator.busy_cycles_23              233390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23
           ramulator.serving_requests_23               16395                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23
   ramulator.average_serving_requests_23            0.001505                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23
            ramulator.active_cycles_23_0                3892                                      # Total active cycles for level _23_0
              ramulator.busy_cycles_23_0                3892                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0
         ramulator.serving_requests_23_0                4350                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0
 ramulator.average_serving_requests_23_0            0.000399                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0
          ramulator.active_cycles_23_0_0                2027                                      # Total active cycles for level _23_0_0
            ramulator.busy_cycles_23_0_0                2027                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_0
       ramulator.serving_requests_23_0_0                2107                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
ramulator.average_serving_requests_23_0_0            0.000193                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
          ramulator.active_cycles_23_0_1                2113                                      # Total active cycles for level _23_0_1
            ramulator.busy_cycles_23_0_1                2113                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_1
       ramulator.serving_requests_23_0_1                2243                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
ramulator.average_serving_requests_23_0_1            0.000206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
            ramulator.active_cycles_23_1                2932                                      # Total active cycles for level _23_1
              ramulator.busy_cycles_23_1                2932                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1
         ramulator.serving_requests_23_1                3444                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1
 ramulator.average_serving_requests_23_1            0.000316                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1
          ramulator.active_cycles_23_1_0                1707                                      # Total active cycles for level _23_1_0
            ramulator.busy_cycles_23_1_0                1707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_0
       ramulator.serving_requests_23_1_0                1761                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
ramulator.average_serving_requests_23_1_0            0.000162                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
          ramulator.active_cycles_23_1_1                1559                                      # Total active cycles for level _23_1_1
            ramulator.busy_cycles_23_1_1                1559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_1
       ramulator.serving_requests_23_1_1                1683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
ramulator.average_serving_requests_23_1_1            0.000154                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
            ramulator.active_cycles_23_2                3395                                      # Total active cycles for level _23_2
              ramulator.busy_cycles_23_2                3395                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2
         ramulator.serving_requests_23_2                3780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2
 ramulator.average_serving_requests_23_2            0.000347                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2
          ramulator.active_cycles_23_2_0                2025                                      # Total active cycles for level _23_2_0
            ramulator.busy_cycles_23_2_0                2025                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_0
       ramulator.serving_requests_23_2_0                2135                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
ramulator.average_serving_requests_23_2_0            0.000196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
          ramulator.active_cycles_23_2_1                1623                                      # Total active cycles for level _23_2_1
            ramulator.busy_cycles_23_2_1                1623                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_1
       ramulator.serving_requests_23_2_1                1645                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
ramulator.average_serving_requests_23_2_1            0.000151                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
            ramulator.active_cycles_23_3                4299                                      # Total active cycles for level _23_3
              ramulator.busy_cycles_23_3                4299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3
         ramulator.serving_requests_23_3                4821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3
 ramulator.average_serving_requests_23_3            0.000442                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3
          ramulator.active_cycles_23_3_0                2184                                      # Total active cycles for level _23_3_0
            ramulator.busy_cycles_23_3_0                2184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_0
       ramulator.serving_requests_23_3_0                2281                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
ramulator.average_serving_requests_23_3_0            0.000209                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
          ramulator.active_cycles_23_3_1                2406                                      # Total active cycles for level _23_3_1
            ramulator.busy_cycles_23_3_1                2406                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_1
       ramulator.serving_requests_23_3_1                2540                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
ramulator.average_serving_requests_23_3_1            0.000233                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_24               11681                                      # Total active cycles for level _24
                ramulator.busy_cycles_24              235081                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24
           ramulator.serving_requests_24               19968                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24
   ramulator.average_serving_requests_24            0.001832                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24
            ramulator.active_cycles_24_0                4622                                      # Total active cycles for level _24_0
              ramulator.busy_cycles_24_0                4622                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0
         ramulator.serving_requests_24_0                4909                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0
 ramulator.average_serving_requests_24_0            0.000450                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0
          ramulator.active_cycles_24_0_0                2836                                      # Total active cycles for level _24_0_0
            ramulator.busy_cycles_24_0_0                2836                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_0
       ramulator.serving_requests_24_0_0                3081                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
ramulator.average_serving_requests_24_0_0            0.000283                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
          ramulator.active_cycles_24_0_1                1798                                      # Total active cycles for level _24_0_1
            ramulator.busy_cycles_24_0_1                1798                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_1
       ramulator.serving_requests_24_0_1                1828                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
ramulator.average_serving_requests_24_0_1            0.000168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
            ramulator.active_cycles_24_1                3899                                      # Total active cycles for level _24_1
              ramulator.busy_cycles_24_1                3899                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1
         ramulator.serving_requests_24_1                4296                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1
 ramulator.average_serving_requests_24_1            0.000394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1
          ramulator.active_cycles_24_1_0                2799                                      # Total active cycles for level _24_1_0
            ramulator.busy_cycles_24_1_0                2799                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_0
       ramulator.serving_requests_24_1_0                3142                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
ramulator.average_serving_requests_24_1_0            0.000288                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
          ramulator.active_cycles_24_1_1                1144                                      # Total active cycles for level _24_1_1
            ramulator.busy_cycles_24_1_1                1144                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_1
       ramulator.serving_requests_24_1_1                1154                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
ramulator.average_serving_requests_24_1_1            0.000106                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
            ramulator.active_cycles_24_2                4610                                      # Total active cycles for level _24_2
              ramulator.busy_cycles_24_2                4610                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2
         ramulator.serving_requests_24_2                5115                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2
 ramulator.average_serving_requests_24_2            0.000469                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2
          ramulator.active_cycles_24_2_0                3574                                      # Total active cycles for level _24_2_0
            ramulator.busy_cycles_24_2_0                3574                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_0
       ramulator.serving_requests_24_2_0                4025                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
ramulator.average_serving_requests_24_2_0            0.000369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
          ramulator.active_cycles_24_2_1                1080                                      # Total active cycles for level _24_2_1
            ramulator.busy_cycles_24_2_1                1080                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_1
       ramulator.serving_requests_24_2_1                1090                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
ramulator.average_serving_requests_24_2_1            0.000100                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
            ramulator.active_cycles_24_3                5183                                      # Total active cycles for level _24_3
              ramulator.busy_cycles_24_3                5183                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3
         ramulator.serving_requests_24_3                5648                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3
 ramulator.average_serving_requests_24_3            0.000518                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3
          ramulator.active_cycles_24_3_0                3420                                      # Total active cycles for level _24_3_0
            ramulator.busy_cycles_24_3_0                3420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_0
       ramulator.serving_requests_24_3_0                3804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
ramulator.average_serving_requests_24_3_0            0.000349                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
          ramulator.active_cycles_24_3_1                1809                                      # Total active cycles for level _24_3_1
            ramulator.busy_cycles_24_3_1                1809                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_1
       ramulator.serving_requests_24_3_1                1844                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
ramulator.average_serving_requests_24_3_1            0.000169                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_25               11543                                      # Total active cycles for level _25
                ramulator.busy_cycles_25              234943                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25
           ramulator.serving_requests_25               18568                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25
   ramulator.average_serving_requests_25            0.001704                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25
            ramulator.active_cycles_25_0                3926                                      # Total active cycles for level _25_0
              ramulator.busy_cycles_25_0                3926                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0
         ramulator.serving_requests_25_0                4298                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0
 ramulator.average_serving_requests_25_0            0.000394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0
          ramulator.active_cycles_25_0_0                2399                                      # Total active cycles for level _25_0_0
            ramulator.busy_cycles_25_0_0                2399                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_0
       ramulator.serving_requests_25_0_0                2526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
ramulator.average_serving_requests_25_0_0            0.000232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
          ramulator.active_cycles_25_0_1                1750                                      # Total active cycles for level _25_0_1
            ramulator.busy_cycles_25_0_1                1750                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_1
       ramulator.serving_requests_25_0_1                1772                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
ramulator.average_serving_requests_25_0_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
            ramulator.active_cycles_25_1                3493                                      # Total active cycles for level _25_1
              ramulator.busy_cycles_25_1                3493                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1
         ramulator.serving_requests_25_1                4120                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1
 ramulator.average_serving_requests_25_1            0.000378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1
          ramulator.active_cycles_25_1_0                2659                                      # Total active cycles for level _25_1_0
            ramulator.busy_cycles_25_1_0                2659                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_0
       ramulator.serving_requests_25_1_0                2886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
ramulator.average_serving_requests_25_1_0            0.000265                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
          ramulator.active_cycles_25_1_1                1212                                      # Total active cycles for level _25_1_1
            ramulator.busy_cycles_25_1_1                1212                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_1
       ramulator.serving_requests_25_1_1                1234                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
ramulator.average_serving_requests_25_1_1            0.000113                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
            ramulator.active_cycles_25_2                4408                                      # Total active cycles for level _25_2
              ramulator.busy_cycles_25_2                4408                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2
         ramulator.serving_requests_25_2                5021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2
 ramulator.average_serving_requests_25_2            0.000461                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2
          ramulator.active_cycles_25_2_0                3184                                      # Total active cycles for level _25_2_0
            ramulator.busy_cycles_25_2_0                3184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_0
       ramulator.serving_requests_25_2_0                3389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
ramulator.average_serving_requests_25_2_0            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
          ramulator.active_cycles_25_2_1                1563                                      # Total active cycles for level _25_2_1
            ramulator.busy_cycles_25_2_1                1563                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_1
       ramulator.serving_requests_25_2_1                1632                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
ramulator.average_serving_requests_25_2_1            0.000150                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
            ramulator.active_cycles_25_3                4476                                      # Total active cycles for level _25_3
              ramulator.busy_cycles_25_3                4476                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3
         ramulator.serving_requests_25_3                5129                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3
 ramulator.average_serving_requests_25_3            0.000471                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3
          ramulator.active_cycles_25_3_0                3054                                      # Total active cycles for level _25_3_0
            ramulator.busy_cycles_25_3_0                3054                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_0
       ramulator.serving_requests_25_3_0                3258                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
ramulator.average_serving_requests_25_3_0            0.000299                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
          ramulator.active_cycles_25_3_1                1803                                      # Total active cycles for level _25_3_1
            ramulator.busy_cycles_25_3_1                1803                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_1
       ramulator.serving_requests_25_3_1                1871                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
ramulator.average_serving_requests_25_3_1            0.000172                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_26               11445                                      # Total active cycles for level _26
                ramulator.busy_cycles_26              234645                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26
           ramulator.serving_requests_26               15572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26
   ramulator.average_serving_requests_26            0.001429                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26
            ramulator.active_cycles_26_0                3376                                      # Total active cycles for level _26_0
              ramulator.busy_cycles_26_0                3376                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0
         ramulator.serving_requests_26_0                3484                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0
 ramulator.average_serving_requests_26_0            0.000320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0
          ramulator.active_cycles_26_0_0                1856                                      # Total active cycles for level _26_0_0
            ramulator.busy_cycles_26_0_0                1856                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_0
       ramulator.serving_requests_26_0_0                1954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
ramulator.average_serving_requests_26_0_0            0.000179                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
          ramulator.active_cycles_26_0_1                1520                                      # Total active cycles for level _26_0_1
            ramulator.busy_cycles_26_0_1                1520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_1
       ramulator.serving_requests_26_0_1                1530                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
ramulator.average_serving_requests_26_0_1            0.000140                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
            ramulator.active_cycles_26_1                3201                                      # Total active cycles for level _26_1
              ramulator.busy_cycles_26_1                3201                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1
         ramulator.serving_requests_26_1                3384                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1
 ramulator.average_serving_requests_26_1            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1
          ramulator.active_cycles_26_1_0                2016                                      # Total active cycles for level _26_1_0
            ramulator.busy_cycles_26_1_0                2016                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_0
       ramulator.serving_requests_26_1_0                2199                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
ramulator.average_serving_requests_26_1_0            0.000202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
          ramulator.active_cycles_26_1_1                1185                                      # Total active cycles for level _26_1_1
            ramulator.busy_cycles_26_1_1                1185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_1
       ramulator.serving_requests_26_1_1                1185                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
ramulator.average_serving_requests_26_1_1            0.000109                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
            ramulator.active_cycles_26_2                3892                                      # Total active cycles for level _26_2
              ramulator.busy_cycles_26_2                3892                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2
         ramulator.serving_requests_26_2                4104                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2
 ramulator.average_serving_requests_26_2            0.000377                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2
          ramulator.active_cycles_26_2_0                2446                                      # Total active cycles for level _26_2_0
            ramulator.busy_cycles_26_2_0                2446                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_0
       ramulator.serving_requests_26_2_0                2658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
ramulator.average_serving_requests_26_2_0            0.000244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
          ramulator.active_cycles_26_2_1                1446                                      # Total active cycles for level _26_2_1
            ramulator.busy_cycles_26_2_1                1446                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_1
       ramulator.serving_requests_26_2_1                1446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
ramulator.average_serving_requests_26_2_1            0.000133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
            ramulator.active_cycles_26_3                4403                                      # Total active cycles for level _26_3
              ramulator.busy_cycles_26_3                4403                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3
         ramulator.serving_requests_26_3                4600                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3
 ramulator.average_serving_requests_26_3            0.000422                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3
          ramulator.active_cycles_26_3_0                2578                                      # Total active cycles for level _26_3_0
            ramulator.busy_cycles_26_3_0                2578                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_0
       ramulator.serving_requests_26_3_0                2771                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
ramulator.average_serving_requests_26_3_0            0.000254                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
          ramulator.active_cycles_26_3_1                1829                                      # Total active cycles for level _26_3_1
            ramulator.busy_cycles_26_3_1                1829                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_1
       ramulator.serving_requests_26_3_1                1829                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
ramulator.average_serving_requests_26_3_1            0.000168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_27               10894                                      # Total active cycles for level _27
                ramulator.busy_cycles_27              234094                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27
           ramulator.serving_requests_27               20293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27
   ramulator.average_serving_requests_27            0.001862                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27
            ramulator.active_cycles_27_0                4331                                      # Total active cycles for level _27_0
              ramulator.busy_cycles_27_0                4331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0
         ramulator.serving_requests_27_0                4682                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0
 ramulator.average_serving_requests_27_0            0.000430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0
          ramulator.active_cycles_27_0_0                2509                                      # Total active cycles for level _27_0_0
            ramulator.busy_cycles_27_0_0                2509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_0
       ramulator.serving_requests_27_0_0                2755                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
ramulator.average_serving_requests_27_0_0            0.000253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
          ramulator.active_cycles_27_0_1                1871                                      # Total active cycles for level _27_0_1
            ramulator.busy_cycles_27_0_1                1871                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_1
       ramulator.serving_requests_27_0_1                1927                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
ramulator.average_serving_requests_27_0_1            0.000177                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
            ramulator.active_cycles_27_1                4009                                      # Total active cycles for level _27_1
              ramulator.busy_cycles_27_1                4009                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1
         ramulator.serving_requests_27_1                4527                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1
 ramulator.average_serving_requests_27_1            0.000415                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1
          ramulator.active_cycles_27_1_0                2796                                      # Total active cycles for level _27_1_0
            ramulator.busy_cycles_27_1_0                2796                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_0
       ramulator.serving_requests_27_1_0                3208                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
ramulator.average_serving_requests_27_1_0            0.000294                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
          ramulator.active_cycles_27_1_1                1257                                      # Total active cycles for level _27_1_1
            ramulator.busy_cycles_27_1_1                1257                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_1
       ramulator.serving_requests_27_1_1                1319                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
ramulator.average_serving_requests_27_1_1            0.000121                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
            ramulator.active_cycles_27_2                4863                                      # Total active cycles for level _27_2
              ramulator.busy_cycles_27_2                4863                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2
         ramulator.serving_requests_27_2                5433                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2
 ramulator.average_serving_requests_27_2            0.000499                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2
          ramulator.active_cycles_27_2_0                3187                                      # Total active cycles for level _27_2_0
            ramulator.busy_cycles_27_2_0                3187                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_0
       ramulator.serving_requests_27_2_0                3652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
ramulator.average_serving_requests_27_2_0            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
          ramulator.active_cycles_27_2_1                1691                                      # Total active cycles for level _27_2_1
            ramulator.busy_cycles_27_2_1                1691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_1
       ramulator.serving_requests_27_2_1                1781                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
ramulator.average_serving_requests_27_2_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
            ramulator.active_cycles_27_3                5037                                      # Total active cycles for level _27_3
              ramulator.busy_cycles_27_3                5037                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3
         ramulator.serving_requests_27_3                5651                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3
 ramulator.average_serving_requests_27_3            0.000519                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3
          ramulator.active_cycles_27_3_0                3365                                      # Total active cycles for level _27_3_0
            ramulator.busy_cycles_27_3_0                3365                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_0
       ramulator.serving_requests_27_3_0                3883                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
ramulator.average_serving_requests_27_3_0            0.000356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
          ramulator.active_cycles_27_3_1                1672                                      # Total active cycles for level _27_3_1
            ramulator.busy_cycles_27_3_1                1672                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_1
       ramulator.serving_requests_27_3_1                1768                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
ramulator.average_serving_requests_27_3_1            0.000162                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_28               11365                                      # Total active cycles for level _28
                ramulator.busy_cycles_28              234365                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28
           ramulator.serving_requests_28               20127                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28
   ramulator.average_serving_requests_28            0.001847                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28
            ramulator.active_cycles_28_0                4700                                      # Total active cycles for level _28_0
              ramulator.busy_cycles_28_0                4700                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0
         ramulator.serving_requests_28_0                5249                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0
 ramulator.average_serving_requests_28_0            0.000482                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0
          ramulator.active_cycles_28_0_0                3130                                      # Total active cycles for level _28_0_0
            ramulator.busy_cycles_28_0_0                3130                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_0
       ramulator.serving_requests_28_0_0                3404                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
ramulator.average_serving_requests_28_0_0            0.000312                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
          ramulator.active_cycles_28_0_1                1822                                      # Total active cycles for level _28_0_1
            ramulator.busy_cycles_28_0_1                1822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_1
       ramulator.serving_requests_28_0_1                1845                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
ramulator.average_serving_requests_28_0_1            0.000169                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
            ramulator.active_cycles_28_1                3103                                      # Total active cycles for level _28_1
              ramulator.busy_cycles_28_1                3103                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1
         ramulator.serving_requests_28_1                3677                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1
 ramulator.average_serving_requests_28_1            0.000337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1
          ramulator.active_cycles_28_1_0                2650                                      # Total active cycles for level _28_1_0
            ramulator.busy_cycles_28_1_0                2650                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_0
       ramulator.serving_requests_28_1_0                2874                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
ramulator.average_serving_requests_28_1_0            0.000264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
          ramulator.active_cycles_28_1_1                 791                                      # Total active cycles for level _28_1_1
            ramulator.busy_cycles_28_1_1                 791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_1
       ramulator.serving_requests_28_1_1                 803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
ramulator.average_serving_requests_28_1_1            0.000074                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
            ramulator.active_cycles_28_2                4666                                      # Total active cycles for level _28_2
              ramulator.busy_cycles_28_2                4666                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2
         ramulator.serving_requests_28_2                5339                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2
 ramulator.average_serving_requests_28_2            0.000490                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2
          ramulator.active_cycles_28_2_0                3607                                      # Total active cycles for level _28_2_0
            ramulator.busy_cycles_28_2_0                3607                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_0
       ramulator.serving_requests_28_2_0                3923                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
ramulator.average_serving_requests_28_2_0            0.000360                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
          ramulator.active_cycles_28_2_1                1362                                      # Total active cycles for level _28_2_1
            ramulator.busy_cycles_28_2_1                1362                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_1
       ramulator.serving_requests_28_2_1                1416                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
ramulator.average_serving_requests_28_2_1            0.000130                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
            ramulator.active_cycles_28_3                5172                                      # Total active cycles for level _28_3
              ramulator.busy_cycles_28_3                5172                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3
         ramulator.serving_requests_28_3                5862                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3
 ramulator.average_serving_requests_28_3            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3
          ramulator.active_cycles_28_3_0                4106                                      # Total active cycles for level _28_3_0
            ramulator.busy_cycles_28_3_0                4106                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_0
       ramulator.serving_requests_28_3_0                4461                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
ramulator.average_serving_requests_28_3_0            0.000409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
          ramulator.active_cycles_28_3_1                1380                                      # Total active cycles for level _28_3_1
            ramulator.busy_cycles_28_3_1                1380                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_1
       ramulator.serving_requests_28_3_1                1401                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
ramulator.average_serving_requests_28_3_1            0.000129                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_29               10624                                      # Total active cycles for level _29
                ramulator.busy_cycles_29              233824                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29
           ramulator.serving_requests_29               19772                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29
   ramulator.average_serving_requests_29            0.001814                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29
            ramulator.active_cycles_29_0                4029                                      # Total active cycles for level _29_0
              ramulator.busy_cycles_29_0                4029                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0
         ramulator.serving_requests_29_0                4800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0
 ramulator.average_serving_requests_29_0            0.000440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0
          ramulator.active_cycles_29_0_0                2864                                      # Total active cycles for level _29_0_0
            ramulator.busy_cycles_29_0_0                2864                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_0
       ramulator.serving_requests_29_0_0                2975                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
ramulator.average_serving_requests_29_0_0            0.000273                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
          ramulator.active_cycles_29_0_1                1702                                      # Total active cycles for level _29_0_1
            ramulator.busy_cycles_29_0_1                1702                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_1
       ramulator.serving_requests_29_0_1                1825                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
ramulator.average_serving_requests_29_0_1            0.000167                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
            ramulator.active_cycles_29_1                3315                                      # Total active cycles for level _29_1
              ramulator.busy_cycles_29_1                3315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1
         ramulator.serving_requests_29_1                3705                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1
 ramulator.average_serving_requests_29_1            0.000340                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1
          ramulator.active_cycles_29_1_0                2571                                      # Total active cycles for level _29_1_0
            ramulator.busy_cycles_29_1_0                2571                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_0
       ramulator.serving_requests_29_1_0                2763                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
ramulator.average_serving_requests_29_1_0            0.000254                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
          ramulator.active_cycles_29_1_1                 930                                      # Total active cycles for level _29_1_1
            ramulator.busy_cycles_29_1_1                 930                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_1
       ramulator.serving_requests_29_1_1                 942                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
ramulator.average_serving_requests_29_1_1            0.000086                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
            ramulator.active_cycles_29_2                4768                                      # Total active cycles for level _29_2
              ramulator.busy_cycles_29_2                4768                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2
         ramulator.serving_requests_29_2                5841                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2
 ramulator.average_serving_requests_29_2            0.000536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2
          ramulator.active_cycles_29_2_0                3720                                      # Total active cycles for level _29_2_0
            ramulator.busy_cycles_29_2_0                3720                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_0
       ramulator.serving_requests_29_2_0                3973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
ramulator.average_serving_requests_29_2_0            0.000365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
          ramulator.active_cycles_29_2_1                1748                                      # Total active cycles for level _29_2_1
            ramulator.busy_cycles_29_2_1                1748                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_1
       ramulator.serving_requests_29_2_1                1868                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
ramulator.average_serving_requests_29_2_1            0.000171                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
            ramulator.active_cycles_29_3                4399                                      # Total active cycles for level _29_3
              ramulator.busy_cycles_29_3                4399                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3
         ramulator.serving_requests_29_3                5426                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3
 ramulator.average_serving_requests_29_3            0.000498                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3
          ramulator.active_cycles_29_3_0                3440                                      # Total active cycles for level _29_3_0
            ramulator.busy_cycles_29_3_0                3440                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_0
       ramulator.serving_requests_29_3_0                3639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
ramulator.average_serving_requests_29_3_0            0.000334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
          ramulator.active_cycles_29_3_1                1663                                      # Total active cycles for level _29_3_1
            ramulator.busy_cycles_29_3_1                1663                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_1
       ramulator.serving_requests_29_3_1                1787                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
ramulator.average_serving_requests_29_3_1            0.000164                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_30               11022                                      # Total active cycles for level _30
                ramulator.busy_cycles_30              234422                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30
           ramulator.serving_requests_30               19699                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30
   ramulator.average_serving_requests_30            0.001808                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30
            ramulator.active_cycles_30_0                4112                                      # Total active cycles for level _30_0
              ramulator.busy_cycles_30_0                4112                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0
         ramulator.serving_requests_30_0                4782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0
 ramulator.average_serving_requests_30_0            0.000439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0
          ramulator.active_cycles_30_0_0                2602                                      # Total active cycles for level _30_0_0
            ramulator.busy_cycles_30_0_0                2602                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_0
       ramulator.serving_requests_30_0_0                2750                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
ramulator.average_serving_requests_30_0_0            0.000252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
          ramulator.active_cycles_30_0_1                1933                                      # Total active cycles for level _30_0_1
            ramulator.busy_cycles_30_0_1                1933                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_1
       ramulator.serving_requests_30_0_1                2032                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
ramulator.average_serving_requests_30_0_1            0.000186                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
            ramulator.active_cycles_30_1                3196                                      # Total active cycles for level _30_1
              ramulator.busy_cycles_30_1                3196                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1
         ramulator.serving_requests_30_1                4064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1
 ramulator.average_serving_requests_30_1            0.000373                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1
          ramulator.active_cycles_30_1_0                2256                                      # Total active cycles for level _30_1_0
            ramulator.busy_cycles_30_1_0                2256                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_0
       ramulator.serving_requests_30_1_0                2436                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
ramulator.average_serving_requests_30_1_0            0.000224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
          ramulator.active_cycles_30_1_1                1561                                      # Total active cycles for level _30_1_1
            ramulator.busy_cycles_30_1_1                1561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_1
       ramulator.serving_requests_30_1_1                1628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
ramulator.average_serving_requests_30_1_1            0.000149                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
            ramulator.active_cycles_30_2                4193                                      # Total active cycles for level _30_2
              ramulator.busy_cycles_30_2                4193                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2
         ramulator.serving_requests_30_2                5441                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2
 ramulator.average_serving_requests_30_2            0.000499                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2
          ramulator.active_cycles_30_2_0                2922                                      # Total active cycles for level _30_2_0
            ramulator.busy_cycles_30_2_0                2922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_0
       ramulator.serving_requests_30_2_0                3134                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
ramulator.average_serving_requests_30_2_0            0.000288                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
          ramulator.active_cycles_30_2_1                2215                                      # Total active cycles for level _30_2_1
            ramulator.busy_cycles_30_2_1                2215                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_1
       ramulator.serving_requests_30_2_1                2307                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
ramulator.average_serving_requests_30_2_1            0.000212                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
            ramulator.active_cycles_30_3                4343                                      # Total active cycles for level _30_3
              ramulator.busy_cycles_30_3                4343                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3
         ramulator.serving_requests_30_3                5412                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3
 ramulator.average_serving_requests_30_3            0.000497                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3
          ramulator.active_cycles_30_3_0                3176                                      # Total active cycles for level _30_3_0
            ramulator.busy_cycles_30_3_0                3176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_0
       ramulator.serving_requests_30_3_0                3390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
ramulator.average_serving_requests_30_3_0            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
          ramulator.active_cycles_30_3_1                1927                                      # Total active cycles for level _30_3_1
            ramulator.busy_cycles_30_3_1                1927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_1
       ramulator.serving_requests_30_3_1                2022                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
ramulator.average_serving_requests_30_3_1            0.000186                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_31               13542                                      # Total active cycles for level _31
                ramulator.busy_cycles_31              236742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31
           ramulator.serving_requests_31               24145                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31
   ramulator.average_serving_requests_31            0.002216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31
            ramulator.active_cycles_31_0                4961                                      # Total active cycles for level _31_0
              ramulator.busy_cycles_31_0                4961                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0
         ramulator.serving_requests_31_0                5825                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0
 ramulator.average_serving_requests_31_0            0.000535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0
          ramulator.active_cycles_31_0_0                2648                                      # Total active cycles for level _31_0_0
            ramulator.busy_cycles_31_0_0                2648                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_0
       ramulator.serving_requests_31_0_0                2774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
ramulator.average_serving_requests_31_0_0            0.000255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
          ramulator.active_cycles_31_0_1                2903                                      # Total active cycles for level _31_0_1
            ramulator.busy_cycles_31_0_1                2903                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_1
       ramulator.serving_requests_31_0_1                3051                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
ramulator.average_serving_requests_31_0_1            0.000280                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
            ramulator.active_cycles_31_1                4170                                      # Total active cycles for level _31_1
              ramulator.busy_cycles_31_1                4170                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1
         ramulator.serving_requests_31_1                5300                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1
 ramulator.average_serving_requests_31_1            0.000486                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1
          ramulator.active_cycles_31_1_0                2785                                      # Total active cycles for level _31_1_0
            ramulator.busy_cycles_31_1_0                2785                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_0
       ramulator.serving_requests_31_1_0                2902                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
ramulator.average_serving_requests_31_1_0            0.000266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
          ramulator.active_cycles_31_1_1                2232                                      # Total active cycles for level _31_1_1
            ramulator.busy_cycles_31_1_1                2232                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_1
       ramulator.serving_requests_31_1_1                2398                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
ramulator.average_serving_requests_31_1_1            0.000220                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
            ramulator.active_cycles_31_2                5061                                      # Total active cycles for level _31_2
              ramulator.busy_cycles_31_2                5061                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2
         ramulator.serving_requests_31_2                6246                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2
 ramulator.average_serving_requests_31_2            0.000573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2
          ramulator.active_cycles_31_2_0                3202                                      # Total active cycles for level _31_2_0
            ramulator.busy_cycles_31_2_0                3202                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_0
       ramulator.serving_requests_31_2_0                3378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
ramulator.average_serving_requests_31_2_0            0.000310                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
          ramulator.active_cycles_31_2_1                2676                                      # Total active cycles for level _31_2_1
            ramulator.busy_cycles_31_2_1                2676                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_1
       ramulator.serving_requests_31_2_1                2868                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
ramulator.average_serving_requests_31_2_1            0.000263                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
            ramulator.active_cycles_31_3                5527                                      # Total active cycles for level _31_3
              ramulator.busy_cycles_31_3                5527                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3
         ramulator.serving_requests_31_3                6774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3
 ramulator.average_serving_requests_31_3            0.000622                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3
          ramulator.active_cycles_31_3_0                3785                                      # Total active cycles for level _31_3_0
            ramulator.busy_cycles_31_3_0                3785                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_0
       ramulator.serving_requests_31_3_0                3998                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
ramulator.average_serving_requests_31_3_0            0.000367                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
          ramulator.active_cycles_31_3_1                2639                                      # Total active cycles for level _31_3_1
            ramulator.busy_cycles_31_3_1                2639                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_1
       ramulator.serving_requests_31_3_1                2776                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
ramulator.average_serving_requests_31_3_1            0.000255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            10897240                                      # Number of DRAM cycles simulated
                 ramulator.read_requests               11374                                      # Number of incoming read requests to DRAM
                                     [0]               540.0                                      # 
                                     [1]               360.0                                      # 
                                     [2]               359.0                                      # 
                                     [3]               361.0                                      # 
                                     [4]               361.0                                      # 
                                     [5]               341.0                                      # 
                                     [6]               360.0                                      # 
                                     [7]               368.0                                      # 
                                     [8]               358.0                                      # 
                                     [9]               358.0                                      # 
                                     [:]               408.0                                      # 
                                     [;]               347.0                                      # 
                                     [<]               356.0                                      # 
                                     [=]               358.0                                      # 
                                     [>]               357.0                                      # 
                                     [?]               339.0                                      # 
                                     [@]               349.0                                      # 
                                     [A]               357.0                                      # 
                                     [B]               340.0                                      # 
                                     [C]               351.0                                      # 
                                     [D]               332.0                                      # 
                                     [E]               419.0                                      # 
                                     [F]               324.0                                      # 
                                     [G]               318.0                                      # 
                                     [H]               338.0                                      # 
                                     [I]               320.0                                      # 
                                     [J]               313.0                                      # 
                                     [K]               341.0                                      # 
                                     [L]               343.0                                      # 
                                     [M]               322.0                                      # 
                                     [N]               332.0                                      # 
                                     [O]               344.0                                      # 
                ramulator.write_requests                  12                                      # Number of incoming write requests to DRAM
                                     [0]                12.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
       ramulator.ramulator_active_cycles              101076                                      # The total number of cycles that the DRAM part is active (serving R/W)
              ramulator.memory_footprint             5431296                                      # memory footprint in byte
 ramulator.incoming_requests_per_channel               11386                                      # Number of incoming requests to each DRAM channel
                                     [0]               337.0                                      # 
                                     [1]               282.0                                      # 
                                     [2]               400.0                                      # 
                                     [3]               310.0                                      # 
                                     [4]               348.0                                      # 
                                     [5]               386.0                                      # 
                                     [6]               275.0                                      # 
                                     [7]               265.0                                      # 
                                     [8]               398.0                                      # 
                                     [9]               450.0                                      # 
                                     [:]               355.0                                      # 
                                     [;]               445.0                                      # 
                                     [<]               434.0                                      # 
                                     [=]               441.0                                      # 
                                     [>]               307.0                                      # 
                                     [?]               324.0                                      # 
                                     [@]               448.0                                      # 
                                     [A]               276.0                                      # 
                                     [B]               350.0                                      # 
                                     [C]               284.0                                      # 
                                     [D]               322.0                                      # 
                                     [E]               409.0                                      # 
                                     [F]               463.0                                      # 
                                     [G]               278.0                                      # 
                                     [H]               364.0                                      # 
                                     [I]               333.0                                      # 
                                     [J]               290.0                                      # 
                                     [K]               360.0                                      # 
                                     [L]               343.0                                      # 
                                     [M]               342.0                                      # 
                                     [N]               347.0                                      # 
                                     [O]               420.0                                      # 
ramulator.incoming_read_reqs_per_channel               11374                                      # Number of incoming read requests to each DRAM channel
                                     [0]               336.0                                      # 
                                     [1]               282.0                                      # 
                                     [2]               400.0                                      # 
                                     [3]               310.0                                      # 
                                     [4]               348.0                                      # 
                                     [5]               386.0                                      # 
                                     [6]               275.0                                      # 
                                     [7]               265.0                                      # 
                                     [8]               398.0                                      # 
                                     [9]               449.0                                      # 
                                     [:]               354.0                                      # 
                                     [;]               443.0                                      # 
                                     [<]               433.0                                      # 
                                     [=]               439.0                                      # 
                                     [>]               307.0                                      # 
                                     [?]               324.0                                      # 
                                     [@]               448.0                                      # 
                                     [A]               275.0                                      # 
                                     [B]               347.0                                      # 
                                     [C]               284.0                                      # 
                                     [D]               322.0                                      # 
                                     [E]               409.0                                      # 
                                     [F]               463.0                                      # 
                                     [G]               278.0                                      # 
                                     [H]               364.0                                      # 
                                     [I]               333.0                                      # 
                                     [J]               290.0                                      # 
                                     [K]               360.0                                      # 
                                     [L]               343.0                                      # 
                                     [M]               342.0                                      # 
                                     [N]               347.0                                      # 
                                     [O]               420.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
    ramulator.maximum_internal_bandwidth        320000000000                                      # The theoretical maximum bandwidth (Bps)
        ramulator.maximum_link_bandwidth        480000000000                                      # The theoretical maximum bandwidth (Bps)
                ramulator.read_bandwidth            83500042                                      # Real read bandwidth(Bps)
               ramulator.write_bandwidth               88096                                      # Real write bandwidth(Bps)
              ramulator.read_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read requests
           ramulator.read_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read requests in this channel
              ramulator.read_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read requests
          ramulator.queueing_latency_avg           50.466239                                      # The average of time waiting in queue before first command issued
       ramulator.queueing_latency_ns_avg           40.372991                                      # The average of time (ns) waiting in queue before first command issued
          ramulator.queueing_latency_sum              574003                                      # The sum of time waiting in queue before first command issued
    ramulator.request_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read request packets transmission
 ramulator.request_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read request packets transmission
    ramulator.request_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read request packets transmission
   ramulator.response_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per response for all read response packets transmission
ramulator.response_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per response for all read response packets transmission
   ramulator.response_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read response packets transmission
        ramulator.read_transaction_bytes              727936                                      # The total byte of read transaction
       ramulator.write_transaction_bytes                 768                                      # The total byte of write transaction
                      ramulator.row_hits                   0                                      # Number of row hits
                    ramulator.row_misses                3507                                      # Number of row misses
                 ramulator.row_conflicts                7879                                      # Number of row conflicts
                 ramulator.read_row_hits                   0                                      # Number of row hits for read requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
               ramulator.read_row_misses                3503                                      # Number of row misses for read requests
                                     [0]               292.0                                      # 
                                     [1]               139.0                                      # 
                                     [2]               137.0                                      # 
                                     [3]               130.0                                      # 
                                     [4]               137.0                                      # 
                                     [5]               102.0                                      # 
                                     [6]               125.0                                      # 
                                     [7]                94.0                                      # 
                                     [8]               113.0                                      # 
                                     [9]               120.0                                      # 
                                     [:]               118.0                                      # 
                                     [;]                99.0                                      # 
                                     [<]               123.0                                      # 
                                     [=]               118.0                                      # 
                                     [>]               106.0                                      # 
                                     [?]               102.0                                      # 
                                     [@]                95.0                                      # 
                                     [A]               117.0                                      # 
                                     [B]                95.0                                      # 
                                     [C]                97.0                                      # 
                                     [D]                87.0                                      # 
                                     [E]               103.0                                      # 
                                     [F]                86.0                                      # 
                                     [G]                66.0                                      # 
                                     [H]                86.0                                      # 
                                     [I]                79.0                                      # 
                                     [J]                70.0                                      # 
                                     [K]                96.0                                      # 
                                     [L]               101.0                                      # 
                                     [M]                80.0                                      # 
                                     [N]                84.0                                      # 
                                     [O]               106.0                                      # 
            ramulator.read_row_conflicts                7871                                      # Number of row conflicts for read requests
                                     [0]               248.0                                      # 
                                     [1]               221.0                                      # 
                                     [2]               222.0                                      # 
                                     [3]               231.0                                      # 
                                     [4]               224.0                                      # 
                                     [5]               239.0                                      # 
                                     [6]               235.0                                      # 
                                     [7]               274.0                                      # 
                                     [8]               245.0                                      # 
                                     [9]               238.0                                      # 
                                     [:]               290.0                                      # 
                                     [;]               248.0                                      # 
                                     [<]               233.0                                      # 
                                     [=]               240.0                                      # 
                                     [>]               251.0                                      # 
                                     [?]               237.0                                      # 
                                     [@]               254.0                                      # 
                                     [A]               240.0                                      # 
                                     [B]               245.0                                      # 
                                     [C]               254.0                                      # 
                                     [D]               245.0                                      # 
                                     [E]               316.0                                      # 
                                     [F]               238.0                                      # 
                                     [G]               252.0                                      # 
                                     [H]               252.0                                      # 
                                     [I]               241.0                                      # 
                                     [J]               243.0                                      # 
                                     [K]               245.0                                      # 
                                     [L]               242.0                                      # 
                                     [M]               242.0                                      # 
                                     [N]               248.0                                      # 
                                     [O]               238.0                                      # 
                ramulator.write_row_hits                   0                                      # Number of row hits for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
              ramulator.write_row_misses                   4                                      # Number of row misses for write requests
                                     [0]                 4.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
           ramulator.write_row_conflicts                   8                                      # Number of row conflicts for write requests
                                     [0]                 8.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
          ramulator.req_queue_length_avg            0.113789                                      # Average of read and write queue length per memory cycle.
          ramulator.req_queue_length_sum             1239990                                      # Sum of read and write queue length per memory cycle.
     ramulator.read_req_queue_length_avg            0.113683                                      # Read queue length average per memory cycle.
     ramulator.read_req_queue_length_sum             1238834                                      # Read queue length sum per memory cycle.
    ramulator.write_req_queue_length_avg            0.000106                                      # Write queue length average per memory cycle.
    ramulator.write_req_queue_length_sum                1156                                      # Write queue length sum per memory cycle.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            10897241                                      # cpu cycle number
             ramulator.Total idle cycles            35880939                                      # Total idle cycles due to full window.
           ramulator.Average idle cycles             1121279                                      # Average idle cycles due to full window
                                                         0.0                                      # 
                                                         0.0                                      # 
                           ramulator.ipc           34.385881                                      # final ipc number
              ramulator.cpu_instructions           374711232                                      # total cpu instructions number
                    ramulator.total_time      8717792.800000                                      # Total Time (ns)
            ramulator.record_cycs_core_0             4670764                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0             7730283                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0                9285                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0             7730283                                      # cpu instruction number
            ramulator.idle_cycles_core_0              968413                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_0             1880326                                      # memory instruction number
ramulator.non_memory_instructions_core_0             5849957                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1291                                      # cache read miss count
           ramulator.L1_cache_write_miss                 196                                      # cache write miss count
           ramulator.L1_cache_total_miss                1487                                      # cache total miss count
             ramulator.L1_cache_eviction                  83                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3277111                                      # cache read access count
         ramulator.L1_cache_write_access              423574                                      # cache write access count
         ramulator.L1_cache_total_access             3700685                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 831                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 116                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_1            10585488                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1            16555005                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1                8325                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1            16555005                                      # cpu instruction number
            ramulator.idle_cycles_core_1             1162337                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_1             5312495                                      # memory instruction number
ramulator.non_memory_instructions_core_1            11242510                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 975                                      # cache read miss count
           ramulator.L1_cache_write_miss                 509                                      # cache write miss count
           ramulator.L1_cache_total_miss                1484                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             8026246                                      # cache read access count
         ramulator.L1_cache_write_access             1395698                                      # cache write access count
         ramulator.L1_cache_total_access             9421944                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 904                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 220                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_2             9402111                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2            14881045                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2                8011                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2            14881045                                      # cpu instruction number
            ramulator.idle_cycles_core_2             1236805                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_2             4503653                                      # memory instruction number
ramulator.non_memory_instructions_core_2            10377392                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 911                                      # cache read miss count
           ramulator.L1_cache_write_miss                 556                                      # cache write miss count
           ramulator.L1_cache_total_miss                1467                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7016150                                      # cache read access count
         ramulator.L1_cache_write_access             1148230                                      # cache write access count
         ramulator.L1_cache_total_access             8164380                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 906                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 202                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_3            10870156                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3            16969362                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3                9053                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3            16969362                                      # cpu instruction number
            ramulator.idle_cycles_core_3             1139183                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_3             5506153                                      # memory instruction number
ramulator.non_memory_instructions_core_3            11463209                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1024                                      # cache read miss count
           ramulator.L1_cache_write_miss                 524                                      # cache write miss count
           ramulator.L1_cache_total_miss                1548                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             8273939                                      # cache read access count
         ramulator.L1_cache_write_access             1455360                                      # cache write access count
         ramulator.L1_cache_total_access             9729299                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 936                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 251                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_4             7556095                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_4            12227301                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_4                8565                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_4            12227301                                      # cpu instruction number
            ramulator.idle_cycles_core_4             1261079                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_4             3356518                                      # memory instruction number
ramulator.non_memory_instructions_core_4             8870783                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1035                                      # cache read miss count
           ramulator.L1_cache_write_miss                 510                                      # cache write miss count
           ramulator.L1_cache_total_miss                1545                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5479849                                      # cache read access count
         ramulator.L1_cache_write_access              814110                                      # cache write access count
         ramulator.L1_cache_total_access             6293959                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 921                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 263                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_5             5806792                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_5             9499099                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_5                7732                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_5             9499099                                      # cpu instruction number
            ramulator.idle_cycles_core_5             1076446                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_5             2471751                                      # memory instruction number
ramulator.non_memory_instructions_core_5             7027348                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1128                                      # cache read miss count
           ramulator.L1_cache_write_miss                 531                                      # cache write miss count
           ramulator.L1_cache_total_miss                1659                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4145175                                      # cache read access count
         ramulator.L1_cache_write_access              584079                                      # cache write access count
         ramulator.L1_cache_total_access             4729254                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 870                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 448                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_6            10897241                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_6            16986178                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_6                8040                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_6            16986178                                      # cpu instruction number
            ramulator.idle_cycles_core_6             1144664                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_6             5513253                                      # memory instruction number
ramulator.non_memory_instructions_core_6            11472925                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1112                                      # cache read miss count
           ramulator.L1_cache_write_miss                 506                                      # cache write miss count
           ramulator.L1_cache_total_miss                1618                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             8296117                                      # cache read access count
         ramulator.L1_cache_write_access             1455452                                      # cache write access count
         ramulator.L1_cache_total_access             9751569                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 843                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 415                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_7             9764780                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_7            15390355                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_7                9625                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_7            15390355                                      # cpu instruction number
            ramulator.idle_cycles_core_7             1210187                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_7             4752648                                      # memory instruction number
ramulator.non_memory_instructions_core_7            10637707                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1242                                      # cache read miss count
           ramulator.L1_cache_write_miss                 546                                      # cache write miss count
           ramulator.L1_cache_total_miss                1788                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7332800                                      # cache read access count
         ramulator.L1_cache_write_access             1219832                                      # cache write access count
         ramulator.L1_cache_total_access             8552632                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 900                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 520                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_8             9597911                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_8            15211462                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_8                8877                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_8            15211462                                      # cpu instruction number
            ramulator.idle_cycles_core_8             1231535                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_8             4635786                                      # memory instruction number
ramulator.non_memory_instructions_core_8            10575676                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1322                                      # cache read miss count
           ramulator.L1_cache_write_miss                 504                                      # cache write miss count
           ramulator.L1_cache_total_miss                1826                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7181324                                      # cache read access count
         ramulator.L1_cache_write_access             1183910                                      # cache write access count
         ramulator.L1_cache_total_access             8365234                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 924                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 544                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_9             9755675                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_9            15404211                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_9                8799                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_9            15404211                                      # cpu instruction number
            ramulator.idle_cycles_core_9             1216376                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_9             4743725                                      # memory instruction number
ramulator.non_memory_instructions_core_9            10660486                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1047                                      # cache read miss count
           ramulator.L1_cache_write_miss                 515                                      # cache write miss count
           ramulator.L1_cache_total_miss                1562                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7319830                                      # cache read access count
         ramulator.L1_cache_write_access             1217888                                      # cache write access count
         ramulator.L1_cache_total_access             8537718                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 847                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 357                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_10            10528327                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_10            16500648                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_10                9249                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_10            16500648                                      # cpu instruction number
           ramulator.idle_cycles_core_10             1156919                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_10             5273222                                      # memory instruction number
ramulator.non_memory_instructions_core_10            11227426                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1261                                      # cache read miss count
           ramulator.L1_cache_write_miss                 552                                      # cache write miss count
           ramulator.L1_cache_total_miss                1813                                      # cache total miss count
             ramulator.L1_cache_eviction                  10                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7994284                                      # cache read access count
         ramulator.L1_cache_write_access             1375353                                      # cache write access count
         ramulator.L1_cache_total_access             9369637                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 979                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 426                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_11             8448787                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_11            13490343                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_11                8165                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_11            13490343                                      # cpu instruction number
           ramulator.idle_cycles_core_11             1289977                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_11             3856486                                      # memory instruction number
ramulator.non_memory_instructions_core_11             9633857                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1112                                      # cache read miss count
           ramulator.L1_cache_write_miss                 560                                      # cache write miss count
           ramulator.L1_cache_total_miss                1672                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             6216806                                      # cache read access count
         ramulator.L1_cache_write_access              940775                                      # cache write access count
         ramulator.L1_cache_total_access             7157581                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 894                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 431                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_12             7074123                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_12            11497122                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_12                8395                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_12            11497122                                      # cpu instruction number
           ramulator.idle_cycles_core_12             1212010                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_12             3115005                                      # memory instruction number
ramulator.non_memory_instructions_core_12             8382117                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1254                                      # cache read miss count
           ramulator.L1_cache_write_miss                 552                                      # cache write miss count
           ramulator.L1_cache_total_miss                1806                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5111563                                      # cache read access count
         ramulator.L1_cache_write_access              749353                                      # cache write access count
         ramulator.L1_cache_total_access             5860916                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 911                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 539                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_13             7246534                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_13            11738694                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_13                8284                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_13            11738694                                      # cpu instruction number
           ramulator.idle_cycles_core_13             1217484                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_13             3211408                                      # memory instruction number
ramulator.non_memory_instructions_core_13             8527286                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1257                                      # cache read miss count
           ramulator.L1_cache_write_miss                 555                                      # cache write miss count
           ramulator.L1_cache_total_miss                1812                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5248426                                      # cache read access count
         ramulator.L1_cache_write_access              779520                                      # cache write access count
         ramulator.L1_cache_total_access             6027946                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 904                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 550                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_14             7548107                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_14            12241206                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_14                8564                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_14            12241206                                      # cpu instruction number
           ramulator.idle_cycles_core_14             1256800                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_14             3362962                                      # memory instruction number
ramulator.non_memory_instructions_core_14             8878244                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1278                                      # cache read miss count
           ramulator.L1_cache_write_miss                 489                                      # cache write miss count
           ramulator.L1_cache_total_miss                1767                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5474330                                      # cache read access count
         ramulator.L1_cache_write_access              815646                                      # cache write access count
         ramulator.L1_cache_total_access             6289976                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 900                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 510                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_15             6781698                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_15            10945642                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_15                7672                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_15            10945642                                      # cpu instruction number
           ramulator.idle_cycles_core_15             1154580                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_15             2975208                                      # memory instruction number
ramulator.non_memory_instructions_core_15             7970434                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1118                                      # cache read miss count
           ramulator.L1_cache_write_miss                 559                                      # cache write miss count
           ramulator.L1_cache_total_miss                1677                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4917722                                      # cache read access count
         ramulator.L1_cache_write_access              708205                                      # cache write access count
         ramulator.L1_cache_total_access             5625927                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 860                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 478                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_16             8070800                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_16            12917829                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_16                8545                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_16            12917829                                      # cpu instruction number
           ramulator.idle_cycles_core_16             1288735                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_16             3622944                                      # memory instruction number
ramulator.non_memory_instructions_core_16             9294885                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1394                                      # cache read miss count
           ramulator.L1_cache_write_miss                 561                                      # cache write miss count
           ramulator.L1_cache_total_miss                1955                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5906433                                      # cache read access count
         ramulator.L1_cache_write_access              873839                                      # cache write access count
         ramulator.L1_cache_total_access             6780272                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 846                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 760                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_17             9693802                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_17            15332086                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_17                8835                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_17            15332086                                      # cpu instruction number
           ramulator.idle_cycles_core_17             1224818                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_17             4698504                                      # memory instruction number
ramulator.non_memory_instructions_core_17            10633582                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1582                                      # cache read miss count
           ramulator.L1_cache_write_miss                 574                                      # cache write miss count
           ramulator.L1_cache_total_miss                2156                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7263495                                      # cache read access count
         ramulator.L1_cache_write_access             1204174                                      # cache write access count
         ramulator.L1_cache_total_access             8467669                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 953                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 846                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_18             6692205                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_18            10898223                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_18                7921                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_18            10898223                                      # cpu instruction number
           ramulator.idle_cycles_core_18             1169639                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_18             2917967                                      # memory instruction number
ramulator.non_memory_instructions_core_18             7980256                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1111                                      # cache read miss count
           ramulator.L1_cache_write_miss                 503                                      # cache write miss count
           ramulator.L1_cache_total_miss                1614                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4823114                                      # cache read access count
         ramulator.L1_cache_write_access              698132                                      # cache write access count
         ramulator.L1_cache_total_access             5521246                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 867                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 407                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_19             8412915                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_19            13505071                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_19                9211                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_19            13505071                                      # cpu instruction number
           ramulator.idle_cycles_core_19             1298091                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_19             3834735                                      # memory instruction number
ramulator.non_memory_instructions_core_19             9670336                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1396                                      # cache read miss count
           ramulator.L1_cache_write_miss                 587                                      # cache write miss count
           ramulator.L1_cache_total_miss                1983                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             6173107                                      # cache read access count
         ramulator.L1_cache_write_access              940053                                      # cache write access count
         ramulator.L1_cache_total_access             7113160                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 914                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 718                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_20             6300874                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_20            10209866                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_20                8189                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_20            10209866                                      # cpu instruction number
           ramulator.idle_cycles_core_20             1118210                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_20             2719209                                      # memory instruction number
ramulator.non_memory_instructions_core_20             7490657                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1225                                      # cache read miss count
           ramulator.L1_cache_write_miss                 597                                      # cache write miss count
           ramulator.L1_cache_total_miss                1822                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4543000                                      # cache read access count
         ramulator.L1_cache_write_access              638048                                      # cache write access count
         ramulator.L1_cache_total_access             5181048                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 873                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 617                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_21             9625167                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_21            15234454                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_21                9464                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_21            15234454                                      # cpu instruction number
           ramulator.idle_cycles_core_21             1225436                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_21             4660169                                      # memory instruction number
ramulator.non_memory_instructions_core_21            10574285                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1592                                      # cache read miss count
           ramulator.L1_cache_write_miss                 541                                      # cache write miss count
           ramulator.L1_cache_total_miss                2133                                      # cache total miss count
             ramulator.L1_cache_eviction                  10                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             7199491                                      # cache read access count
         ramulator.L1_cache_write_access             1198674                                      # cache write access count
         ramulator.L1_cache_total_access             8398165                                      # cache total access count
             ramulator.L1_cache_mshr_hit                1040                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 674                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_22             4122060                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_22             6847912                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_22                7555                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_22             6847912                                      # cpu instruction number
           ramulator.idle_cycles_core_22              888066                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_22             1628170                                      # memory instruction number
ramulator.non_memory_instructions_core_22             5219742                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1190                                      # cache read miss count
           ramulator.L1_cache_write_miss                 538                                      # cache write miss count
           ramulator.L1_cache_total_miss                1728                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2873755                                      # cache read access count
         ramulator.L1_cache_write_access              358786                                      # cache write access count
         ramulator.L1_cache_total_access             3232541                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 835                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 569                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_23             2999464                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_23             5084967                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_23                7478                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_23             5084967                                      # cpu instruction number
           ramulator.idle_cycles_core_23              771576                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_23             1049874                                      # memory instruction number
ramulator.non_memory_instructions_core_23             4035093                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1374                                      # cache read miss count
           ramulator.L1_cache_write_miss                 524                                      # cache write miss count
           ramulator.L1_cache_total_miss                1898                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2026255                                      # cache read access count
         ramulator.L1_cache_write_access              199863                                      # cache write access count
         ramulator.L1_cache_total_access             2226118                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 828                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 752                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_24             5472672                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_24             8942222                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_24                8428                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_24             8942222                                      # cpu instruction number
           ramulator.idle_cycles_core_24             1031938                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_24             2298374                                      # memory instruction number
ramulator.non_memory_instructions_core_24             6643848                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1440                                      # cache read miss count
           ramulator.L1_cache_write_miss                 527                                      # cache write miss count
           ramulator.L1_cache_total_miss                1967                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3913116                                      # cache read access count
         ramulator.L1_cache_write_access              525846                                      # cache write access count
         ramulator.L1_cache_total_access             4438962                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 833                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 796                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_25             3903722                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_25             6495735                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_25                7723                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_25             6495735                                      # cpu instruction number
           ramulator.idle_cycles_core_25              865363                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_25             1516212                                      # memory instruction number
ramulator.non_memory_instructions_core_25             4979523                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1297                                      # cache read miss count
           ramulator.L1_cache_write_miss                 515                                      # cache write miss count
           ramulator.L1_cache_total_miss                1812                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2708126                                      # cache read access count
         ramulator.L1_cache_write_access              328297                                      # cache write access count
         ramulator.L1_cache_total_access             3036423                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 786                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 706                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_26             2933827                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_26             4974924                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_26                7287                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_26             4974924                                      # cpu instruction number
           ramulator.idle_cycles_core_26              765787                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_26             1015596                                      # memory instruction number
ramulator.non_memory_instructions_core_26             3959328                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1260                                      # cache read miss count
           ramulator.L1_cache_write_miss                 578                                      # cache write miss count
           ramulator.L1_cache_total_miss                1838                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1973881                                      # cache read access count
         ramulator.L1_cache_write_access              192626                                      # cache write access count
         ramulator.L1_cache_total_access             2166507                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 842                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 683                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_27             6488928                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_27            10516258                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_27                8573                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_27            10516258                                      # cpu instruction number
           ramulator.idle_cycles_core_27             1133249                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_27             2820393                                      # memory instruction number
ramulator.non_memory_instructions_core_27             7695865                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1506                                      # cache read miss count
           ramulator.L1_cache_write_miss                 535                                      # cache write miss count
           ramulator.L1_cache_total_miss                2041                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4690878                                      # cache read access count
         ramulator.L1_cache_write_access              662972                                      # cache write access count
         ramulator.L1_cache_total_access             5353850                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 881                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 819                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_28             5635561                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_28             9189391                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_28                8022                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_28             9189391                                      # cpu instruction number
           ramulator.idle_cycles_core_28             1044739                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_28             2386126                                      # memory instruction number
ramulator.non_memory_instructions_core_28             6803265                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1360                                      # cache read miss count
           ramulator.L1_cache_write_miss                 554                                      # cache write miss count
           ramulator.L1_cache_total_miss                1914                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4038934                                      # cache read access count
         ramulator.L1_cache_write_access              550695                                      # cache write access count
         ramulator.L1_cache_total_access             4589629                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 827                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 744                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_29             5250883                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_29             8587941                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_29                7706                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_29             8587941                                      # cpu instruction number
           ramulator.idle_cycles_core_29             1004288                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_29             2196031                                      # memory instruction number
ramulator.non_memory_instructions_core_29             6391910                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1560                                      # cache read miss count
           ramulator.L1_cache_write_miss                 593                                      # cache write miss count
           ramulator.L1_cache_total_miss                2153                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3742496                                      # cache read access count
         ramulator.L1_cache_write_access              502915                                      # cache write access count
         ramulator.L1_cache_total_access             4245411                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 866                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 965                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_30             5901746                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_30             9581355                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_30                8053                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_30             9581355                                      # cpu instruction number
           ramulator.idle_cycles_core_30             1072808                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_30             2511990                                      # memory instruction number
ramulator.non_memory_instructions_core_30             7069365                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1385                                      # cache read miss count
           ramulator.L1_cache_write_miss                 527                                      # cache write miss count
           ramulator.L1_cache_total_miss                1912                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4245173                                      # cache read access count
         ramulator.L1_cache_write_access              582422                                      # cache write access count
         ramulator.L1_cache_total_access             4827595                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 841                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 739                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_31             5589197                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_31             9125042                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_31                8459                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_31             9125042                                      # cpu instruction number
           ramulator.idle_cycles_core_31             1043401                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_31             2364310                                      # memory instruction number
ramulator.non_memory_instructions_core_31             6760732                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1355                                      # cache read miss count
           ramulator.L1_cache_write_miss                 548                                      # cache write miss count
           ramulator.L1_cache_total_miss                1903                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3998424                                      # cache read access count
         ramulator.L1_cache_write_access              545890                                      # cache write access count
         ramulator.L1_cache_total_access             4544314                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 832                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 727                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
