Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\braya\Desktop\RedNeuronal_NiosII\RedNeuronal_NiosII.qsys --block-symbol-file --output-directory=C:\Users\braya\Desktop\RedNeuronal_NiosII\RedNeuronal_NiosII --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading RedNeuronal_NiosII/RedNeuronal_NiosII.qsys
Progress: Reading input file
Progress: Adding RedNeuronal_NiosII [altera_nios2_gen2 18.1]
Progress: Parameterizing module RedNeuronal_NiosII
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sram
Progress: Adding uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RedNeuronal_NiosII.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\braya\Desktop\RedNeuronal_NiosII\RedNeuronal_NiosII.qsys --synthesis=VERILOG --output-directory=C:\Users\braya\Desktop\RedNeuronal_NiosII\RedNeuronal_NiosII\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading RedNeuronal_NiosII/RedNeuronal_NiosII.qsys
Progress: Reading input file
Progress: Adding RedNeuronal_NiosII [altera_nios2_gen2 18.1]
Progress: Parameterizing module RedNeuronal_NiosII
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sram
Progress: Adding uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RedNeuronal_NiosII.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RedNeuronal_NiosII: Generating RedNeuronal_NiosII "RedNeuronal_NiosII" for QUARTUS_SYNTH
Info: RedNeuronal_NiosII: "RedNeuronal_NiosII" instantiated altera_nios2_gen2 "RedNeuronal_NiosII"
Info: sram: Starting RTL generation for module 'RedNeuronal_NiosII_sram'
Info: sram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RedNeuronal_NiosII_sram --dir=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0002_sram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0002_sram_gen//RedNeuronal_NiosII_sram_component_configuration.pl  --do_build_sim=0  ]
Info: sram: Done RTL generation for module 'RedNeuronal_NiosII_sram'
Info: sram: "RedNeuronal_NiosII" instantiated altera_avalon_onchip_memory2 "sram"
Info: uart: Starting RTL generation for module 'RedNeuronal_NiosII_uart'
Info: uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RedNeuronal_NiosII_uart --dir=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0003_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0003_uart_gen//RedNeuronal_NiosII_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'RedNeuronal_NiosII_uart'
Info: uart: "RedNeuronal_NiosII" instantiated altera_avalon_jtag_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "RedNeuronal_NiosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RedNeuronal_NiosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RedNeuronal_NiosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'RedNeuronal_NiosII_RedNeuronal_NiosII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=RedNeuronal_NiosII_RedNeuronal_NiosII_cpu --dir=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/braya/AppData/Local/Temp/alt9730_2356528317856202385.dir/0006_cpu_gen//RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.08 01:13:12 (*) Starting Nios II generation
Info: cpu: # 2024.01.08 01:13:12 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.08 01:13:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.01.08 01:13:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.08 01:13:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.08 01:13:12 (*)   Plaintext license not found.
Info: cpu: # 2024.01.08 01:13:12 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.08 01:13:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.08 01:13:12 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.08 01:13:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.08 01:13:13 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.08 01:13:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'RedNeuronal_NiosII_RedNeuronal_NiosII_cpu'
Info: cpu: "RedNeuronal_NiosII" instantiated altera_nios2_gen2_unit "cpu"
Info: RedNeuronal_NiosII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "RedNeuronal_NiosII_data_master_translator"
Info: uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "uart_avalon_jtag_slave_translator"
Info: RedNeuronal_NiosII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "RedNeuronal_NiosII_data_master_agent"
Info: uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "uart_avalon_jtag_slave_agent"
Info: uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: RedNeuronal_NiosII: Done "RedNeuronal_NiosII" with 26 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
