{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661339010724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661339010727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 16:33:30 2022 " "Processing started: Wed Aug 24 16:33:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661339010727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339010727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339010727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661339011140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661339011140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339018687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339018698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhdl 10 5 " "Found 10 design units, including 5 entities, in source file fourbitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-Struct " "Found design unit 1: OR_GATE-Struct" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HALF_ADDER1-Struct1 " "Found design unit 2: HALF_ADDER1-Struct1" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FULL_ADDER-Struct2 " "Found design unit 3: FULL_ADDER-Struct2" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_GATE-Struct3 " "Found design unit 4: XOR_GATE-Struct3" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FourBitAdder-Struct4 " "Found design unit 5: FourBitAdder-Struct4" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_ADDER1 " "Found entity 2: HALF_ADDER1" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR_GATE " "Found entity 4: XOR_GATE" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""} { "Info" "ISGN_ENTITY_NAME" "5 FourBitAdder " "Found entity 5: FourBitAdder" {  } { { "FourBitAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/FourBitAdder.vhdl" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339018710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018720 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661339018720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339018720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661339018773 ""}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "DUT.vhdl(23) " "VHDL error at DUT.vhdl(23): range direction of object slice must be same as range direction of object" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 23 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "DUT.vhdl(24) " "VHDL error at DUT.vhdl(24): range direction of object slice must be same as range direction of object" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 24 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "DUT.vhdl(27) " "VHDL error at DUT.vhdl(27): range direction of object slice must be same as range direction of object" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 27 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"A\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"B\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/03. Assignments/02. Assignment 2 - 4-bit Adder-Subtractor/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661339018774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661339018924 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 24 16:33:38 2022 " "Processing ended: Wed Aug 24 16:33:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661339018924 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661339018924 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661339018924 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339018924 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661339019549 ""}
