
module x7seg_Top(
    input logic CLK100MHZ,
    input logic [0:0] SW,
    output logic [6:0] A2G,
    output logic [3:0] AN,
    output logic DP );
    
    logic [15:0] x;
    assign x = 'h2023;
    
    mux7seg X7(.x(x),
             .clk(CLK100MHZ),
             .clr(SW[0]),
             .a2g(A2G),
             .an(AN),
             .dp(DP));
             
endmodule
