// Seed: 3321392549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -1) begin : LABEL_0
    force id_9 = -1;
  end
  logic id_11;
endmodule
module module_1 #(
    parameter id_4 = 32'd46,
    parameter id_5 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  inout wire _id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [id_5 : 1 'b0 ==  id_4] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_2,
      id_1,
      id_7,
      id_6,
      id_7
  );
endmodule
