begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Instruction printing code for the ARM    Copyright 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004    Free Software Foundation, Inc.    Contributed by Richard Earnshaw (rwe@pegasus.esprit.ec.org)    Modification by James G. Smith (jsmith@cygnus.co.uk)     This file is part of libopcodes.     This program is free software; you can redistribute it and/or modify it under    the terms of the GNU General Public License as published by the Free    Software Foundation; either version 2 of the License, or (at your option)    any later version.     This program is distributed in the hope that it will be useful, but WITHOUT    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for    more details.     You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"dis-asm.h"
end_include

begin_include
include|#
directive|include
file|"opcode/arm.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"safe-ctype.h"
end_include

begin_comment
comment|/* FIXME: This shouldn't be done here.  */
end_comment

begin_include
include|#
directive|include
file|"coff/internal.h"
end_include

begin_include
include|#
directive|include
file|"libcoff.h"
end_include

begin_include
include|#
directive|include
file|"elf-bfd.h"
end_include

begin_include
include|#
directive|include
file|"elf/internal.h"
end_include

begin_include
include|#
directive|include
file|"elf/arm.h"
end_include

begin_comment
comment|/* FIXME: Belongs in global header.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|strneq
end_ifndef

begin_define
define|#
directive|define
name|strneq
parameter_list|(
name|a
parameter_list|,
name|b
parameter_list|,
name|n
parameter_list|)
value|(strncmp ((a), (b), (n)) == 0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|NUM_ELEM
end_ifndef

begin_define
define|#
directive|define
name|NUM_ELEM
parameter_list|(
name|a
parameter_list|)
value|(sizeof (a) / sizeof (a)[0])
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|opcode32
block|{
name|unsigned
name|long
name|arch
decl_stmt|;
comment|/* Architecture defining this insn.  */
name|unsigned
name|long
name|value
decl_stmt|,
name|mask
decl_stmt|;
comment|/* Recognise insn if (op&mask)==value.  */
specifier|const
name|char
modifier|*
name|assembler
decl_stmt|;
comment|/* How to disassemble this insn.  */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|opcode16
block|{
name|unsigned
name|long
name|arch
decl_stmt|;
comment|/* Architecture defining this insn.  */
name|unsigned
name|short
name|value
decl_stmt|,
name|mask
decl_stmt|;
comment|/* Recognise insn if (op&mask)==value.  */
specifier|const
name|char
modifier|*
name|assembler
decl_stmt|;
comment|/* How to disassemble this insn.  */
block|}
struct|;
end_struct

begin_comment
comment|/* print_insn_coprocessor recognizes the following format control codes:     %%			%     %c			print condition code (always bits 28-31)    %A			print address for ldc/stc/ldf/stf instruction    %I                   print cirrus signed shift immediate: bits 0..3|4..6    %F			print the COUNT field of a LFM/SFM instruction.    %P			print floating point precision in arithmetic insn    %Q			print floating point precision in ldf/stf insn    %R			print floating point rounding mode     %<bitfield>r		print as an ARM register    %<bitfield>d		print the bitfield in decimal    %<bitfield>x		print the bitfield in hex    %<bitfield>X		print the bitfield as 1 hex digit without leading "0x"    %<bitfield>f		print a floating point constant if>7 else a 			floating point register    %<bitfield>w         print as an iWMMXt width field - [bhwd]ss/us    %<bitfield>g         print as an iWMMXt 64-bit register    %<bitfield>G         print as an iWMMXt general purpose or control register     %<code>y		print a single precision VFP reg. 			  Codes: 0=>Sm, 1=>Sd, 2=>Sn, 3=>multi-list, 4=>Sm pair    %<code>z		print a double precision VFP reg 			  Codes: 0=>Dm, 1=>Dd, 2=>Dn, 3=>multi-list    %<bitnum>'c		print specified char iff bit is one    %<bitnum>`c		print specified char iff bit is zero    %<bitnum>?ab		print a if bit is one else print b     %L			print as an iWMMXt N/M width field.    %Z			print the Immediate of a WSHUFH instruction.    %l			like 'A' except use byte offsets for 'B'& 'H' 			versions.  */
end_comment

begin_comment
comment|/* Common coprocessor opcodes shared between Arm and Thumb-2.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|opcode32
name|coprocessor_opcodes
index|[]
init|=
block|{
comment|/* XScale instructions.  */
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e200010
block|,
literal|0x0fff0ff0
block|,
literal|"mia%c\tacc0, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e280010
block|,
literal|0x0fff0ff0
block|,
literal|"miaph%c\tacc0, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e2c0010
block|,
literal|0x0ffc0ff0
block|,
literal|"mia%17'T%17`B%16'T%16`B%c\tacc0, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c400000
block|,
literal|0x0ff00fff
block|,
literal|"mar%c\tacc0, %12-15r, %16-19r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c500000
block|,
literal|0x0ff00fff
block|,
literal|"mra%c\t%12-15r, %16-19r, acc0"
block|}
block|,
comment|/* Intel Wireless MMX technology instructions.  */
define|#
directive|define
name|FIRST_IWMMXT_INSN
value|0x0e130130
define|#
directive|define
name|IWMMXT_INSN_COUNT
value|47
block|{
name|ARM_CEXT_IWMMXT
block|,
literal|0x0e130130
block|,
literal|0x0f3f0fff
block|,
literal|"tandc%22-23w%c\t%12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e400010
block|,
literal|0x0ff00f3f
block|,
literal|"tbcst%6-7w%c\t%16-19g, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e130170
block|,
literal|0x0f3f0ff8
block|,
literal|"textrc%22-23w%c\t%12-15r, #%0-2d"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100070
block|,
literal|0x0f300ff0
block|,
literal|"textrm%3?su%22-23w%c\t%12-15r, %16-19g, #%0-2d"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e600010
block|,
literal|0x0ff00f38
block|,
literal|"tinsr%6-7w%c\t%16-19g, %12-15r, #%0-2d"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000110
block|,
literal|0x0ff00fff
block|,
literal|"tmcr%c\t%16-19G, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c400000
block|,
literal|0x0ff00ff0
block|,
literal|"tmcrr%c\t%0-3g, %12-15r, %16-19r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e2c0010
block|,
literal|0x0ffc0e10
block|,
literal|"tmia%17?tb%16?tb%c\t%5-8g, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e200010
block|,
literal|0x0fff0e10
block|,
literal|"tmia%c\t%5-8g, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e280010
block|,
literal|0x0fff0e10
block|,
literal|"tmiaph%c\t%5-8g, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100030
block|,
literal|0x0f300fff
block|,
literal|"tmovmsk%22-23w%c\t%12-15r, %16-19g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100110
block|,
literal|0x0ff00ff0
block|,
literal|"tmrc%c\t%12-15r, %16-19G"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c500000
block|,
literal|0x0ff00ff0
block|,
literal|"tmrrc%c\t%12-15r, %16-19r, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e130150
block|,
literal|0x0f3f0fff
block|,
literal|"torc%22-23w%c\t%12-15r"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e0001c0
block|,
literal|0x0f300fff
block|,
literal|"wacc%22-23w%c\t%12-15g, %16-19g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000180
block|,
literal|0x0f000ff0
block|,
literal|"wadd%20-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000020
block|,
literal|0x0f800ff0
block|,
literal|"waligni%c\t%12-15g, %16-19g, %0-3g, #%20-22d"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e800020
block|,
literal|0x0fc00ff0
block|,
literal|"walignr%20-21d%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e200000
block|,
literal|0x0fe00ff0
block|,
literal|"wand%20'n%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e800000
block|,
literal|0x0fa00ff0
block|,
literal|"wavg2%22?hb%20'r%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000060
block|,
literal|0x0f300ff0
block|,
literal|"wcmpeq%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100060
block|,
literal|0x0f100ff0
block|,
literal|"wcmpgt%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0xfc100100
block|,
literal|0xfe500f00
block|,
literal|"wldrw\t%12-15G, %A"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c100000
block|,
literal|0x0e100e00
block|,
literal|"wldr%L%c\t%12-15g, %l"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e400100
block|,
literal|0x0fc00ff0
block|,
literal|"wmac%21?su%20'z%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e800100
block|,
literal|0x0fd00ff0
block|,
literal|"wmadd%21?su%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000160
block|,
literal|0x0f100ff0
block|,
literal|"wmax%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100160
block|,
literal|0x0f100ff0
block|,
literal|"wmin%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000100
block|,
literal|0x0fc00ff0
block|,
literal|"wmul%21?su%20?ml%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000000
block|,
literal|0x0ff00ff0
block|,
literal|"wor%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000080
block|,
literal|0x0f000ff0
block|,
literal|"wpack%20-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e300040
block|,
literal|0x0f300ff0
block|,
literal|"wror%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e300148
block|,
literal|0x0f300ffc
block|,
literal|"wror%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000120
block|,
literal|0x0fa00ff0
block|,
literal|"wsad%22?hb%20'z%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e0001e0
block|,
literal|0x0f000ff0
block|,
literal|"wshufh%c\t%12-15g, %16-19g, #%Z"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100040
block|,
literal|0x0f300ff0
block|,
literal|"wsll%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100148
block|,
literal|0x0f300ffc
block|,
literal|"wsll%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000040
block|,
literal|0x0f300ff0
block|,
literal|"wsra%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e000148
block|,
literal|0x0f300ffc
block|,
literal|"wsra%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e200040
block|,
literal|0x0f300ff0
block|,
literal|"wsrl%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e200148
block|,
literal|0x0f300ffc
block|,
literal|"wsrl%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0xfc000100
block|,
literal|0xfe500f00
block|,
literal|"wstrw\t%12-15G, %A"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0c000000
block|,
literal|0x0e100e00
block|,
literal|"wstr%L%c\t%12-15g, %l"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e0001a0
block|,
literal|0x0f000ff0
block|,
literal|"wsub%20-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e0000c0
block|,
literal|0x0f100fff
block|,
literal|"wunpckeh%21?su%22-23w%c\t%12-15g, %16-19g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e0000e0
block|,
literal|0x0f100fff
block|,
literal|"wunpckel%21?su%22-23w%c\t%12-15g, %16-19g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e1000c0
block|,
literal|0x0f300ff0
block|,
literal|"wunpckih%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e1000e0
block|,
literal|0x0f300ff0
block|,
literal|"wunpckil%22-23w%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
block|{
name|ARM_CEXT_XSCALE
block|,
literal|0x0e100000
block|,
literal|0x0ff00ff0
block|,
literal|"wxor%c\t%12-15g, %16-19g, %0-3g"
block|}
block|,
comment|/* Floating point coprocessor (FPA) instructions */
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e000100
block|,
literal|0x0ff08f10
block|,
literal|"adf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e100100
block|,
literal|0x0ff08f10
block|,
literal|"muf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e200100
block|,
literal|0x0ff08f10
block|,
literal|"suf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e300100
block|,
literal|0x0ff08f10
block|,
literal|"rsf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e400100
block|,
literal|0x0ff08f10
block|,
literal|"dvf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e500100
block|,
literal|0x0ff08f10
block|,
literal|"rdf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e600100
block|,
literal|0x0ff08f10
block|,
literal|"pow%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e700100
block|,
literal|0x0ff08f10
block|,
literal|"rpw%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e800100
block|,
literal|0x0ff08f10
block|,
literal|"rmf%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e900100
block|,
literal|0x0ff08f10
block|,
literal|"fml%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ea00100
block|,
literal|0x0ff08f10
block|,
literal|"fdv%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0eb00100
block|,
literal|0x0ff08f10
block|,
literal|"frd%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ec00100
block|,
literal|0x0ff08f10
block|,
literal|"pol%c%P%R\t%12-14f, %16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e008100
block|,
literal|0x0ff08f10
block|,
literal|"mvf%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e108100
block|,
literal|0x0ff08f10
block|,
literal|"mnf%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e208100
block|,
literal|0x0ff08f10
block|,
literal|"abs%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e308100
block|,
literal|0x0ff08f10
block|,
literal|"rnd%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e408100
block|,
literal|0x0ff08f10
block|,
literal|"sqt%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e508100
block|,
literal|0x0ff08f10
block|,
literal|"log%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e608100
block|,
literal|0x0ff08f10
block|,
literal|"lgn%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e708100
block|,
literal|0x0ff08f10
block|,
literal|"exp%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e808100
block|,
literal|0x0ff08f10
block|,
literal|"sin%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e908100
block|,
literal|0x0ff08f10
block|,
literal|"cos%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ea08100
block|,
literal|0x0ff08f10
block|,
literal|"tan%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0eb08100
block|,
literal|0x0ff08f10
block|,
literal|"asn%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ec08100
block|,
literal|0x0ff08f10
block|,
literal|"acs%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ed08100
block|,
literal|0x0ff08f10
block|,
literal|"atn%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ee08100
block|,
literal|0x0ff08f10
block|,
literal|"urd%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ef08100
block|,
literal|0x0ff08f10
block|,
literal|"nrm%c%P%R\t%12-14f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e000110
block|,
literal|0x0ff00f1f
block|,
literal|"flt%c%P%R\t%16-18f, %12-15r"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e100110
block|,
literal|0x0fff0f98
block|,
literal|"fix%c%R\t%12-15r, %0-2f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e200110
block|,
literal|0x0fff0fff
block|,
literal|"wfs%c\t%12-15r"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e300110
block|,
literal|0x0fff0fff
block|,
literal|"rfs%c\t%12-15r"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e400110
block|,
literal|0x0fff0fff
block|,
literal|"wfc%c\t%12-15r"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e500110
block|,
literal|0x0fff0fff
block|,
literal|"rfc%c\t%12-15r"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0e90f110
block|,
literal|0x0ff8fff0
block|,
literal|"cmf%c\t%16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0eb0f110
block|,
literal|0x0ff8fff0
block|,
literal|"cnf%c\t%16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ed0f110
block|,
literal|0x0ff8fff0
block|,
literal|"cmfe%c\t%16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0ef0f110
block|,
literal|0x0ff8fff0
block|,
literal|"cnfe%c\t%16-18f, %0-3f"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0c000100
block|,
literal|0x0e100f00
block|,
literal|"stf%c%Q\t%12-14f, %A"
block|}
block|,
block|{
name|FPU_FPA_EXT_V1
block|,
literal|0x0c100100
block|,
literal|0x0e100f00
block|,
literal|"ldf%c%Q\t%12-14f, %A"
block|}
block|,
block|{
name|FPU_FPA_EXT_V2
block|,
literal|0x0c000200
block|,
literal|0x0e100f00
block|,
literal|"sfm%c\t%12-14f, %F, %A"
block|}
block|,
block|{
name|FPU_FPA_EXT_V2
block|,
literal|0x0c100200
block|,
literal|0x0e100f00
block|,
literal|"lfm%c\t%12-14f, %F, %A"
block|}
block|,
comment|/* Floating point coprocessor (VFP) instructions */
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb00bc0
block|,
literal|0x0fff0ff0
block|,
literal|"fabsd%c\t%1z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb00ac0
block|,
literal|0x0fbf0fd0
block|,
literal|"fabss%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e300b00
block|,
literal|0x0ff00ff0
block|,
literal|"faddd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e300a00
block|,
literal|0x0fb00f50
block|,
literal|"fadds%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb40b40
block|,
literal|0x0fff0f70
block|,
literal|"fcmp%7'ed%c\t%1z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb40a40
block|,
literal|0x0fbf0f50
block|,
literal|"fcmp%7'es%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb50b40
block|,
literal|0x0fff0f70
block|,
literal|"fcmp%7'ezd%c\t%1z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb50a40
block|,
literal|0x0fbf0f70
block|,
literal|"fcmp%7'ezs%c\t%1y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb00b40
block|,
literal|0x0fff0ff0
block|,
literal|"fcpyd%c\t%1z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb00a40
block|,
literal|0x0fbf0fd0
block|,
literal|"fcpys%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb70ac0
block|,
literal|0x0fff0fd0
block|,
literal|"fcvtds%c\t%1z, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb70bc0
block|,
literal|0x0fbf0ff0
block|,
literal|"fcvtsd%c\t%1y, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e800b00
block|,
literal|0x0ff00ff0
block|,
literal|"fdivd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e800a00
block|,
literal|0x0fb00f50
block|,
literal|"fdivs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0d100b00
block|,
literal|0x0f700f00
block|,
literal|"fldd%c\t%1z, %A"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0c900b00
block|,
literal|0x0fd00f00
block|,
literal|"fldmia%0?xd%c\t%16-19r%21'!, %3z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d300b00
block|,
literal|0x0ff00f00
block|,
literal|"fldmdb%0?xd%c\t%16-19r!, %3z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d100a00
block|,
literal|0x0f300f00
block|,
literal|"flds%c\t%1y, %A"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0c900a00
block|,
literal|0x0f900f00
block|,
literal|"fldmias%c\t%16-19r%21'!, %3y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d300a00
block|,
literal|0x0fb00f00
block|,
literal|"fldmdbs%c\t%16-19r!, %3y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e000b00
block|,
literal|0x0ff00ff0
block|,
literal|"fmacd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e000a00
block|,
literal|0x0fb00f50
block|,
literal|"fmacs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e200b10
block|,
literal|0x0ff00fff
block|,
literal|"fmdhr%c\t%2z, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e000b10
block|,
literal|0x0ff00fff
block|,
literal|"fmdlr%c\t%2z, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V2
block|,
literal|0x0c400b10
block|,
literal|0x0ff00ff0
block|,
literal|"fmdrr%c\t%0z, %12-15r, %16-19r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e300b10
block|,
literal|0x0ff00fff
block|,
literal|"fmrdh%c\t%12-15r, %2z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e100b10
block|,
literal|0x0ff00fff
block|,
literal|"fmrdl%c\t%12-15r, %2z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0c500b10
block|,
literal|0x0ff00ff0
block|,
literal|"fmrrd%c\t%12-15r, %16-19r, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V2
block|,
literal|0x0c500a10
block|,
literal|0x0ff00fd0
block|,
literal|"fmrrs%c\t%12-15r, %16-19r, %4y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e100a10
block|,
literal|0x0ff00f7f
block|,
literal|"fmrs%c\t%12-15r, %2y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef1fa10
block|,
literal|0x0fffffff
block|,
literal|"fmstat%c"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef00a10
block|,
literal|0x0fff0fff
block|,
literal|"fmrx%c\t%12-15r, fpsid"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef10a10
block|,
literal|0x0fff0fff
block|,
literal|"fmrx%c\t%12-15r, fpscr"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef80a10
block|,
literal|0x0fff0fff
block|,
literal|"fmrx%c\t%12-15r, fpexc"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef90a10
block|,
literal|0x0fff0fff
block|,
literal|"fmrx%c\t%12-15r, fpinst\t@ Impl def"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0efa0a10
block|,
literal|0x0fff0fff
block|,
literal|"fmrx%c\t%12-15r, fpinst2\t@ Impl def"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ef00a10
block|,
literal|0x0ff00fff
block|,
literal|"fmrx%c\t%12-15r,<impl def 0x%16-19x>"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e100b00
block|,
literal|0x0ff00ff0
block|,
literal|"fmscd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e100a00
block|,
literal|0x0fb00f50
block|,
literal|"fmscs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e000a10
block|,
literal|0x0ff00f7f
block|,
literal|"fmsr%c\t%2y, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V2
block|,
literal|0x0c400a10
block|,
literal|0x0ff00fd0
block|,
literal|"fmsrr%c\t%12-15r, %16-19r, %4y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e200b00
block|,
literal|0x0ff00ff0
block|,
literal|"fmuld%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e200a00
block|,
literal|0x0fb00f50
block|,
literal|"fmuls%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ee00a10
block|,
literal|0x0fff0fff
block|,
literal|"fmxr%c\tfpsid, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ee10a10
block|,
literal|0x0fff0fff
block|,
literal|"fmxr%c\tfpscr, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ee80a10
block|,
literal|0x0fff0fff
block|,
literal|"fmxr%c\tfpexc, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ee90a10
block|,
literal|0x0fff0fff
block|,
literal|"fmxr%c\tfpinst, %12-15r\t@ Impl def"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eea0a10
block|,
literal|0x0fff0fff
block|,
literal|"fmxr%c\tfpinst2, %12-15r\t@ Impl def"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ee00a10
block|,
literal|0x0ff00fff
block|,
literal|"fmxr%c\t<impl def 0x%16-19x>, %12-15r"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb10b40
block|,
literal|0x0fff0ff0
block|,
literal|"fnegd%c\t%1z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb10a40
block|,
literal|0x0fbf0fd0
block|,
literal|"fnegs%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e000b40
block|,
literal|0x0ff00ff0
block|,
literal|"fnmacd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e000a40
block|,
literal|0x0fb00f50
block|,
literal|"fnmacs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e100b40
block|,
literal|0x0ff00ff0
block|,
literal|"fnmscd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e100a40
block|,
literal|0x0fb00f50
block|,
literal|"fnmscs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e200b40
block|,
literal|0x0ff00ff0
block|,
literal|"fnmuld%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e200a40
block|,
literal|0x0fb00f50
block|,
literal|"fnmuls%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb80bc0
block|,
literal|0x0fff0fd0
block|,
literal|"fsitod%c\t%1z, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb80ac0
block|,
literal|0x0fbf0fd0
block|,
literal|"fsitos%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb10bc0
block|,
literal|0x0fff0ff0
block|,
literal|"fsqrtd%c\t%1z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb10ac0
block|,
literal|0x0fbf0fd0
block|,
literal|"fsqrts%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0d000b00
block|,
literal|0x0f700f00
block|,
literal|"fstd%c\t%1z, %A"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0c800b00
block|,
literal|0x0fd00f00
block|,
literal|"fstmia%0?xd%c\t%16-19r%21'!, %3z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d200b00
block|,
literal|0x0ff00f00
block|,
literal|"fstmdb%0?xd%c\t%16-19r!, %3z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d000a00
block|,
literal|0x0f300f00
block|,
literal|"fsts%c\t%1y, %A"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0c800a00
block|,
literal|0x0f900f00
block|,
literal|"fstmias%c\t%16-19r%21'!, %3y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0d200a00
block|,
literal|0x0fb00f00
block|,
literal|"fstmdbs%c\t%16-19r!, %3y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0e300b40
block|,
literal|0x0ff00ff0
block|,
literal|"fsubd%c\t%1z, %2z, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0e300a40
block|,
literal|0x0fb00f50
block|,
literal|"fsubs%c\t%1y, %2y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0ebc0b40
block|,
literal|0x0fbe0f70
block|,
literal|"fto%16?sui%7'zd%c\t%1y, %0z"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0ebc0a40
block|,
literal|0x0fbe0f50
block|,
literal|"fto%16?sui%7'zs%c\t%1y, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1
block|,
literal|0x0eb80b40
block|,
literal|0x0fff0fd0
block|,
literal|"fuitod%c\t%1z, %0y"
block|}
block|,
block|{
name|FPU_VFP_EXT_V1xD
block|,
literal|0x0eb80a40
block|,
literal|0x0fbf0fd0
block|,
literal|"fuitos%c\t%1y, %0y"
block|}
block|,
comment|/* Cirrus coprocessor instructions.  */
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d100400
block|,
literal|0x0f500f00
block|,
literal|"cfldrs%c\tmvf%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c100400
block|,
literal|0x0f500f00
block|,
literal|"cfldrs%c\tmvf%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d500400
block|,
literal|0x0f500f00
block|,
literal|"cfldrd%c\tmvd%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c500400
block|,
literal|0x0f500f00
block|,
literal|"cfldrd%c\tmvd%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d100500
block|,
literal|0x0f500f00
block|,
literal|"cfldr32%c\tmvfx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c100500
block|,
literal|0x0f500f00
block|,
literal|"cfldr32%c\tmvfx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d500500
block|,
literal|0x0f500f00
block|,
literal|"cfldr64%c\tmvdx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c500500
block|,
literal|0x0f500f00
block|,
literal|"cfldr64%c\tmvdx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d000400
block|,
literal|0x0f500f00
block|,
literal|"cfstrs%c\tmvf%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c000400
block|,
literal|0x0f500f00
block|,
literal|"cfstrs%c\tmvf%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d400400
block|,
literal|0x0f500f00
block|,
literal|"cfstrd%c\tmvd%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c400400
block|,
literal|0x0f500f00
block|,
literal|"cfstrd%c\tmvd%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d000500
block|,
literal|0x0f500f00
block|,
literal|"cfstr32%c\tmvfx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c000500
block|,
literal|0x0f500f00
block|,
literal|"cfstr32%c\tmvfx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0d400500
block|,
literal|0x0f500f00
block|,
literal|"cfstr64%c\tmvdx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0c400500
block|,
literal|0x0f500f00
block|,
literal|"cfstr64%c\tmvdx%12-15d, %A"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000450
block|,
literal|0x0ff00ff0
block|,
literal|"cfmvsr%c\tmvf%16-19d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100450
block|,
literal|0x0ff00ff0
block|,
literal|"cfmvrs%c\t%12-15r, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000410
block|,
literal|0x0ff00ff0
block|,
literal|"cfmvdlr%c\tmvd%16-19d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100410
block|,
literal|0x0ff00ff0
block|,
literal|"cfmvrdl%c\t%12-15r, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000430
block|,
literal|0x0ff00ff0
block|,
literal|"cfmvdhr%c\tmvd%16-19d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100430
block|,
literal|0x0ff00fff
block|,
literal|"cfmvrdh%c\t%12-15r, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000510
block|,
literal|0x0ff00fff
block|,
literal|"cfmv64lr%c\tmvdx%16-19d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100510
block|,
literal|0x0ff00fff
block|,
literal|"cfmvr64l%c\t%12-15r, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000530
block|,
literal|0x0ff00fff
block|,
literal|"cfmv64hr%c\tmvdx%16-19d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100530
block|,
literal|0x0ff00fff
block|,
literal|"cfmvr64h%c\t%12-15r, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e200440
block|,
literal|0x0ff00fff
block|,
literal|"cfmval32%c\tmvax%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100440
block|,
literal|0x0ff00fff
block|,
literal|"cfmv32al%c\tmvfx%12-15d, mvax%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e200460
block|,
literal|0x0ff00fff
block|,
literal|"cfmvam32%c\tmvax%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100460
block|,
literal|0x0ff00fff
block|,
literal|"cfmv32am%c\tmvfx%12-15d, mvax%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e200480
block|,
literal|0x0ff00fff
block|,
literal|"cfmvah32%c\tmvax%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100480
block|,
literal|0x0ff00fff
block|,
literal|"cfmv32ah%c\tmvfx%12-15d, mvax%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e2004a0
block|,
literal|0x0ff00fff
block|,
literal|"cfmva32%c\tmvax%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1004a0
block|,
literal|0x0ff00fff
block|,
literal|"cfmv32a%c\tmvfx%12-15d, mvax%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e2004c0
block|,
literal|0x0ff00fff
block|,
literal|"cfmva64%c\tmvax%12-15d, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1004c0
block|,
literal|0x0ff00fff
block|,
literal|"cfmv64a%c\tmvdx%12-15d, mvax%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e2004e0
block|,
literal|0x0fff0fff
block|,
literal|"cfmvsc32%c\tdspsc, mvdx%12-15d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1004e0
block|,
literal|0x0fff0fff
block|,
literal|"cfmv32sc%c\tmvdx%12-15d, dspsc"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000400
block|,
literal|0x0ff00fff
block|,
literal|"cfcpys%c\tmvf%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000420
block|,
literal|0x0ff00fff
block|,
literal|"cfcpyd%c\tmvd%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000460
block|,
literal|0x0ff00fff
block|,
literal|"cfcvtsd%c\tmvd%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000440
block|,
literal|0x0ff00fff
block|,
literal|"cfcvtds%c\tmvf%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000480
block|,
literal|0x0ff00fff
block|,
literal|"cfcvt32s%c\tmvf%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e0004a0
block|,
literal|0x0ff00fff
block|,
literal|"cfcvt32d%c\tmvd%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e0004c0
block|,
literal|0x0ff00fff
block|,
literal|"cfcvt64s%c\tmvf%12-15d, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e0004e0
block|,
literal|0x0ff00fff
block|,
literal|"cfcvt64d%c\tmvd%12-15d, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100580
block|,
literal|0x0ff00fff
block|,
literal|"cfcvts32%c\tmvfx%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1005a0
block|,
literal|0x0ff00fff
block|,
literal|"cfcvtd32%c\tmvfx%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1005c0
block|,
literal|0x0ff00fff
block|,
literal|"cftruncs32%c\tmvfx%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1005e0
block|,
literal|0x0ff00fff
block|,
literal|"cftruncd32%c\tmvfx%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000550
block|,
literal|0x0ff00ff0
block|,
literal|"cfrshl32%c\tmvfx%16-19d, mvfx%0-3d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000570
block|,
literal|0x0ff00ff0
block|,
literal|"cfrshl64%c\tmvdx%16-19d, mvdx%0-3d, %12-15r"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000500
block|,
literal|0x0ff00f10
block|,
literal|"cfsh32%c\tmvfx%12-15d, mvfx%16-19d, #%I"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e200500
block|,
literal|0x0ff00f10
block|,
literal|"cfsh64%c\tmvdx%12-15d, mvdx%16-19d, #%I"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100490
block|,
literal|0x0ff00ff0
block|,
literal|"cfcmps%c\t%12-15r, mvf%16-19d, mvf%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1004b0
block|,
literal|0x0ff00ff0
block|,
literal|"cfcmpd%c\t%12-15r, mvd%16-19d, mvd%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100590
block|,
literal|0x0ff00ff0
block|,
literal|"cfcmp32%c\t%12-15r, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e1005b0
block|,
literal|0x0ff00ff0
block|,
literal|"cfcmp64%c\t%12-15r, mvdx%16-19d, mvdx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300400
block|,
literal|0x0ff00fff
block|,
literal|"cfabss%c\tmvf%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300420
block|,
literal|0x0ff00fff
block|,
literal|"cfabsd%c\tmvd%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300440
block|,
literal|0x0ff00fff
block|,
literal|"cfnegs%c\tmvf%12-15d, mvf%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300460
block|,
literal|0x0ff00fff
block|,
literal|"cfnegd%c\tmvd%12-15d, mvd%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300480
block|,
literal|0x0ff00ff0
block|,
literal|"cfadds%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3004a0
block|,
literal|0x0ff00ff0
block|,
literal|"cfaddd%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3004c0
block|,
literal|0x0ff00ff0
block|,
literal|"cfsubs%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3004e0
block|,
literal|0x0ff00ff0
block|,
literal|"cfsubd%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100400
block|,
literal|0x0ff00ff0
block|,
literal|"cfmuls%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100420
block|,
literal|0x0ff00ff0
block|,
literal|"cfmuld%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300500
block|,
literal|0x0ff00fff
block|,
literal|"cfabs32%c\tmvfx%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300520
block|,
literal|0x0ff00fff
block|,
literal|"cfabs64%c\tmvdx%12-15d, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300540
block|,
literal|0x0ff00fff
block|,
literal|"cfneg32%c\tmvfx%12-15d, mvfx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300560
block|,
literal|0x0ff00fff
block|,
literal|"cfneg64%c\tmvdx%12-15d, mvdx%16-19d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300580
block|,
literal|0x0ff00ff0
block|,
literal|"cfadd32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3005a0
block|,
literal|0x0ff00ff0
block|,
literal|"cfadd64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3005c0
block|,
literal|0x0ff00ff0
block|,
literal|"cfsub32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e3005e0
block|,
literal|0x0ff00ff0
block|,
literal|"cfsub64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100500
block|,
literal|0x0ff00ff0
block|,
literal|"cfmul32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100520
block|,
literal|0x0ff00ff0
block|,
literal|"cfmul64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100540
block|,
literal|0x0ff00ff0
block|,
literal|"cfmac32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100560
block|,
literal|0x0ff00ff0
block|,
literal|"cfmsc32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e000600
block|,
literal|0x0ff00f10
block|,
literal|"cfmadd32%c\tmvax%5-7d, mvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e100600
block|,
literal|0x0ff00f10
block|,
literal|"cfmsub32%c\tmvax%5-7d, mvfx%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e200600
block|,
literal|0x0ff00f10
block|,
literal|"cfmadda32%c\tmvax%5-7d, mvax%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
block|{
name|ARM_CEXT_MAVERICK
block|,
literal|0x0e300600
block|,
literal|0x0ff00f10
block|,
literal|"cfmsuba32%c\tmvax%5-7d, mvax%12-15d, mvfx%16-19d, mvfx%0-3d"
block|}
block|,
comment|/* Generic coprocessor instructions */
block|{
name|ARM_EXT_V2
block|,
literal|0x0c400000
block|,
literal|0x0ff00000
block|,
literal|"mcrr%c\t%8-11d, %4-7d, %12-15r, %16-19r, cr%0-3d"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0c500000
block|,
literal|0x0ff00000
block|,
literal|"mrrc%c\t%8-11d, %4-7d, %12-15r, %16-19r, cr%0-3d"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0e000000
block|,
literal|0x0f000010
block|,
literal|"cdp%c\t%8-11d, %20-23d, cr%12-15d, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0e100010
block|,
literal|0x0f100010
block|,
literal|"mrc%c\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0e000010
block|,
literal|0x0f100010
block|,
literal|"mcr%c\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0c000000
block|,
literal|0x0e100000
block|,
literal|"stc%c%22'l\t%8-11d, cr%12-15d, %A"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x0c100000
block|,
literal|0x0e100000
block|,
literal|"ldc%c%22'l\t%8-11d, cr%12-15d, %A"
block|}
block|,
comment|/* V6 coprocessor instructions */
block|{
name|ARM_EXT_V6
block|,
literal|0xfc500000
block|,
literal|0xfff00000
block|,
literal|"mrrc2\t%8-11d, %4-7d, %12-15r, %16-19r, cr%0-3d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xfc400000
block|,
literal|0xfff00000
block|,
literal|"mcrr2\t%8-11d, %4-7d, %12-15r, %16-19r, cr%0-3d"
block|}
block|,
comment|/* V5 coprocessor instructions */
block|{
name|ARM_EXT_V5
block|,
literal|0xfc100000
block|,
literal|0xfe100000
block|,
literal|"ldc2%22'l\t%8-11d, cr%12-15d, %A"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0xfc000000
block|,
literal|0xfe100000
block|,
literal|"stc2%22'l\t%8-11d, cr%12-15d, %A"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0xfe000000
block|,
literal|0xff000010
block|,
literal|"cdp2\t%8-11d, %20-23d, cr%12-15d, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0xfe000010
block|,
literal|0xff100010
block|,
literal|"mcr2\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0xfe100010
block|,
literal|0xff100010
block|,
literal|"mrc2\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Opcode tables: ARM, 16-bit Thumb, 32-bit Thumb.  All three are partially    ordered: they must be searched linearly from the top to obtain a correct    match.  */
end_comment

begin_comment
comment|/* print_insn_arm recognizes the following format control codes:     %%			%     %a			print address for ldr/str instruction    %s                   print address for ldr/str halfword/signextend instruction    %b			print branch destination    %c			print condition code (always bits 28-31)    %m			print register mask for ldm/stm instruction    %o			print operand2 (immediate or register + shift)    %p			print 'p' iff bits 12-15 are 15    %t			print 't' iff bit 21 set and bit 24 clear    %B			print arm BLX(1) destination    %C			print the PSR sub type.    %U			print barrier type.    %P			print address for pli instruction.     %<bitfield>r		print as an ARM register    %<bitfield>d		print the bitfield in decimal    %<bitfield>W         print the bitfield plus one in decimal     %<bitfield>x		print the bitfield in hex    %<bitfield>X		print the bitfield as 1 hex digit without leading "0x"     %<bitnum>'c		print specified char iff bit is one    %<bitnum>`c		print specified char iff bit is zero    %<bitnum>?ab		print a if bit is one else print b     %e                   print arm SMI operand (bits 0..7,8..19).    %E			print the LSB and WIDTH fields of a BFI or BFC instruction.    %V                   print the 16-bit immediate field of a MOVT or MOVW instruction.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|opcode32
name|arm_opcodes
index|[]
init|=
block|{
comment|/* ARM instructions.  */
block|{
name|ARM_EXT_V1
block|,
literal|0xe1a00000
block|,
literal|0xffffffff
block|,
literal|"nop\t\t\t(mov r0,r0)"
block|}
block|,
block|{
name|ARM_EXT_V4T
operator||
name|ARM_EXT_V5
block|,
literal|0x012FFF10
block|,
literal|0x0ffffff0
block|,
literal|"bx%c\t%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x00000090
block|,
literal|0x0fe000f0
block|,
literal|"mul%c%20's\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V2
block|,
literal|0x00200090
block|,
literal|0x0fe000f0
block|,
literal|"mla%c%20's\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V2S
block|,
literal|0x01000090
block|,
literal|0x0fb00ff0
block|,
literal|"swp%c%22'b\t%12-15r, %0-3r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V3M
block|,
literal|0x00800090
block|,
literal|0x0fa000f0
block|,
literal|"%22?sumull%c%20's\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V3M
block|,
literal|0x00a00090
block|,
literal|0x0fa000f0
block|,
literal|"%22?sumlal%c%20's\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
comment|/* V7 instructions.  */
block|{
name|ARM_EXT_V7
block|,
literal|0xf450f000
block|,
literal|0xfd70f000
block|,
literal|"pli\t%P"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0x0320f0f0
block|,
literal|0x0ffffff0
block|,
literal|"dbg%c\t#%0-3d"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf57ff050
block|,
literal|0xfffffff0
block|,
literal|"dmb\t%U"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf57ff040
block|,
literal|0xfffffff0
block|,
literal|"dsb\t%U"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf57ff060
block|,
literal|0xfffffff0
block|,
literal|"isb\t%U"
block|}
block|,
comment|/* ARM V6T2 instructions.  */
block|{
name|ARM_EXT_V6T2
block|,
literal|0x07c0001f
block|,
literal|0x0fe0007f
block|,
literal|"bfc%c\t%12-15r, %E"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x07c00010
block|,
literal|0x0fe00070
block|,
literal|"bfi%c\t%12-15r, %0-3r, %E"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x00600090
block|,
literal|0x0ff000f0
block|,
literal|"mls%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x006000b0
block|,
literal|0x0f7000f0
block|,
literal|"str%cht\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x00300090
block|,
literal|0x0f300090
block|,
literal|"ldr%c%6's%5?hbt\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x03000000
block|,
literal|0x0ff00000
block|,
literal|"movw%c\t%12-15r, %V"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x03400000
block|,
literal|0x0ff00000
block|,
literal|"movt%c\t%12-15r, %V"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x03ff0f30
block|,
literal|0x0fff0ff0
block|,
literal|"rbit%c\t%12-15r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0x07a00050
block|,
literal|0x0fa00070
block|,
literal|"%22?usbfx%c\t%12-15r, %0-3r, #%7-11d, #%16-20W"
block|}
block|,
comment|/* ARM V6Z instructions.  */
block|{
name|ARM_EXT_V6Z
block|,
literal|0x01600070
block|,
literal|0x0ff000f0
block|,
literal|"smc%c\t%e"
block|}
block|,
comment|/* ARM V6K instructions.  */
block|{
name|ARM_EXT_V6K
block|,
literal|0xf57ff01f
block|,
literal|0xffffffff
block|,
literal|"clrex"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01d00f9f
block|,
literal|0x0ff00fff
block|,
literal|"ldrexb%c\t%12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01b00f9f
block|,
literal|0x0ff00fff
block|,
literal|"ldrexd%c\t%12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01f00f9f
block|,
literal|0x0ff00fff
block|,
literal|"ldrexh%c\t%12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01c00f90
block|,
literal|0x0ff00ff0
block|,
literal|"strexb%c\t%12-15r, %0-3r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01a00f90
block|,
literal|0x0ff00ff0
block|,
literal|"strexd%c\t%12-15r, %0-3r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x01e00f90
block|,
literal|0x0ff00ff0
block|,
literal|"strexh%c\t%12-15r, %0-3r, [%16-19r]"
block|}
block|,
comment|/* ARM V6K NOP hints.  */
block|{
name|ARM_EXT_V6K
block|,
literal|0x0320f001
block|,
literal|0x0fffffff
block|,
literal|"yield%c"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x0320f002
block|,
literal|0x0fffffff
block|,
literal|"wfe%c"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x0320f003
block|,
literal|0x0fffffff
block|,
literal|"wfi%c"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x0320f004
block|,
literal|0x0fffffff
block|,
literal|"sev%c"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0x0320f000
block|,
literal|0x0fffff00
block|,
literal|"nop%c\t{%0-7d}"
block|}
block|,
comment|/* ARM V6 instructions. */
block|{
name|ARM_EXT_V6
block|,
literal|0xf1080000
block|,
literal|0xfffdfe3f
block|,
literal|"cpsie\t%8'a%7'i%6'f"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf1080000
block|,
literal|0xfffdfe20
block|,
literal|"cpsie\t%8'a%7'i%6'f,#%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf10C0000
block|,
literal|0xfffdfe3f
block|,
literal|"cpsid\t%8'a%7'i%6'f"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf10C0000
block|,
literal|0xfffdfe20
block|,
literal|"cpsid\t%8'a%7'i%6'f,#%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf1000000
block|,
literal|0xfff1fe20
block|,
literal|"cps\t#%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800010
block|,
literal|0x0ff00ff0
block|,
literal|"pkhbt%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800010
block|,
literal|0x0ff00070
block|,
literal|"pkhbt%c\t%12-15r, %16-19r, %0-3r, LSL #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800050
block|,
literal|0x0ff00ff0
block|,
literal|"pkhtb%c\t%12-15r, %16-19r, %0-3r, ASR #32"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800050
block|,
literal|0x0ff00070
block|,
literal|"pkhtb%c\t%12-15r, %16-19r, %0-3r, ASR #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x01900f9f
block|,
literal|0x0ff00fff
block|,
literal|"ldrex%c\tr%12-15d, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200f10
block|,
literal|0x0ff00ff0
block|,
literal|"qadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200f90
block|,
literal|0x0ff00ff0
block|,
literal|"qadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200f30
block|,
literal|0x0ff00ff0
block|,
literal|"qaddsubx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200f70
block|,
literal|0x0ff00ff0
block|,
literal|"qsub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200ff0
block|,
literal|0x0ff00ff0
block|,
literal|"qsub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06200f50
block|,
literal|0x0ff00ff0
block|,
literal|"qsubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100f10
block|,
literal|0x0ff00ff0
block|,
literal|"sadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100f90
block|,
literal|0x0ff00ff0
block|,
literal|"sadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100f30
block|,
literal|0x0ff00ff0
block|,
literal|"saddaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300f10
block|,
literal|0x0ff00ff0
block|,
literal|"shadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300f90
block|,
literal|0x0ff00ff0
block|,
literal|"shadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300f30
block|,
literal|0x0ff00ff0
block|,
literal|"shaddsubx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300f70
block|,
literal|0x0ff00ff0
block|,
literal|"shsub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300ff0
block|,
literal|0x0ff00ff0
block|,
literal|"shsub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06300f50
block|,
literal|0x0ff00ff0
block|,
literal|"shsubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100f70
block|,
literal|0x0ff00ff0
block|,
literal|"ssub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100ff0
block|,
literal|0x0ff00ff0
block|,
literal|"ssub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06100f50
block|,
literal|0x0ff00ff0
block|,
literal|"ssubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500f10
block|,
literal|0x0ff00ff0
block|,
literal|"uadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500f90
block|,
literal|0x0ff00ff0
block|,
literal|"uadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500f30
block|,
literal|0x0ff00ff0
block|,
literal|"uaddsubx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700f10
block|,
literal|0x0ff00ff0
block|,
literal|"uhadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700f90
block|,
literal|0x0ff00ff0
block|,
literal|"uhadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700f30
block|,
literal|0x0ff00ff0
block|,
literal|"uhaddsubx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700f70
block|,
literal|0x0ff00ff0
block|,
literal|"uhsub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700ff0
block|,
literal|0x0ff00ff0
block|,
literal|"uhsub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06700f50
block|,
literal|0x0ff00ff0
block|,
literal|"uhsubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600f10
block|,
literal|0x0ff00ff0
block|,
literal|"uqadd16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600f90
block|,
literal|0x0ff00ff0
block|,
literal|"uqadd8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600f30
block|,
literal|0x0ff00ff0
block|,
literal|"uqaddsubx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600f70
block|,
literal|0x0ff00ff0
block|,
literal|"uqsub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600ff0
block|,
literal|0x0ff00ff0
block|,
literal|"uqsub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06600f50
block|,
literal|0x0ff00ff0
block|,
literal|"uqsubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500f70
block|,
literal|0x0ff00ff0
block|,
literal|"usub16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500ff0
block|,
literal|0x0ff00ff0
block|,
literal|"usub8%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06500f50
block|,
literal|0x0ff00ff0
block|,
literal|"usubaddx%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0f30
block|,
literal|0x0fff0ff0
block|,
literal|"rev%c\t\%12-15r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0fb0
block|,
literal|0x0fff0ff0
block|,
literal|"rev16%c\t\%12-15r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ff0fb0
block|,
literal|0x0fff0ff0
block|,
literal|"revsh%c\t\%12-15r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf8100a00
block|,
literal|0xfe50ffff
block|,
literal|"rfe%23?id%24?ba\t\%16-19r%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0070
block|,
literal|0x0fff0ff0
block|,
literal|"sxth%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0470
block|,
literal|0x0fff0ff0
block|,
literal|"sxth%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0870
block|,
literal|0x0fff0ff0
block|,
literal|"sxth%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06bf0c70
block|,
literal|0x0fff0ff0
block|,
literal|"sxth%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x068f0070
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb16%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x068f0470
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb16%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x068f0870
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb16%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x068f0c70
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb16%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06af0070
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06af0470
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06af0870
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06af0c70
block|,
literal|0x0fff0ff0
block|,
literal|"sxtb%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ff0070
block|,
literal|0x0fff0ff0
block|,
literal|"uxth%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ff0470
block|,
literal|0x0fff0ff0
block|,
literal|"uxth%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ff0870
block|,
literal|0x0fff0ff0
block|,
literal|"uxth%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ff0c70
block|,
literal|0x0fff0ff0
block|,
literal|"uxth%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06cf0070
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb16%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06cf0470
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb16%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06cf0870
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb16%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06cf0c70
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb16%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ef0070
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb%c %12-15r,%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ef0470
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb%c %12-15r,%0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ef0870
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb%c %12-15r,%0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06ef0c70
block|,
literal|0x0fff0ff0
block|,
literal|"uxtb%c %12-15r,%0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06b00070
block|,
literal|0x0ff00ff0
block|,
literal|"sxtah%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06b00470
block|,
literal|0x0ff00ff0
block|,
literal|"sxtah%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06b00870
block|,
literal|0x0ff00ff0
block|,
literal|"sxtah%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06b00c70
block|,
literal|0x0ff00ff0
block|,
literal|"sxtah%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800070
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800470
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800870
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800c70
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00070
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00470
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00870
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00c70
block|,
literal|0x0ff00ff0
block|,
literal|"sxtab%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06f00070
block|,
literal|0x0ff00ff0
block|,
literal|"uxtah%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06f00470
block|,
literal|0x0ff00ff0
block|,
literal|"uxtah%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06f00870
block|,
literal|0x0ff00ff0
block|,
literal|"uxtah%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06f00c70
block|,
literal|0x0ff00ff0
block|,
literal|"uxtah%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06c00070
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab16%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06c00470
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06c00870
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06c00c70
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab16%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00070
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00470
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab%c\t%12-15r, %16-19r, %0-3r, ROR #8"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00870
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab%c\t%12-15r, %16-19r, %0-3r, ROR #16"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00c70
block|,
literal|0x0ff00ff0
block|,
literal|"uxtab%c\t%12-15r, %16-19r, %0-3r, ROR #24"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06800fb0
block|,
literal|0x0ff00ff0
block|,
literal|"sel%c\t%12-15r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf1010000
block|,
literal|0xfffffc00
block|,
literal|"setend\t%9?ble"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x0700f010
block|,
literal|0x0ff0f0d0
block|,
literal|"smuad%5'x%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x0700f050
block|,
literal|0x0ff0f0d0
block|,
literal|"smusd%5'x%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07000010
block|,
literal|0x0ff000d0
block|,
literal|"smlad%5'x%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07400010
block|,
literal|0x0ff000d0
block|,
literal|"smlald%5'x%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07000050
block|,
literal|0x0ff000d0
block|,
literal|"smlsd%5'x%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07400050
block|,
literal|0x0ff000d0
block|,
literal|"smlsld%5'x%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x0750f010
block|,
literal|0x0ff0f0d0
block|,
literal|"smmul%5'r%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07500010
block|,
literal|0x0ff000d0
block|,
literal|"smmla%5'r%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x075000d0
block|,
literal|0x0ff000d0
block|,
literal|"smmls%5'r%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xf84d0500
block|,
literal|0xfe5fffe0
block|,
literal|"srs%23?id%24?ba\t#%0-4d%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00010
block|,
literal|0x0fe00ff0
block|,
literal|"ssat%c\t%12-15r, #%16-20W, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00010
block|,
literal|0x0fe00070
block|,
literal|"ssat%c\t%12-15r, #%16-20W, %0-3r, LSL #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00050
block|,
literal|0x0fe00070
block|,
literal|"ssat%c\t%12-15r, #%16-20W, %0-3r, ASR #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06a00f30
block|,
literal|0x0ff00ff0
block|,
literal|"ssat16%c\t%12-15r, #%16-19W, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x01800f90
block|,
literal|0x0ff00ff0
block|,
literal|"strex%c\t%12-15r, %0-3r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x00400090
block|,
literal|0x0ff000f0
block|,
literal|"umaal%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x0780f010
block|,
literal|0x0ff0f0f0
block|,
literal|"usad8%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x07800010
block|,
literal|0x0ff000f0
block|,
literal|"usada8%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00010
block|,
literal|0x0fe00ff0
block|,
literal|"usat%c\t%12-15r, #%16-20d, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00010
block|,
literal|0x0fe00070
block|,
literal|"usat%c\t%12-15r, #%16-20d, %0-3r, LSL #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00050
block|,
literal|0x0fe00070
block|,
literal|"usat%c\t%12-15r, #%16-20d, %0-3r, ASR #%7-11d"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x06e00f30
block|,
literal|0x0ff00ff0
block|,
literal|"usat16%c\t%12-15r, #%16-19d, %0-3r"
block|}
block|,
comment|/* V5J instruction.  */
block|{
name|ARM_EXT_V5J
block|,
literal|0x012fff20
block|,
literal|0x0ffffff0
block|,
literal|"bxj%c\t%0-3r"
block|}
block|,
comment|/* V5 Instructions.  */
block|{
name|ARM_EXT_V5
block|,
literal|0xe1200070
block|,
literal|0xfff000f0
block|,
literal|"bkpt\t0x%16-19X%12-15X%8-11X%0-3X"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0xfa000000
block|,
literal|0xfe000000
block|,
literal|"blx\t%B"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0x012fff30
block|,
literal|0x0ffffff0
block|,
literal|"blx%c\t%0-3r"
block|}
block|,
block|{
name|ARM_EXT_V5
block|,
literal|0x016f0f10
block|,
literal|0x0fff0ff0
block|,
literal|"clz%c\t%12-15r, %0-3r"
block|}
block|,
comment|/* V5E "El Segundo" Instructions.  */
block|{
name|ARM_EXT_V5E
block|,
literal|0x000000d0
block|,
literal|0x0e1000f0
block|,
literal|"ldr%cd\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V5E
block|,
literal|0x000000f0
block|,
literal|0x0e1000f0
block|,
literal|"str%cd\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V5E
block|,
literal|0xf450f000
block|,
literal|0xfc70f000
block|,
literal|"pld\t%a"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01000080
block|,
literal|0x0ff000f0
block|,
literal|"smlabb%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x010000a0
block|,
literal|0x0ff000f0
block|,
literal|"smlatb%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x010000c0
block|,
literal|0x0ff000f0
block|,
literal|"smlabt%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x010000e0
block|,
literal|0x0ff000f0
block|,
literal|"smlatt%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01200080
block|,
literal|0x0ff000f0
block|,
literal|"smlawb%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x012000c0
block|,
literal|0x0ff000f0
block|,
literal|"smlawt%c\t%16-19r, %0-3r, %8-11r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01400080
block|,
literal|0x0ff000f0
block|,
literal|"smlalbb%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x014000a0
block|,
literal|0x0ff000f0
block|,
literal|"smlaltb%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x014000c0
block|,
literal|0x0ff000f0
block|,
literal|"smlalbt%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x014000e0
block|,
literal|0x0ff000f0
block|,
literal|"smlaltt%c\t%12-15r, %16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01600080
block|,
literal|0x0ff0f0f0
block|,
literal|"smulbb%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x016000a0
block|,
literal|0x0ff0f0f0
block|,
literal|"smultb%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x016000c0
block|,
literal|0x0ff0f0f0
block|,
literal|"smulbt%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x016000e0
block|,
literal|0x0ff0f0f0
block|,
literal|"smultt%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x012000a0
block|,
literal|0x0ff0f0f0
block|,
literal|"smulwb%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x012000e0
block|,
literal|0x0ff0f0f0
block|,
literal|"smulwt%c\t%16-19r, %0-3r, %8-11r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01000050
block|,
literal|0x0ff00ff0
block|,
literal|"qadd%c\t%12-15r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01400050
block|,
literal|0x0ff00ff0
block|,
literal|"qdadd%c\t%12-15r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01200050
block|,
literal|0x0ff00ff0
block|,
literal|"qsub%c\t%12-15r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V5ExP
block|,
literal|0x01600050
block|,
literal|0x0ff00ff0
block|,
literal|"qdsub%c\t%12-15r, %0-3r, %16-19r"
block|}
block|,
comment|/* ARM Instructions.  */
block|{
name|ARM_EXT_V1
block|,
literal|0x00000090
block|,
literal|0x0e100090
block|,
literal|"str%c%6's%5?hb\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00100090
block|,
literal|0x0e100090
block|,
literal|"ldr%c%6's%5?hb\t%12-15r, %s"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00000000
block|,
literal|0x0de00000
block|,
literal|"and%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00200000
block|,
literal|0x0de00000
block|,
literal|"eor%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00400000
block|,
literal|0x0de00000
block|,
literal|"sub%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00600000
block|,
literal|0x0de00000
block|,
literal|"rsb%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00800000
block|,
literal|0x0de00000
block|,
literal|"add%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00a00000
block|,
literal|0x0de00000
block|,
literal|"adc%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00c00000
block|,
literal|0x0de00000
block|,
literal|"sbc%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x00e00000
block|,
literal|0x0de00000
block|,
literal|"rsc%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V3
block|,
literal|0x0120f000
block|,
literal|0x0db0f000
block|,
literal|"msr%c\t%22?SCPSR%C, %o"
block|}
block|,
block|{
name|ARM_EXT_V3
block|,
literal|0x010f0000
block|,
literal|0x0fbf0fff
block|,
literal|"mrs%c\t%12-15r, %22?SCPSR"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01000000
block|,
literal|0x0de00000
block|,
literal|"tst%c%p\t%16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01200000
block|,
literal|0x0de00000
block|,
literal|"teq%c%p\t%16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01400000
block|,
literal|0x0de00000
block|,
literal|"cmp%c%p\t%16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01600000
block|,
literal|0x0de00000
block|,
literal|"cmn%c%p\t%16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01800000
block|,
literal|0x0de00000
block|,
literal|"orr%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01a00000
block|,
literal|0x0de00000
block|,
literal|"mov%c%20's\t%12-15r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01c00000
block|,
literal|0x0de00000
block|,
literal|"bic%c%20's\t%12-15r, %16-19r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x01e00000
block|,
literal|0x0de00000
block|,
literal|"mvn%c%20's\t%12-15r, %o"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x04000000
block|,
literal|0x0e100000
block|,
literal|"str%c%22'b%t\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x06000000
block|,
literal|0x0e100ff0
block|,
literal|"str%c%22'b%t\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x04000000
block|,
literal|0x0c100010
block|,
literal|"str%c%22'b%t\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x06000010
block|,
literal|0x0e000010
block|,
literal|"undefined"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x04100000
block|,
literal|0x0c100000
block|,
literal|"ldr%c%22'b%t\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x08000000
block|,
literal|0x0e100000
block|,
literal|"stm%c%23?id%24?ba\t%16-19r%21'!, %m%22'^"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x08100000
block|,
literal|0x0e100000
block|,
literal|"ldm%c%23?id%24?ba\t%16-19r%21'!, %m%22'^"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x0a000000
block|,
literal|0x0e000000
block|,
literal|"b%24'l%c\t%b"
block|}
block|,
block|{
name|ARM_EXT_V1
block|,
literal|0x0f000000
block|,
literal|0x0f000000
block|,
literal|"svc%c\t%0-23x"
block|}
block|,
comment|/* The rest.  */
block|{
name|ARM_EXT_V1
block|,
literal|0x00000000
block|,
literal|0x00000000
block|,
literal|"undefined instruction %0-31x"
block|}
block|,
block|{
literal|0
block|,
literal|0x00000000
block|,
literal|0x00000000
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* print_insn_thumb16 recognizes the following format control codes:     %S                   print Thumb register (bits 3..5 as high number if bit 6 set)    %D                   print Thumb register (bits 0..2 as high number if bit 7 set)    %<bitfield>I         print bitfield as a signed decimal    				(top bit of range being the sign bit)    %N                   print Thumb register mask (with LR)    %O                   print Thumb register mask (with PC)    %M                   print Thumb register mask    %b			print CZB's 6-bit unsigned branch destination    %s			print Thumb right-shift immediate (6..10; 0 == 32).    %<bitfield>r		print bitfield as an ARM register    %<bitfield>d		print bitfield as a decimal    %<bitfield>H         print (bitfield * 2) as a decimal    %<bitfield>W         print (bitfield * 4) as a decimal    %<bitfield>a         print (bitfield * 4) as a pc-rel offset + decoded symbol    %<bitfield>B         print Thumb branch destination (signed displacement)    %<bitfield>c         print bitfield as a condition code    %<bitnum>'c		print specified char iff bit is one    %<bitnum>?ab		print a if bit is one else print b.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|opcode16
name|thumb_opcodes
index|[]
init|=
block|{
comment|/* Thumb instructions.  */
comment|/* ARM V6K no-argument instructions.  */
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf00
block|,
literal|0xffff
block|,
literal|"nop"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf10
block|,
literal|0xffff
block|,
literal|"yield"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf20
block|,
literal|0xffff
block|,
literal|"wfe"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf30
block|,
literal|0xffff
block|,
literal|"wfi"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf40
block|,
literal|0xffff
block|,
literal|"sev"
block|}
block|,
block|{
name|ARM_EXT_V6K
block|,
literal|0xbf00
block|,
literal|0xff0f
block|,
literal|"nop\t{%4-7d}"
block|}
block|,
comment|/* ARM V6T2 instructions.  */
block|{
name|ARM_EXT_V6T2
block|,
literal|0xb900
block|,
literal|0xfd00
block|,
literal|"cbnz\t%0-2r, %b"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xb100
block|,
literal|0xfd00
block|,
literal|"cbz\t%0-2r, %b"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf08
block|,
literal|0xff0f
block|,
literal|"it\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf14
block|,
literal|0xff17
block|,
literal|"it%3?te\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf04
block|,
literal|0xff17
block|,
literal|"it%3?et\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf12
block|,
literal|0xff13
block|,
literal|"it%3?te%2?te\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf02
block|,
literal|0xff13
block|,
literal|"it%3?et%2?et\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf11
block|,
literal|0xff11
block|,
literal|"it%3?te%2?te%1?te\t%4-7c"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xbf01
block|,
literal|0xff11
block|,
literal|"it%3?et%2?et%1?et\t%4-7c"
block|}
block|,
comment|/* ARM V6.  */
block|{
name|ARM_EXT_V6
block|,
literal|0xb660
block|,
literal|0xfff8
block|,
literal|"cpsie\t%2'a%1'i%0'f"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb670
block|,
literal|0xfff8
block|,
literal|"cpsid\t%2'a%1'i%0'f"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0x4600
block|,
literal|0xffc0
block|,
literal|"mov\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xba00
block|,
literal|0xffc0
block|,
literal|"rev\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xba40
block|,
literal|0xffc0
block|,
literal|"rev16\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xbac0
block|,
literal|0xffc0
block|,
literal|"revsh\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb650
block|,
literal|0xfff7
block|,
literal|"setend\t%3?ble"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb200
block|,
literal|0xffc0
block|,
literal|"sxth\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb240
block|,
literal|0xffc0
block|,
literal|"sxtb\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb280
block|,
literal|0xffc0
block|,
literal|"uxth\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V6
block|,
literal|0xb2c0
block|,
literal|0xffc0
block|,
literal|"uxtb\t%0-2r, %3-5r"
block|}
block|,
comment|/* ARM V5 ISA extends Thumb.  */
block|{
name|ARM_EXT_V5T
block|,
literal|0xbe00
block|,
literal|0xff00
block|,
literal|"bkpt\t%0-7x"
block|}
block|,
comment|/* This is BLX(2).  BLX(1) is a 32-bit instruction.  */
block|{
name|ARM_EXT_V5T
block|,
literal|0x4780
block|,
literal|0xff87
block|,
literal|"blx\t%3-6r"
block|}
block|,
comment|/* note: 4 bit register number.  */
comment|/* ARM V4T ISA (Thumb v1).  */
block|{
name|ARM_EXT_V4T
block|,
literal|0x46C0
block|,
literal|0xFFFF
block|,
literal|"nop\t\t\t(mov r8, r8)"
block|}
block|,
comment|/* Format 4.  */
block|{
name|ARM_EXT_V4T
block|,
literal|0x4000
block|,
literal|0xFFC0
block|,
literal|"ands\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4040
block|,
literal|0xFFC0
block|,
literal|"eors\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4080
block|,
literal|0xFFC0
block|,
literal|"lsls\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x40C0
block|,
literal|0xFFC0
block|,
literal|"lsrs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4100
block|,
literal|0xFFC0
block|,
literal|"asrs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4140
block|,
literal|0xFFC0
block|,
literal|"adcs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4180
block|,
literal|0xFFC0
block|,
literal|"sbcs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x41C0
block|,
literal|0xFFC0
block|,
literal|"rors\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4200
block|,
literal|0xFFC0
block|,
literal|"tst\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4240
block|,
literal|0xFFC0
block|,
literal|"negs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4280
block|,
literal|0xFFC0
block|,
literal|"cmp\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x42C0
block|,
literal|0xFFC0
block|,
literal|"cmn\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4300
block|,
literal|0xFFC0
block|,
literal|"orrs\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4340
block|,
literal|0xFFC0
block|,
literal|"muls\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4380
block|,
literal|0xFFC0
block|,
literal|"bics\t%0-2r, %3-5r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x43C0
block|,
literal|0xFFC0
block|,
literal|"mvns\t%0-2r, %3-5r"
block|}
block|,
comment|/* format 13 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xB000
block|,
literal|0xFF80
block|,
literal|"add\tsp, #%0-6W"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0xB080
block|,
literal|0xFF80
block|,
literal|"sub\tsp, #%0-6W"
block|}
block|,
comment|/* format 5 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x4700
block|,
literal|0xFF80
block|,
literal|"bx\t%S"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4400
block|,
literal|0xFF00
block|,
literal|"add\t%D, %S"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4500
block|,
literal|0xFF00
block|,
literal|"cmp\t%D, %S"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x4600
block|,
literal|0xFF00
block|,
literal|"mov\t%D, %S"
block|}
block|,
comment|/* format 14 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xB400
block|,
literal|0xFE00
block|,
literal|"push\t%N"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0xBC00
block|,
literal|0xFE00
block|,
literal|"pop\t%O"
block|}
block|,
comment|/* format 2 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x1800
block|,
literal|0xFE00
block|,
literal|"adds\t%0-2r, %3-5r, %6-8r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x1A00
block|,
literal|0xFE00
block|,
literal|"subs\t%0-2r, %3-5r, %6-8r"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x1C00
block|,
literal|0xFE00
block|,
literal|"adds\t%0-2r, %3-5r, #%6-8d"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x1E00
block|,
literal|0xFE00
block|,
literal|"subs\t%0-2r, %3-5r, #%6-8d"
block|}
block|,
comment|/* format 8 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x5200
block|,
literal|0xFE00
block|,
literal|"strh\t%0-2r, [%3-5r, %6-8r]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x5A00
block|,
literal|0xFE00
block|,
literal|"ldrh\t%0-2r, [%3-5r, %6-8r]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x5600
block|,
literal|0xF600
block|,
literal|"ldrs%11?hb\t%0-2r, [%3-5r, %6-8r]"
block|}
block|,
comment|/* format 7 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x5000
block|,
literal|0xFA00
block|,
literal|"str%10'b\t%0-2r, [%3-5r, %6-8r]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x5800
block|,
literal|0xFA00
block|,
literal|"ldr%10'b\t%0-2r, [%3-5r, %6-8r]"
block|}
block|,
comment|/* format 1 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x0000
block|,
literal|0xF800
block|,
literal|"lsls\t%0-2r, %3-5r, #%6-10d"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x0800
block|,
literal|0xF800
block|,
literal|"lsrs\t%0-2r, %3-5r, %s"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x1000
block|,
literal|0xF800
block|,
literal|"asrs\t%0-2r, %3-5r, %s"
block|}
block|,
comment|/* format 3 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x2000
block|,
literal|0xF800
block|,
literal|"movs\t%8-10r, #%0-7d"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x2800
block|,
literal|0xF800
block|,
literal|"cmp\t%8-10r, #%0-7d"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x3000
block|,
literal|0xF800
block|,
literal|"adds\t%8-10r, #%0-7d"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x3800
block|,
literal|0xF800
block|,
literal|"subs\t%8-10r, #%0-7d"
block|}
block|,
comment|/* format 6 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x4800
block|,
literal|0xF800
block|,
literal|"ldr\t%8-10r, [pc, #%0-7W]\t(%0-7a)"
block|}
block|,
comment|/* TODO: Disassemble PC relative "LDR rD,=<symbolic>" */
comment|/* format 9 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x6000
block|,
literal|0xF800
block|,
literal|"str\t%0-2r, [%3-5r, #%6-10W]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x6800
block|,
literal|0xF800
block|,
literal|"ldr\t%0-2r, [%3-5r, #%6-10W]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x7000
block|,
literal|0xF800
block|,
literal|"strb\t%0-2r, [%3-5r, #%6-10d]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x7800
block|,
literal|0xF800
block|,
literal|"ldrb\t%0-2r, [%3-5r, #%6-10d]"
block|}
block|,
comment|/* format 10 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x8000
block|,
literal|0xF800
block|,
literal|"strh\t%0-2r, [%3-5r, #%6-10H]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x8800
block|,
literal|0xF800
block|,
literal|"ldrh\t%0-2r, [%3-5r, #%6-10H]"
block|}
block|,
comment|/* format 11 */
block|{
name|ARM_EXT_V4T
block|,
literal|0x9000
block|,
literal|0xF800
block|,
literal|"str\t%8-10r, [sp, #%0-7W]"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0x9800
block|,
literal|0xF800
block|,
literal|"ldr\t%8-10r, [sp, #%0-7W]"
block|}
block|,
comment|/* format 12 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xA000
block|,
literal|0xF800
block|,
literal|"add\t%8-10r, pc, #%0-7W\t(adr %8-10r,%0-7a)"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0xA800
block|,
literal|0xF800
block|,
literal|"add\t%8-10r, sp, #%0-7W"
block|}
block|,
comment|/* format 15 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xC000
block|,
literal|0xF800
block|,
literal|"stmia\t%8-10r!, %M"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0xC800
block|,
literal|0xF800
block|,
literal|"ldmia\t%8-10r!, %M"
block|}
block|,
comment|/* format 17 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xDF00
block|,
literal|0xFF00
block|,
literal|"svc\t%0-7d"
block|}
block|,
comment|/* format 16 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xD000
block|,
literal|0xF000
block|,
literal|"b%8-11c.n\t%0-7B"
block|}
block|,
comment|/* format 18 */
block|{
name|ARM_EXT_V4T
block|,
literal|0xE000
block|,
literal|0xF800
block|,
literal|"b.n\t%0-10B"
block|}
block|,
comment|/* The E800 .. FFFF range is unconditionally redirected to the      32-bit table, because even in pre-V6T2 ISAs, BL and BLX(1) pairs      are processed via that table.  Thus, we can never encounter a      bare "second half of BL/BLX(1)" instruction here.  */
block|{
name|ARM_EXT_V1
block|,
literal|0x0000
block|,
literal|0x0000
block|,
literal|"undefined"
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Thumb32 opcodes use the same table structure as the ARM opcodes.    We adopt the convention that hw1 is the high 16 bits of .value and    .mask, hw2 the low 16 bits.     print_insn_thumb32 recognizes the following format control codes:         %%		%         %I		print a 12-bit immediate from hw1[10],hw2[14:12,7:0]        %M		print a modified 12-bit immediate (same location)        %J		print a 16-bit immediate from hw1[3:0,10],hw2[14:12,7:0]        %K		print a 16-bit immediate from hw2[3:0],hw1[3:0],hw2[11:4]        %S		print a possibly-shifted Rm         %a		print the address of a plain load/store        %w		print the width and signedness of a core load/store        %m		print register mask for ldm/stm         %E		print the lsb and width fields of a bfc/bfi instruction        %F		print the lsb and width fields of a sbfx/ubfx instruction        %b		print a conditional branch offset        %B		print an unconditional branch offset        %s		print the shift field of an SSAT instruction        %R		print the rotation field of an SXT instruction        %U		print barrier type.        %P		print address for pli instruction.         %<bitfield>d	print bitfield in decimal        %<bitfield>W	print bitfield*4 in decimal        %<bitfield>r	print bitfield as an ARM register        %<bitfield>c	print bitfield as a condition code         %<bitnum>'c	print "c" iff bit is one        %<bitnum>`c	print "c" iff bit is zero        %<bitnum>?ab	print "a" if bit is one, else "b"     With one exception at the bottom (done because BL and BLX(1) need    to come dead last), this table was machine-sorted first in    decreasing order of number of bits set in the mask, then in    increasing numeric order of mask, then in increasing numeric order    of opcode.  This order is not the clearest for a human reader, but    is guaranteed never to catch a special-case bit pattern with a more    general mask, which is important, because this instruction encoding    makes heavy use of special-case bit patterns.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|opcode32
name|thumb32_opcodes
index|[]
init|=
block|{
comment|/* V7 instructions.  */
block|{
name|ARM_EXT_V7
block|,
literal|0xf910f000
block|,
literal|0xff70f000
block|,
literal|"pli\t%a"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf3af80f0
block|,
literal|0xfffffff0
block|,
literal|"dbg\t#%0-3d"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf3bf8f50
block|,
literal|0xfffffff0
block|,
literal|"dmb\t%U"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf3bf8f40
block|,
literal|0xfffffff0
block|,
literal|"dsb\t%U"
block|}
block|,
block|{
name|ARM_EXT_V7
block|,
literal|0xf3bf8f60
block|,
literal|0xfffffff0
block|,
literal|"isb\t%U"
block|}
block|,
block|{
name|ARM_EXT_DIV
block|,
literal|0xfb90f0f0
block|,
literal|0xfff0f0f0
block|,
literal|"sdiv\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_DIV
block|,
literal|0xfbb0f0f0
block|,
literal|0xfff0f0f0
block|,
literal|"udiv\t%8-11r, %16-19r, %0-3r"
block|}
block|,
comment|/* Instructions defined in the basic V6T2 set.  */
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8000
block|,
literal|0xffffffff
block|,
literal|"nop.w"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8001
block|,
literal|0xffffffff
block|,
literal|"yield.w"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8002
block|,
literal|0xffffffff
block|,
literal|"wfe.w"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8003
block|,
literal|0xffffffff
block|,
literal|"wfi.w"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af9004
block|,
literal|0xffffffff
block|,
literal|"sev.w"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8000
block|,
literal|0xffffff00
block|,
literal|"nop.w\t{%0-7d}"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3bf8f2f
block|,
literal|0xffffffff
block|,
literal|"clrex"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8400
block|,
literal|0xffffff1f
block|,
literal|"cpsie.w\t%7'a%6'i%5'f"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8600
block|,
literal|0xffffff1f
block|,
literal|"cpsid.w\t%7'a%6'i%5'f"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3c08f00
block|,
literal|0xfff0ffff
block|,
literal|"bxj\t%16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe810c000
block|,
literal|0xffd0ffff
block|,
literal|"rfedb\t%16-19r%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe990c000
block|,
literal|0xffd0ffff
block|,
literal|"rfeia\t%16-19r%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3ef8000
block|,
literal|0xffeff000
block|,
literal|"mrs\t%8-11r, %D"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8100
block|,
literal|0xffffffe0
block|,
literal|"cps\t#%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8d0f000
block|,
literal|0xfff0fff0
block|,
literal|"tbb\t[%16-19r, %0-3r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8d0f010
block|,
literal|0xfff0fff0
block|,
literal|"tbh\t[%16-19r, %0-3r, lsl #1]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8500
block|,
literal|0xffffff00
block|,
literal|"cpsie\t%7'a%6'i%5'f, #%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3af8700
block|,
literal|0xffffff00
block|,
literal|"cpsid\t%7'a%6'i%5'f, #%0-4d"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3de8f00
block|,
literal|0xffffff00
block|,
literal|"subs\tpc, lr, #%0-7d"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3808000
block|,
literal|0xffe0f000
block|,
literal|"msr\t%C, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8500f00
block|,
literal|0xfff00fff
block|,
literal|"ldrex\t%12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8d00f4f
block|,
literal|0xfff00fef
block|,
literal|"ldrex%4?hb\t%12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe800c000
block|,
literal|0xffd0ffe0
block|,
literal|"srsdb\t#%0-4d%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe980c000
block|,
literal|0xffd0ffe0
block|,
literal|"srsia\t#%0-4d%21'!"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa0ff080
block|,
literal|0xfffff0c0
block|,
literal|"sxth.w\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa1ff080
block|,
literal|0xfffff0c0
block|,
literal|"uxth.w\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa2ff080
block|,
literal|0xfffff0c0
block|,
literal|"sxtb16\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa3ff080
block|,
literal|0xfffff0c0
block|,
literal|"uxtb16\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa4ff080
block|,
literal|0xfffff0c0
block|,
literal|"sxtb.w\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa5ff080
block|,
literal|0xfffff0c0
block|,
literal|"uxtb.w\t%8-11r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8400000
block|,
literal|0xfff000ff
block|,
literal|"strex\t%8-11r, %12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8d0007f
block|,
literal|0xfff000ff
block|,
literal|"ldrexd\t%12-15r, %8-11r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f000
block|,
literal|0xfff0f0f0
block|,
literal|"sadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f010
block|,
literal|0xfff0f0f0
block|,
literal|"qadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f020
block|,
literal|0xfff0f0f0
block|,
literal|"shadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f040
block|,
literal|0xfff0f0f0
block|,
literal|"uadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhadd8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f080
block|,
literal|0xfff0f0f0
block|,
literal|"qadd\t%8-11r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f090
block|,
literal|0xfff0f0f0
block|,
literal|"qdadd\t%8-11r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f0a0
block|,
literal|0xfff0f0f0
block|,
literal|"qsub\t%8-11r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa80f0b0
block|,
literal|0xfff0f0f0
block|,
literal|"qdsub\t%8-11r, %0-3r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f000
block|,
literal|0xfff0f0f0
block|,
literal|"sadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f010
block|,
literal|0xfff0f0f0
block|,
literal|"qadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f020
block|,
literal|0xfff0f0f0
block|,
literal|"shadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f040
block|,
literal|0xfff0f0f0
block|,
literal|"uadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhadd16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f080
block|,
literal|0xfff0f0f0
block|,
literal|"rev.w\t%8-11r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f090
block|,
literal|0xfff0f0f0
block|,
literal|"rev16.w\t%8-11r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f0a0
block|,
literal|0xfff0f0f0
block|,
literal|"rbit\t%8-11r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa90f0b0
block|,
literal|0xfff0f0f0
block|,
literal|"revsh.w\t%8-11r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f000
block|,
literal|0xfff0f0f0
block|,
literal|"saddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f010
block|,
literal|0xfff0f0f0
block|,
literal|"qaddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f020
block|,
literal|0xfff0f0f0
block|,
literal|"shaddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f040
block|,
literal|0xfff0f0f0
block|,
literal|"uaddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqaddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhaddsubx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfaa0f080
block|,
literal|0xfff0f0f0
block|,
literal|"sel\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfab0f080
block|,
literal|0xfff0f0f0
block|,
literal|"clz\t%8-11r, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f000
block|,
literal|0xfff0f0f0
block|,
literal|"ssub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f010
block|,
literal|0xfff0f0f0
block|,
literal|"qsub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f020
block|,
literal|0xfff0f0f0
block|,
literal|"shsub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f040
block|,
literal|0xfff0f0f0
block|,
literal|"usub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqsub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfac0f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhsub8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f000
block|,
literal|0xfff0f0f0
block|,
literal|"ssub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f010
block|,
literal|0xfff0f0f0
block|,
literal|"qsub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f020
block|,
literal|0xfff0f0f0
block|,
literal|"shsub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f040
block|,
literal|0xfff0f0f0
block|,
literal|"usub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqsub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfad0f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhsub16\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f000
block|,
literal|0xfff0f0f0
block|,
literal|"ssubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f010
block|,
literal|0xfff0f0f0
block|,
literal|"qsubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f020
block|,
literal|0xfff0f0f0
block|,
literal|"shsubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f040
block|,
literal|0xfff0f0f0
block|,
literal|"usubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f050
block|,
literal|0xfff0f0f0
block|,
literal|"uqsubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfae0f060
block|,
literal|0xfff0f0f0
block|,
literal|"uhsubaddx\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb00f000
block|,
literal|0xfff0f0f0
block|,
literal|"mul.w\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb70f000
block|,
literal|0xfff0f0f0
block|,
literal|"usad8\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa00f000
block|,
literal|0xffe0f0f0
block|,
literal|"lsl%20's.w\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa20f000
block|,
literal|0xffe0f0f0
block|,
literal|"lsr%20's.w\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa40f000
block|,
literal|0xffe0f0f0
block|,
literal|"asr%20's.w\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa60f000
block|,
literal|0xffe0f0f0
block|,
literal|"ror%20's.w\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8c00f40
block|,
literal|0xfff00fe0
block|,
literal|"strex%4?hb\t%0-3r, %12-15r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3200000
block|,
literal|0xfff0f0e0
block|,
literal|"ssat16\t%8-11r, #%0-4d, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3a00000
block|,
literal|0xfff0f0e0
block|,
literal|"usat16\t%8-11r, #%0-4d, %16-19r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb20f000
block|,
literal|0xfff0f0e0
block|,
literal|"smuad%4'x\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb30f000
block|,
literal|0xfff0f0e0
block|,
literal|"smulw%4?tb\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb40f000
block|,
literal|0xfff0f0e0
block|,
literal|"smusd%4'x\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb50f000
block|,
literal|0xfff0f0e0
block|,
literal|"smmul%4'r\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa00f080
block|,
literal|0xfff0f0c0
block|,
literal|"sxtah\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa10f080
block|,
literal|0xfff0f0c0
block|,
literal|"uxtah\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa20f080
block|,
literal|0xfff0f0c0
block|,
literal|"sxtab16\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa30f080
block|,
literal|0xfff0f0c0
block|,
literal|"uxtab16\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa40f080
block|,
literal|0xfff0f0c0
block|,
literal|"sxtab\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfa50f080
block|,
literal|0xfff0f0c0
block|,
literal|"uxtab\t%8-11r, %16-19r, %0-3r%R"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb10f000
block|,
literal|0xfff0f0c0
block|,
literal|"smul%5?tb%4?tb\t%8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf36f0000
block|,
literal|0xffff8020
block|,
literal|"bfc\t%8-11r, %E"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea100f00
block|,
literal|0xfff08f00
block|,
literal|"tst.w\t%16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea900f00
block|,
literal|0xfff08f00
block|,
literal|"teq\t%16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeb100f00
block|,
literal|0xfff08f00
block|,
literal|"cmn.w\t%16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xebb00f00
block|,
literal|0xfff08f00
block|,
literal|"cmp.w\t%16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0100f00
block|,
literal|0xfbf08f00
block|,
literal|"tst.w\t%16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0900f00
block|,
literal|0xfbf08f00
block|,
literal|"teq\t%16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1100f00
block|,
literal|0xfbf08f00
block|,
literal|"cmn.w\t%16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1b00f00
block|,
literal|0xfbf08f00
block|,
literal|"cmp.w\t%16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea4f0000
block|,
literal|0xffef8000
block|,
literal|"mov%20's.w\t%8-11r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea6f0000
block|,
literal|0xffef8000
block|,
literal|"mvn%20's.w\t%8-11r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8c00070
block|,
literal|0xfff000f0
block|,
literal|"strexd\t%0-3r, %12-15r, %8-11r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb000000
block|,
literal|0xfff000f0
block|,
literal|"mla\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb000010
block|,
literal|0xfff000f0
block|,
literal|"mls\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb700000
block|,
literal|0xfff000f0
block|,
literal|"usada8\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb800000
block|,
literal|0xfff000f0
block|,
literal|"smull\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfba00000
block|,
literal|0xfff000f0
block|,
literal|"umull\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbc00000
block|,
literal|0xfff000f0
block|,
literal|"smlal\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbe00000
block|,
literal|0xfff000f0
block|,
literal|"umlal\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbe00060
block|,
literal|0xfff000f0
block|,
literal|"umaal\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8500f00
block|,
literal|0xfff00f00
block|,
literal|"ldrex\t%12-15r, [%16-19r, #%0-7W]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf7f08000
block|,
literal|0xfff0f000
block|,
literal|"smc\t%K"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf04f0000
block|,
literal|0xfbef8000
block|,
literal|"mov%20's.w\t%8-11r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf06f0000
block|,
literal|0xfbef8000
block|,
literal|"mvn%20's.w\t%8-11r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf810f000
block|,
literal|0xff70f000
block|,
literal|"pld\t%a"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb200000
block|,
literal|0xfff000e0
block|,
literal|"smlad%4'x\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb300000
block|,
literal|0xfff000e0
block|,
literal|"smlaw%4?tb\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb400000
block|,
literal|0xfff000e0
block|,
literal|"smlsd%4'x\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb500000
block|,
literal|0xfff000e0
block|,
literal|"smmla%4'r\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb600000
block|,
literal|0xfff000e0
block|,
literal|"smmls%4'r\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbc000c0
block|,
literal|0xfff000e0
block|,
literal|"smlald%4'x\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbd000c0
block|,
literal|0xfff000e0
block|,
literal|"smlsld%4'x\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeac00000
block|,
literal|0xfff08030
block|,
literal|"pkhbt\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeac00020
block|,
literal|0xfff08030
block|,
literal|"pkhtb\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3400000
block|,
literal|0xfff08020
block|,
literal|"sbfx\t%8-11r, %16-19r, %F"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3c00000
block|,
literal|0xfff08020
block|,
literal|"ubfx\t%8-11r, %16-19r, %F"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf8000e00
block|,
literal|0xff900f00
block|,
literal|"str%wt\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfb100000
block|,
literal|0xfff000c0
block|,
literal|"smla%5?tb%4?tb\t%8-11r, %16-19r, %0-3r, %12-15r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xfbc00080
block|,
literal|0xfff000c0
block|,
literal|"smlal%5?tb%4?tb\t%12-15r, %8-11r, %16-19r, %0-3r"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3600000
block|,
literal|0xfff08020
block|,
literal|"bfi\t%8-11r, %16-19r, %E"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf8100e00
block|,
literal|0xfe900f00
block|,
literal|"ldr%wt\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3000000
block|,
literal|0xffd08020
block|,
literal|"ssat\t%8-11r, #%0-4d, %16-19r%s"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3800000
block|,
literal|0xffd08020
block|,
literal|"usat\t%8-11r, #%0-4d, %16-19r%s"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf2000000
block|,
literal|0xfbf08000
block|,
literal|"addw\t%8-11r, %16-19r, %I"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf2400000
block|,
literal|0xfbf08000
block|,
literal|"movw\t%8-11r, %J"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf2a00000
block|,
literal|0xfbf08000
block|,
literal|"subw\t%8-11r, %16-19r, %I"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf2c00000
block|,
literal|0xfbf08000
block|,
literal|"movt\t%8-11r, %J"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea000000
block|,
literal|0xffe08000
block|,
literal|"and%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea200000
block|,
literal|0xffe08000
block|,
literal|"bic%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea400000
block|,
literal|0xffe08000
block|,
literal|"orr%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea600000
block|,
literal|0xffe08000
block|,
literal|"orn%20's\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xea800000
block|,
literal|0xffe08000
block|,
literal|"eor%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeb000000
block|,
literal|0xffe08000
block|,
literal|"add%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeb400000
block|,
literal|0xffe08000
block|,
literal|"adc%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeb600000
block|,
literal|0xffe08000
block|,
literal|"sbc%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xeba00000
block|,
literal|0xffe08000
block|,
literal|"sub%20's.w\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xebc00000
block|,
literal|0xffe08000
block|,
literal|"rsb%20's\t%8-11r, %16-19r, %S"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8400000
block|,
literal|0xfff00000
block|,
literal|"strex\t%8-11r, %12-15r, [%16-19r, #%0-7W]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0000000
block|,
literal|0xfbe08000
block|,
literal|"and%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0200000
block|,
literal|0xfbe08000
block|,
literal|"bic%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0400000
block|,
literal|0xfbe08000
block|,
literal|"orr%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0600000
block|,
literal|0xfbe08000
block|,
literal|"orn%20's\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0800000
block|,
literal|0xfbe08000
block|,
literal|"eor%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1000000
block|,
literal|0xfbe08000
block|,
literal|"add%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1400000
block|,
literal|0xfbe08000
block|,
literal|"adc%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1600000
block|,
literal|0xfbe08000
block|,
literal|"sbc%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1a00000
block|,
literal|0xfbe08000
block|,
literal|"sub%20's.w\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf1c00000
block|,
literal|0xfbe08000
block|,
literal|"rsb%20's\t%8-11r, %16-19r, %M"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8800000
block|,
literal|0xffd00000
block|,
literal|"stmia.w\t%16-19r%21'!, %m"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe8900000
block|,
literal|0xffd00000
block|,
literal|"ldmia.w\t%16-19r%21'!, %m"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9000000
block|,
literal|0xffd00000
block|,
literal|"stmdb\t%16-19r%21'!, %m"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9100000
block|,
literal|0xffd00000
block|,
literal|"ldmdb\t%16-19r%21'!, %m"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9c00000
block|,
literal|0xffd000ff
block|,
literal|"strd\t%12-15r, %8-11r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9d00000
block|,
literal|0xffd000ff
block|,
literal|"ldrd\t%12-15r, %8-11r, [%16-19r]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9400000
block|,
literal|0xff500000
block|,
literal|"strd\t%12-15r, %8-11r, [%16-19r, #%23`-%0-7W]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xe9500000
block|,
literal|0xff500000
block|,
literal|"ldrd\t%12-15r, %8-11r, [%16-19r, #%23`-%0-7W]"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf8000000
block|,
literal|0xff100000
block|,
literal|"str%w.w\t%12-15r, %a"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf8100000
block|,
literal|0xfe100000
block|,
literal|"ldr%w.w\t%12-15r, %a"
block|}
block|,
comment|/* Filter out Bcc with cond=E or F, which are used for other instructions.  */
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3c08000
block|,
literal|0xfbc0d000
block|,
literal|"undefined (bcc, cond=0xF)"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf3808000
block|,
literal|0xfbc0d000
block|,
literal|"undefined (bcc, cond=0xE)"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0008000
block|,
literal|0xf800d000
block|,
literal|"b%22-25c.w\t%b"
block|}
block|,
block|{
name|ARM_EXT_V6T2
block|,
literal|0xf0009000
block|,
literal|0xf800d000
block|,
literal|"b.w\t%B"
block|}
block|,
comment|/* These have been 32-bit since the invention of Thumb.  */
block|{
name|ARM_EXT_V4T
block|,
literal|0xf000c000
block|,
literal|0xf800d000
block|,
literal|"blx\t%B"
block|}
block|,
block|{
name|ARM_EXT_V4T
block|,
literal|0xf000d000
block|,
literal|0xf800d000
block|,
literal|"bl\t%B"
block|}
block|,
comment|/* Fallback.  */
block|{
name|ARM_EXT_V1
block|,
literal|0x00000000
block|,
literal|0x00000000
block|,
literal|"undefined"
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|arm_conditional
index|[]
init|=
block|{
literal|"eq"
block|,
literal|"ne"
block|,
literal|"cs"
block|,
literal|"cc"
block|,
literal|"mi"
block|,
literal|"pl"
block|,
literal|"vs"
block|,
literal|"vc"
block|,
literal|"hi"
block|,
literal|"ls"
block|,
literal|"ge"
block|,
literal|"lt"
block|,
literal|"gt"
block|,
literal|"le"
block|,
literal|""
block|,
literal|"<und>"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|arm_fp_const
index|[]
init|=
block|{
literal|"0.0"
block|,
literal|"1.0"
block|,
literal|"2.0"
block|,
literal|"3.0"
block|,
literal|"4.0"
block|,
literal|"5.0"
block|,
literal|"0.5"
block|,
literal|"10.0"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|arm_shift
index|[]
init|=
block|{
literal|"lsl"
block|,
literal|"lsr"
block|,
literal|"asr"
block|,
literal|"ror"
block|}
decl_stmt|;
end_decl_stmt

begin_typedef
typedef|typedef
struct|struct
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
specifier|const
name|char
modifier|*
name|description
decl_stmt|;
specifier|const
name|char
modifier|*
name|reg_names
index|[
literal|16
index|]
decl_stmt|;
block|}
name|arm_regname
typedef|;
end_typedef

begin_decl_stmt
specifier|static
specifier|const
name|arm_regname
name|regnames
index|[]
init|=
block|{
block|{
literal|"raw"
block|,
literal|"Select raw register names"
block|,
block|{
literal|"r0"
block|,
literal|"r1"
block|,
literal|"r2"
block|,
literal|"r3"
block|,
literal|"r4"
block|,
literal|"r5"
block|,
literal|"r6"
block|,
literal|"r7"
block|,
literal|"r8"
block|,
literal|"r9"
block|,
literal|"r10"
block|,
literal|"r11"
block|,
literal|"r12"
block|,
literal|"r13"
block|,
literal|"r14"
block|,
literal|"r15"
block|}
block|}
block|,
block|{
literal|"gcc"
block|,
literal|"Select register names used by GCC"
block|,
block|{
literal|"r0"
block|,
literal|"r1"
block|,
literal|"r2"
block|,
literal|"r3"
block|,
literal|"r4"
block|,
literal|"r5"
block|,
literal|"r6"
block|,
literal|"r7"
block|,
literal|"r8"
block|,
literal|"r9"
block|,
literal|"sl"
block|,
literal|"fp"
block|,
literal|"ip"
block|,
literal|"sp"
block|,
literal|"lr"
block|,
literal|"pc"
block|}
block|}
block|,
block|{
literal|"std"
block|,
literal|"Select register names used in ARM's ISA documentation"
block|,
block|{
literal|"r0"
block|,
literal|"r1"
block|,
literal|"r2"
block|,
literal|"r3"
block|,
literal|"r4"
block|,
literal|"r5"
block|,
literal|"r6"
block|,
literal|"r7"
block|,
literal|"r8"
block|,
literal|"r9"
block|,
literal|"r10"
block|,
literal|"r11"
block|,
literal|"r12"
block|,
literal|"sp"
block|,
literal|"lr"
block|,
literal|"pc"
block|}
block|}
block|,
block|{
literal|"apcs"
block|,
literal|"Select register names used in the APCS"
block|,
block|{
literal|"a1"
block|,
literal|"a2"
block|,
literal|"a3"
block|,
literal|"a4"
block|,
literal|"v1"
block|,
literal|"v2"
block|,
literal|"v3"
block|,
literal|"v4"
block|,
literal|"v5"
block|,
literal|"v6"
block|,
literal|"sl"
block|,
literal|"fp"
block|,
literal|"ip"
block|,
literal|"sp"
block|,
literal|"lr"
block|,
literal|"pc"
block|}
block|}
block|,
block|{
literal|"atpcs"
block|,
literal|"Select register names used in the ATPCS"
block|,
block|{
literal|"a1"
block|,
literal|"a2"
block|,
literal|"a3"
block|,
literal|"a4"
block|,
literal|"v1"
block|,
literal|"v2"
block|,
literal|"v3"
block|,
literal|"v4"
block|,
literal|"v5"
block|,
literal|"v6"
block|,
literal|"v7"
block|,
literal|"v8"
block|,
literal|"IP"
block|,
literal|"SP"
block|,
literal|"LR"
block|,
literal|"PC"
block|}
block|}
block|,
block|{
literal|"special-atpcs"
block|,
literal|"Select special register names used in the ATPCS"
block|,
block|{
literal|"a1"
block|,
literal|"a2"
block|,
literal|"a3"
block|,
literal|"a4"
block|,
literal|"v1"
block|,
literal|"v2"
block|,
literal|"v3"
block|,
literal|"WR"
block|,
literal|"v5"
block|,
literal|"SB"
block|,
literal|"SL"
block|,
literal|"FP"
block|,
literal|"IP"
block|,
literal|"SP"
block|,
literal|"LR"
block|,
literal|"PC"
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|iwmmxt_wwnames
index|[]
init|=
block|{
literal|"b"
block|,
literal|"h"
block|,
literal|"w"
block|,
literal|"d"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|iwmmxt_wwssnames
index|[]
init|=
block|{
literal|"b"
block|,
literal|"bus"
block|,
literal|"b"
block|,
literal|"bss"
block|,
literal|"h"
block|,
literal|"hus"
block|,
literal|"h"
block|,
literal|"hss"
block|,
literal|"w"
block|,
literal|"wus"
block|,
literal|"w"
block|,
literal|"wss"
block|,
literal|"d"
block|,
literal|"dus"
block|,
literal|"d"
block|,
literal|"dss"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|iwmmxt_regnames
index|[]
init|=
block|{
literal|"wr0"
block|,
literal|"wr1"
block|,
literal|"wr2"
block|,
literal|"wr3"
block|,
literal|"wr4"
block|,
literal|"wr5"
block|,
literal|"wr6"
block|,
literal|"wr7"
block|,
literal|"wr8"
block|,
literal|"wr9"
block|,
literal|"wr10"
block|,
literal|"wr11"
block|,
literal|"wr12"
block|,
literal|"wr13"
block|,
literal|"wr14"
block|,
literal|"wr15"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|iwmmxt_cregnames
index|[]
init|=
block|{
literal|"wcid"
block|,
literal|"wcon"
block|,
literal|"wcssf"
block|,
literal|"wcasf"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|,
literal|"wcgr0"
block|,
literal|"wcgr1"
block|,
literal|"wcgr2"
block|,
literal|"wcgr3"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|,
literal|"reserved"
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Default to GCC register name set.  */
end_comment

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|regname_selected
init|=
literal|1
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|NUM_ARM_REGNAMES
value|NUM_ELEM (regnames)
end_define

begin_define
define|#
directive|define
name|arm_regnames
value|regnames[regname_selected].reg_names
end_define

begin_decl_stmt
specifier|static
name|bfd_boolean
name|force_thumb
init|=
name|FALSE
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Functions.  */
end_comment

begin_function
name|int
name|get_arm_regname_num_options
parameter_list|(
name|void
parameter_list|)
block|{
return|return
name|NUM_ARM_REGNAMES
return|;
block|}
end_function

begin_function
name|int
name|set_arm_regname_option
parameter_list|(
name|int
name|option
parameter_list|)
block|{
name|int
name|old
init|=
name|regname_selected
decl_stmt|;
name|regname_selected
operator|=
name|option
expr_stmt|;
return|return
name|old
return|;
block|}
end_function

begin_function
name|int
name|get_arm_regnames
parameter_list|(
name|int
name|option
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|setname
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|setdescription
parameter_list|,
specifier|const
name|char
modifier|*
specifier|const
modifier|*
modifier|*
name|register_names
parameter_list|)
block|{
operator|*
name|setname
operator|=
name|regnames
index|[
name|option
index|]
operator|.
name|name
expr_stmt|;
operator|*
name|setdescription
operator|=
name|regnames
index|[
name|option
index|]
operator|.
name|description
expr_stmt|;
operator|*
name|register_names
operator|=
name|regnames
index|[
name|option
index|]
operator|.
name|reg_names
expr_stmt|;
return|return
literal|16
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|arm_decode_shift
parameter_list|(
name|long
name|given
parameter_list|,
name|fprintf_ftype
name|func
parameter_list|,
name|void
modifier|*
name|stream
parameter_list|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|given
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
literal|0xff0
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|given
operator|&
literal|0x10
operator|)
operator|==
literal|0
condition|)
block|{
name|int
name|amount
init|=
operator|(
name|given
operator|&
literal|0xf80
operator|)
operator|>>
literal|7
decl_stmt|;
name|int
name|shift
init|=
operator|(
name|given
operator|&
literal|0x60
operator|)
operator|>>
literal|5
decl_stmt|;
if|if
condition|(
name|amount
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|shift
operator|==
literal|3
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|", rrx"
argument_list|)
expr_stmt|;
return|return;
block|}
name|amount
operator|=
literal|32
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|", %s #%d"
argument_list|,
name|arm_shift
index|[
name|shift
index|]
argument_list|,
name|amount
argument_list|)
expr_stmt|;
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|", %s %s"
argument_list|,
name|arm_shift
index|[
operator|(
name|given
operator|&
literal|0x60
operator|)
operator|>>
literal|5
index|]
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|&
literal|0xf00
operator|)
operator|>>
literal|8
index|]
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* Print one coprocessor instruction on INFO->STREAM.    Return TRUE if the instuction matched, FALSE if this is not a    recognised coprocessor instruction.  */
end_comment

begin_function
specifier|static
name|bfd_boolean
name|print_insn_coprocessor
parameter_list|(
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|long
name|given
parameter_list|,
name|bfd_boolean
name|thumb
parameter_list|)
block|{
specifier|const
name|struct
name|opcode32
modifier|*
name|insn
decl_stmt|;
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|func
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
name|unsigned
name|long
name|mask
decl_stmt|;
name|unsigned
name|long
name|value
decl_stmt|;
for|for
control|(
name|insn
operator|=
name|coprocessor_opcodes
init|;
name|insn
operator|->
name|assembler
condition|;
name|insn
operator|++
control|)
block|{
if|if
condition|(
name|insn
operator|->
name|value
operator|==
name|FIRST_IWMMXT_INSN
operator|&&
name|info
operator|->
name|mach
operator|!=
name|bfd_mach_arm_XScale
operator|&&
name|info
operator|->
name|mach
operator|!=
name|bfd_mach_arm_iWMMXt
condition|)
name|insn
operator|=
name|insn
operator|+
name|IWMMXT_INSN_COUNT
expr_stmt|;
name|mask
operator|=
name|insn
operator|->
name|mask
expr_stmt|;
name|value
operator|=
name|insn
operator|->
name|value
expr_stmt|;
if|if
condition|(
name|thumb
condition|)
block|{
comment|/* The high 4 bits are 0xe for Arm conditional instructions, and 	     0xe for arm unconditional instructions.  The rest of the 	     encoding is the same.  */
name|mask
operator||=
literal|0xf0000000
expr_stmt|;
name|value
operator||=
literal|0xe0000000
expr_stmt|;
block|}
else|else
block|{
comment|/* Only match unconditional instuctions against unconditional 	     patterns.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0xf0000000
operator|)
operator|==
literal|0xf0000000
condition|)
name|mask
operator||=
literal|0xf0000000
expr_stmt|;
block|}
if|if
condition|(
operator|(
name|given
operator|&
name|mask
operator|)
operator|==
name|value
condition|)
block|{
specifier|const
name|char
modifier|*
name|c
decl_stmt|;
for|for
control|(
name|c
operator|=
name|insn
operator|->
name|assembler
init|;
operator|*
name|c
condition|;
name|c
operator|++
control|)
block|{
if|if
condition|(
operator|*
name|c
operator|==
literal|'%'
condition|)
block|{
switch|switch
condition|(
operator|*
operator|++
name|c
condition|)
block|{
case|case
literal|'%'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%%"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'A'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|24
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d]%s"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
literal|4
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00200000
operator|)
operator|!=
literal|0
condition|?
literal|"!"
else|:
literal|""
operator|)
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|21
operator|)
condition|)
block|{
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
literal|4
argument_list|)
expr_stmt|;
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|", {%d}"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'c'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_conditional
index|[
operator|(
name|given
operator|>>
literal|28
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'I'
case|:
comment|/* Print a Cirrus/DSP shift immediate.  */
comment|/* Immediates are 7bit signed ints with bits 0..3 in 			 bits 0..3 of opcode and bits 4..6 in bits 5..7 			 of opcode.  */
block|{
name|int
name|imm
decl_stmt|;
name|imm
operator|=
operator|(
name|given
operator|&
literal|0xf
operator|)
operator||
operator|(
operator|(
name|given
operator|&
literal|0xe0
operator|)
operator|>>
literal|1
operator|)
expr_stmt|;
comment|/* Is ``imm'' a negative number?  */
if|if
condition|(
name|imm
operator|&
literal|0x40
condition|)
name|imm
operator||=
operator|(
operator|-
literal|1
operator|<<
literal|7
operator|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%d"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'F'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0x00408000
condition|)
block|{
case|case
literal|0
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"4"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x8000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"1"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00400000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"2"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|"3"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'P'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0x00080080
condition|)
block|{
case|case
literal|0
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"s"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x80
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"d"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00080000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"e"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"<illegal precision>"
argument_list|)
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'Q'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0x00408000
condition|)
block|{
case|case
literal|0
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"s"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x8000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"d"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00400000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"e"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|"p"
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'R'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0x60
condition|)
block|{
case|case
literal|0
case|:
break|break;
case|case
literal|0x20
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"p"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x40
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"m"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|"z"
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'0'
case|:
case|case
literal|'1'
case|:
case|case
literal|'2'
case|:
case|case
literal|'3'
case|:
case|case
literal|'4'
case|:
case|case
literal|'5'
case|:
case|case
literal|'6'
case|:
case|case
literal|'7'
case|:
case|case
literal|'8'
case|:
case|case
literal|'9'
case|:
block|{
name|int
name|bitstart
init|=
operator|*
name|c
operator|++
operator|-
literal|'0'
decl_stmt|;
name|int
name|bitend
init|=
literal|0
decl_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitstart
operator|=
operator|(
name|bitstart
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'-'
case|:
name|c
operator|++
expr_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitend
operator|=
operator|(
name|bitend
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
if|if
condition|(
operator|!
name|bitend
condition|)
name|abort
argument_list|()
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'r'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'d'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'f'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|reg
operator|>
literal|7
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%s"
argument_list|,
name|arm_fp_const
index|[
name|reg
operator|&
literal|7
index|]
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"f%ld"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'w'
case|:
block|{
name|long
name|reg
decl_stmt|;
if|if
condition|(
name|bitstart
operator|!=
name|bitend
condition|)
block|{
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|bitend
operator|-
name|bitstart
operator|==
literal|1
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|iwmmxt_wwnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|iwmmxt_wwssnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|reg
operator|=
operator|(
operator|(
operator|(
name|given
operator|>>
literal|8
operator|)
operator|&
literal|0x1
operator|)
operator||
operator|(
operator|(
name|given
operator|>>
literal|22
operator|)
operator|&
literal|0x1
operator|)
operator|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|iwmmxt_wwnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|'g'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|iwmmxt_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'G'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|iwmmxt_cregnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
break|break;
case|case
literal|'y'
case|:
case|case
literal|'z'
case|:
block|{
name|int
name|single
init|=
operator|*
name|c
operator|==
literal|'y'
decl_stmt|;
name|int
name|regno
decl_stmt|;
switch|switch
condition|(
name|bitstart
condition|)
block|{
case|case
literal|4
case|:
comment|/* Sm pair */
name|func
argument_list|(
name|stream
argument_list|,
literal|"{"
argument_list|)
expr_stmt|;
comment|/* Fall through.  */
case|case
literal|0
case|:
comment|/* Sm, Dm */
name|regno
operator|=
name|given
operator|&
literal|0x0000000f
expr_stmt|;
if|if
condition|(
name|single
condition|)
block|{
name|regno
operator|<<=
literal|1
expr_stmt|;
name|regno
operator|+=
operator|(
name|given
operator|>>
literal|5
operator|)
operator|&
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|1
case|:
comment|/* Sd, Dd */
name|regno
operator|=
operator|(
name|given
operator|>>
literal|12
operator|)
operator|&
literal|0x0000000f
expr_stmt|;
if|if
condition|(
name|single
condition|)
block|{
name|regno
operator|<<=
literal|1
expr_stmt|;
name|regno
operator|+=
operator|(
name|given
operator|>>
literal|22
operator|)
operator|&
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|2
case|:
comment|/* Sn, Dn */
name|regno
operator|=
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0x0000000f
expr_stmt|;
if|if
condition|(
name|single
condition|)
block|{
name|regno
operator|<<=
literal|1
expr_stmt|;
name|regno
operator|+=
operator|(
name|given
operator|>>
literal|7
operator|)
operator|&
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|3
case|:
comment|/* List */
name|func
argument_list|(
name|stream
argument_list|,
literal|"{"
argument_list|)
expr_stmt|;
name|regno
operator|=
operator|(
name|given
operator|>>
literal|12
operator|)
operator|&
literal|0x0000000f
expr_stmt|;
if|if
condition|(
name|single
condition|)
block|{
name|regno
operator|<<=
literal|1
expr_stmt|;
name|regno
operator|+=
operator|(
name|given
operator|>>
literal|22
operator|)
operator|&
literal|1
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c%d"
argument_list|,
name|single
condition|?
literal|'s'
else|:
literal|'d'
argument_list|,
name|regno
argument_list|)
expr_stmt|;
if|if
condition|(
name|bitstart
operator|==
literal|3
condition|)
block|{
name|int
name|count
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
if|if
condition|(
name|single
operator|==
literal|0
condition|)
name|count
operator|>>=
literal|1
expr_stmt|;
if|if
condition|(
operator|--
name|count
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"-%c%d"
argument_list|,
name|single
condition|?
literal|'s'
else|:
literal|'d'
argument_list|,
name|regno
operator|+
name|count
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"}"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|bitstart
operator|==
literal|4
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", %c%d}"
argument_list|,
name|single
condition|?
literal|'s'
else|:
literal|'d'
argument_list|,
name|regno
operator|+
literal|1
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'`'
case|:
name|c
operator|++
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|==
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'\''
case|:
name|c
operator|++
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'?'
case|:
operator|++
name|c
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
operator|++
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
operator|++
name|c
argument_list|)
expr_stmt|;
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
break|break;
case|case
literal|'L'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0x00400100
condition|)
block|{
case|case
literal|0x00000000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"b"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00400000
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"h"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00000100
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"w"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x00400100
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"d"
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
break|break;
case|case
literal|'Z'
case|:
block|{
name|int
name|value
decl_stmt|;
comment|/* given (20, 23) | given (0, 3) */
name|value
operator|=
operator|(
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf0
operator|)
operator||
operator|(
name|given
operator|&
literal|0xf
operator|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%d"
argument_list|,
name|value
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'l'
case|:
comment|/* This is like the 'A' operator, except that if 			   the width field "M" is zero, then the offset is 			   *not* multiplied by four.  */
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
name|int
name|multiplier
init|=
operator|(
name|given
operator|&
literal|0x00000100
operator|)
condition|?
literal|4
else|:
literal|1
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|offset
condition|)
block|{
if|if
condition|(
operator|(
name|given
operator|&
literal|0x01000000
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d]%s"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
name|multiplier
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00200000
operator|)
operator|!=
literal|0
condition|?
literal|"!"
else|:
literal|""
operator|)
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"], #%s%d"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
name|multiplier
argument_list|)
expr_stmt|;
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
block|}
return|return
name|TRUE
return|;
block|}
block|}
return|return
name|FALSE
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|print_arm_address
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|long
name|given
parameter_list|)
block|{
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|func
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
if|if
condition|(
operator|(
operator|(
name|given
operator|&
literal|0x000f0000
operator|)
operator|==
literal|0x000f0000
operator|)
operator|&&
operator|(
operator|(
name|given
operator|&
literal|0x02000000
operator|)
operator|==
literal|0
operator|)
condition|)
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xfff
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"[pc"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x01000000
condition|)
block|{
if|if
condition|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|)
name|offset
operator|=
operator|-
name|offset
expr_stmt|;
comment|/* Pre-indexed.  */
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%d]"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|offset
operator|+=
name|pc
operator|+
literal|8
expr_stmt|;
comment|/* Cope with the possibility of write-back 	     being used.  Probably a very dangerous thing 	     for the programmer to do, but who are we to 	     argue ?  */
if|if
condition|(
name|given
operator|&
literal|0x00200000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"!"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Post indexed.  */
name|func
argument_list|(
name|stream
argument_list|,
literal|"], #%d"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
comment|/* ie ignore the offset.  */
name|offset
operator|=
name|pc
operator|+
literal|8
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"\t; "
argument_list|)
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|offset
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
literal|0x01000000
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|given
operator|&
literal|0x02000000
operator|)
operator|==
literal|0
condition|)
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xfff
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|", %s"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|)
expr_stmt|;
name|arm_decode_shift
argument_list|(
name|given
argument_list|,
name|func
argument_list|,
name|stream
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"]%s"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00200000
operator|)
operator|!=
literal|0
operator|)
condition|?
literal|"!"
else|:
literal|""
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|given
operator|&
literal|0x02000000
operator|)
operator|==
literal|0
condition|)
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xfff
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"], #%s%d"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"], %s"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|)
expr_stmt|;
name|arm_decode_shift
argument_list|(
name|given
argument_list|,
name|func
argument_list|,
name|stream
argument_list|)
expr_stmt|;
block|}
block|}
block|}
block|}
end_function

begin_comment
comment|/* Print one ARM instruction from PC on INFO->STREAM.  */
end_comment

begin_function
specifier|static
name|void
name|print_insn_arm
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|long
name|given
parameter_list|)
block|{
specifier|const
name|struct
name|opcode32
modifier|*
name|insn
decl_stmt|;
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|func
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
if|if
condition|(
name|print_insn_coprocessor
argument_list|(
name|info
argument_list|,
name|given
argument_list|,
name|FALSE
argument_list|)
condition|)
return|return;
for|for
control|(
name|insn
operator|=
name|arm_opcodes
init|;
name|insn
operator|->
name|assembler
condition|;
name|insn
operator|++
control|)
block|{
if|if
condition|(
name|insn
operator|->
name|value
operator|==
name|FIRST_IWMMXT_INSN
operator|&&
name|info
operator|->
name|mach
operator|!=
name|bfd_mach_arm_XScale
operator|&&
name|info
operator|->
name|mach
operator|!=
name|bfd_mach_arm_iWMMXt
condition|)
name|insn
operator|=
name|insn
operator|+
name|IWMMXT_INSN_COUNT
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
name|insn
operator|->
name|mask
operator|)
operator|==
name|insn
operator|->
name|value
comment|/* Special case: an instruction with all bits set in the condition field 	     (0xFnnn_nnnn) is only matched if all those bits are set in insn->mask, 	     or by the catchall at the end of the table.  */
operator|&&
operator|(
operator|(
name|given
operator|&
literal|0xF0000000
operator|)
operator|!=
literal|0xF0000000
operator|||
operator|(
name|insn
operator|->
name|mask
operator|&
literal|0xF0000000
operator|)
operator|==
literal|0xF0000000
operator|||
operator|(
name|insn
operator|->
name|mask
operator|==
literal|0
operator|&&
name|insn
operator|->
name|value
operator|==
literal|0
operator|)
operator|)
condition|)
block|{
specifier|const
name|char
modifier|*
name|c
decl_stmt|;
for|for
control|(
name|c
operator|=
name|insn
operator|->
name|assembler
init|;
operator|*
name|c
condition|;
name|c
operator|++
control|)
block|{
if|if
condition|(
operator|*
name|c
operator|==
literal|'%'
condition|)
block|{
switch|switch
condition|(
operator|*
operator|++
name|c
condition|)
block|{
case|case
literal|'%'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%%"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'a'
case|:
name|print_arm_address
argument_list|(
name|pc
argument_list|,
name|info
argument_list|,
name|given
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'P'
case|:
comment|/* Set P address bit and use normal address 			 printing routine.  */
name|print_arm_address
argument_list|(
name|pc
argument_list|,
name|info
argument_list|,
name|given
operator||
operator|(
literal|1
operator|<<
literal|24
operator|)
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'s'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0x004f0000
operator|)
operator|==
literal|0x004f0000
condition|)
block|{
comment|/* PC relative with immediate offset.  */
name|int
name|offset
init|=
operator|(
operator|(
name|given
operator|&
literal|0xf00
operator|)
operator|>>
literal|4
operator|)
operator||
operator|(
name|given
operator|&
literal|0xf
operator|)
decl_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|)
name|offset
operator|=
operator|-
name|offset
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"[pc, #%d]\t; "
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|offset
operator|+
name|pc
operator|+
literal|8
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
literal|0x01000000
operator|)
operator|!=
literal|0
condition|)
block|{
comment|/* Pre-indexed.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0x00400000
operator|)
operator|==
literal|0x00400000
condition|)
block|{
comment|/* Immediate.  */
name|int
name|offset
init|=
operator|(
operator|(
name|given
operator|&
literal|0xf00
operator|)
operator|>>
literal|4
operator|)
operator||
operator|(
name|given
operator|&
literal|0xf
operator|)
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Register.  */
name|func
argument_list|(
name|stream
argument_list|,
literal|", %s%s"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|arm_regnames
index|[
name|given
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"]%s"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00200000
operator|)
operator|!=
literal|0
operator|)
condition|?
literal|"!"
else|:
literal|""
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Post-indexed.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0x00400000
operator|)
operator|==
literal|0x00400000
condition|)
block|{
comment|/* Immediate.  */
name|int
name|offset
init|=
operator|(
operator|(
name|given
operator|&
literal|0xf00
operator|)
operator|>>
literal|4
operator|)
operator||
operator|(
name|given
operator|&
literal|0xf
operator|)
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"], #%s%d"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Register.  */
name|func
argument_list|(
name|stream
argument_list|,
literal|"], %s%s"
argument_list|,
operator|(
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
operator|)
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|arm_regnames
index|[
name|given
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
block|}
block|}
block|}
break|break;
case|case
literal|'b'
case|:
block|{
name|int
name|disp
init|=
operator|(
operator|(
operator|(
name|given
operator|&
literal|0xffffff
operator|)
operator|^
literal|0x800000
operator|)
operator|-
literal|0x800000
operator|)
decl_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|disp
operator|*
literal|4
operator|+
name|pc
operator|+
literal|8
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'c'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_conditional
index|[
operator|(
name|given
operator|>>
literal|28
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'m'
case|:
block|{
name|int
name|started
init|=
literal|0
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"{"
argument_list|)
expr_stmt|;
for|for
control|(
name|reg
operator|=
literal|0
init|;
name|reg
operator|<
literal|16
condition|;
name|reg
operator|++
control|)
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|reg
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|started
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|started
operator|=
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"}"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'o'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0x02000000
operator|)
operator|!=
literal|0
condition|)
block|{
name|int
name|rotate
init|=
operator|(
name|given
operator|&
literal|0xf00
operator|)
operator|>>
literal|7
decl_stmt|;
name|int
name|immed
init|=
operator|(
name|given
operator|&
literal|0xff
operator|)
decl_stmt|;
name|immed
operator|=
operator|(
operator|(
operator|(
name|immed
operator|<<
operator|(
literal|32
operator|-
name|rotate
operator|)
operator|)
operator||
operator|(
name|immed
operator|>>
name|rotate
operator|)
operator|)
operator|&
literal|0xffffffff
operator|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%d\t; 0x%x"
argument_list|,
name|immed
argument_list|,
name|immed
argument_list|)
expr_stmt|;
block|}
else|else
name|arm_decode_shift
argument_list|(
name|given
argument_list|,
name|func
argument_list|,
name|stream
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'p'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0x0000f000
operator|)
operator|==
literal|0x0000f000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"p"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'t'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0x01200000
operator|)
operator|==
literal|0x00200000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"t"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'A'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
operator|(
name|given
operator|>>
literal|16
operator|)
operator|&
literal|0xf
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|24
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d]%s"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
literal|4
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00200000
operator|)
operator|!=
literal|0
condition|?
literal|"!"
else|:
literal|""
operator|)
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|int
name|offset
init|=
name|given
operator|&
literal|0xff
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|21
operator|)
condition|)
block|{
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%s%d"
argument_list|,
operator|(
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|==
literal|0
condition|?
literal|"-"
else|:
literal|""
operator|)
argument_list|,
name|offset
operator|*
literal|4
argument_list|)
expr_stmt|;
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|", {%d}"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'B'
case|:
comment|/* Print ARM V5 BLX(1) address: pc+25 bits.  */
block|{
name|bfd_vma
name|address
decl_stmt|;
name|bfd_vma
name|offset
init|=
literal|0
decl_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x00800000
condition|)
comment|/* Is signed, hi bits should be ones.  */
name|offset
operator|=
operator|(
operator|-
literal|1
operator|)
operator|^
literal|0x00ffffff
expr_stmt|;
comment|/* Offset is (SignExtend(offset field)<<2).  */
name|offset
operator|+=
name|given
operator|&
literal|0x00ffffff
expr_stmt|;
name|offset
operator|<<=
literal|2
expr_stmt|;
name|address
operator|=
name|offset
operator|+
name|pc
operator|+
literal|8
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x01000000
condition|)
comment|/* H bit allows addressing to 2-byte boundaries.  */
name|address
operator|+=
literal|2
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|address
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'C'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"_"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x80000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"f"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x40000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"s"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x20000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"x"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x10000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"c"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'U'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0xf
condition|)
block|{
case|case
literal|0xf
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"sy"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"un"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0xe
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"st"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"unst"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%d"
argument_list|,
operator|(
name|int
operator|)
name|given
operator|&
literal|0xf
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'0'
case|:
case|case
literal|'1'
case|:
case|case
literal|'2'
case|:
case|case
literal|'3'
case|:
case|case
literal|'4'
case|:
case|case
literal|'5'
case|:
case|case
literal|'6'
case|:
case|case
literal|'7'
case|:
case|case
literal|'8'
case|:
case|case
literal|'9'
case|:
block|{
name|int
name|bitstart
init|=
operator|*
name|c
operator|++
operator|-
literal|'0'
decl_stmt|;
name|int
name|bitend
init|=
literal|0
decl_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitstart
operator|=
operator|(
name|bitstart
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'-'
case|:
name|c
operator|++
expr_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitend
operator|=
operator|(
name|bitend
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
if|if
condition|(
operator|!
name|bitend
condition|)
name|abort
argument_list|()
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'r'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'d'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'W'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
operator|+
literal|1
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'x'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"0x%08lx"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Some SWI instructions have special 				     meanings.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0x0fffffff
operator|)
operator|==
literal|0x0FF00000
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"\t; IMB"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|given
operator|&
literal|0x0fffffff
operator|)
operator|==
literal|0x0FF00001
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"\t; IMBRange"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'X'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%01lx"
argument_list|,
name|reg
operator|&
literal|0xf
argument_list|)
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
break|break;
case|case
literal|'`'
case|:
name|c
operator|++
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|==
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'\''
case|:
name|c
operator|++
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'?'
case|:
operator|++
name|c
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
operator|++
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
operator|++
name|c
argument_list|)
expr_stmt|;
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
break|break;
case|case
literal|'e'
case|:
block|{
name|int
name|imm
decl_stmt|;
name|imm
operator|=
operator|(
name|given
operator|&
literal|0xf
operator|)
operator||
operator|(
operator|(
name|given
operator|&
literal|0xfff00
operator|)
operator|>>
literal|4
operator|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%d"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'E'
case|:
comment|/* LSB and WIDTH fields of BFI or BFC.  The machine- 			   language instruction encodes LSB and MSB.  */
block|{
name|long
name|msb
init|=
operator|(
name|given
operator|&
literal|0x001f0000
operator|)
operator|>>
literal|16
decl_stmt|;
name|long
name|lsb
init|=
operator|(
name|given
operator|&
literal|0x00000f80
operator|)
operator|>>
literal|7
decl_stmt|;
name|long
name|width
init|=
name|msb
operator|-
name|lsb
operator|+
literal|1
decl_stmt|;
if|if
condition|(
name|width
operator|>
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%lu, #%lu"
argument_list|,
name|lsb
argument_list|,
name|width
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"(invalid: %lu:%lu)"
argument_list|,
name|lsb
argument_list|,
name|msb
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'V'
case|:
comment|/* 16-bit unsigned immediate from a MOVT or MOVW 			   instruction, encoded in bits 0:11 and 15:19.  */
block|{
name|long
name|hi
init|=
operator|(
name|given
operator|&
literal|0x000f0000
operator|)
operator|>>
literal|4
decl_stmt|;
name|long
name|lo
init|=
operator|(
name|given
operator|&
literal|0x00000fff
operator|)
decl_stmt|;
name|long
name|imm16
init|=
name|hi
operator||
name|lo
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%lu\t; 0x%lx"
argument_list|,
name|imm16
argument_list|,
name|imm16
argument_list|)
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
block|}
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
block|}
return|return;
block|}
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Print one 16-bit Thumb instruction from PC on INFO->STREAM.  */
end_comment

begin_function
specifier|static
name|void
name|print_insn_thumb16
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|long
name|given
parameter_list|)
block|{
specifier|const
name|struct
name|opcode16
modifier|*
name|insn
decl_stmt|;
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|func
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
for|for
control|(
name|insn
operator|=
name|thumb_opcodes
init|;
name|insn
operator|->
name|assembler
condition|;
name|insn
operator|++
control|)
if|if
condition|(
operator|(
name|given
operator|&
name|insn
operator|->
name|mask
operator|)
operator|==
name|insn
operator|->
name|value
condition|)
block|{
specifier|const
name|char
modifier|*
name|c
init|=
name|insn
operator|->
name|assembler
decl_stmt|;
for|for
control|(
init|;
operator|*
name|c
condition|;
name|c
operator|++
control|)
block|{
name|int
name|domaskpc
init|=
literal|0
decl_stmt|;
name|int
name|domasklr
init|=
literal|0
decl_stmt|;
if|if
condition|(
operator|*
name|c
operator|!=
literal|'%'
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
continue|continue;
block|}
switch|switch
condition|(
operator|*
operator|++
name|c
condition|)
block|{
case|case
literal|'%'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%%"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'S'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
operator|(
name|given
operator|>>
literal|3
operator|)
operator|&
literal|0x7
expr_stmt|;
if|if
condition|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|6
operator|)
condition|)
name|reg
operator|+=
literal|8
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'D'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|reg
operator|=
name|given
operator|&
literal|0x7
expr_stmt|;
if|if
condition|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|7
operator|)
condition|)
name|reg
operator|+=
literal|8
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'N'
case|:
if|if
condition|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|8
operator|)
condition|)
name|domasklr
operator|=
literal|1
expr_stmt|;
comment|/* Fall through.  */
case|case
literal|'O'
case|:
if|if
condition|(
operator|*
name|c
operator|==
literal|'O'
operator|&&
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
literal|8
operator|)
operator|)
condition|)
name|domaskpc
operator|=
literal|1
expr_stmt|;
comment|/* Fall through.  */
case|case
literal|'M'
case|:
block|{
name|int
name|started
init|=
literal|0
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"{"
argument_list|)
expr_stmt|;
comment|/* It would be nice if we could spot 		     ranges, and generate the rS-rE format: */
for|for
control|(
name|reg
operator|=
literal|0
init|;
operator|(
name|reg
operator|<
literal|8
operator|)
condition|;
name|reg
operator|++
control|)
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|reg
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|started
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|started
operator|=
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|domasklr
condition|)
block|{
if|if
condition|(
name|started
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|started
operator|=
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
name|arm_regnames
index|[
literal|14
index|]
comment|/* "lr" */
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|domaskpc
condition|)
block|{
if|if
condition|(
name|started
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
name|arm_regnames
index|[
literal|15
index|]
comment|/* "pc" */
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"}"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'b'
case|:
comment|/* Print ARM V6T2 CZB address: pc+4+6 bits.  */
block|{
name|bfd_vma
name|address
init|=
operator|(
name|pc
operator|+
literal|4
operator|+
operator|(
operator|(
name|given
operator|&
literal|0x00f8
operator|)
operator|>>
literal|2
operator|)
operator|+
operator|(
operator|(
name|given
operator|&
literal|0x0200
operator|)
operator|>>
literal|3
operator|)
operator|)
decl_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|address
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'s'
case|:
comment|/* Right shift immediate -- bits 6..10; 1-31 print 		   as themselves, 0 prints as 32.  */
block|{
name|long
name|imm
init|=
operator|(
name|given
operator|&
literal|0x07c0
operator|)
operator|>>
literal|6
decl_stmt|;
if|if
condition|(
name|imm
operator|==
literal|0
condition|)
name|imm
operator|=
literal|32
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%ld"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'0'
case|:
case|case
literal|'1'
case|:
case|case
literal|'2'
case|:
case|case
literal|'3'
case|:
case|case
literal|'4'
case|:
case|case
literal|'5'
case|:
case|case
literal|'6'
case|:
case|case
literal|'7'
case|:
case|case
literal|'8'
case|:
case|case
literal|'9'
case|:
block|{
name|int
name|bitstart
init|=
operator|*
name|c
operator|++
operator|-
literal|'0'
decl_stmt|;
name|int
name|bitend
init|=
literal|0
decl_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitstart
operator|=
operator|(
name|bitstart
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'-'
case|:
block|{
name|long
name|reg
decl_stmt|;
name|c
operator|++
expr_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitend
operator|=
operator|(
name|bitend
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
if|if
condition|(
operator|!
name|bitend
condition|)
name|abort
argument_list|()
expr_stmt|;
name|reg
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|reg
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'r'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'d'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'H'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
operator|<<
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'W'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%ld"
argument_list|,
name|reg
operator|<<
literal|2
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'a'
case|:
comment|/* PC-relative address -- the bottom two 			       bits of the address are dropped 			       before the calculation.  */
name|info
operator|->
name|print_address_func
argument_list|(
operator|(
operator|(
name|pc
operator|+
literal|4
operator|)
operator|&
operator|~
literal|3
operator|)
operator|+
operator|(
name|reg
operator|<<
literal|2
operator|)
argument_list|,
name|info
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'x'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"0x%04lx"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'B'
case|:
name|reg
operator|=
operator|(
operator|(
name|reg
operator|^
operator|(
literal|1
operator|<<
name|bitend
operator|)
operator|)
operator|-
operator|(
literal|1
operator|<<
name|bitend
operator|)
operator|)
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|reg
operator|*
literal|2
operator|+
name|pc
operator|+
literal|4
argument_list|,
name|info
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'c'
case|:
block|{
comment|/* Must print 0xE as 'al' to distinguish 				 unconditional B from conditional BAL.  */
if|if
condition|(
name|reg
operator|==
literal|0xE
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"al"
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_conditional
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|'\''
case|:
name|c
operator|++
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'?'
case|:
operator|++
name|c
expr_stmt|;
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|bitstart
operator|)
operator|)
operator|!=
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
operator|++
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
operator|++
name|c
argument_list|)
expr_stmt|;
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
return|return;
block|}
comment|/* No match.  */
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Return the name of an V7M special register.  */
end_comment

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|psr_name
parameter_list|(
name|int
name|regno
parameter_list|)
block|{
switch|switch
condition|(
name|regno
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|"APSR"
return|;
case|case
literal|1
case|:
return|return
literal|"IAPSR"
return|;
case|case
literal|2
case|:
return|return
literal|"EAPSR"
return|;
case|case
literal|3
case|:
return|return
literal|"PSR"
return|;
case|case
literal|5
case|:
return|return
literal|"IPSR"
return|;
case|case
literal|6
case|:
return|return
literal|"EPSR"
return|;
case|case
literal|7
case|:
return|return
literal|"IEPSR"
return|;
case|case
literal|8
case|:
return|return
literal|"MSP"
return|;
case|case
literal|9
case|:
return|return
literal|"PSP"
return|;
case|case
literal|16
case|:
return|return
literal|"PRIMASK"
return|;
case|case
literal|17
case|:
return|return
literal|"BASEPRI"
return|;
case|case
literal|18
case|:
return|return
literal|"BASEPRI_MASK"
return|;
case|case
literal|19
case|:
return|return
literal|"FAULTMASK"
return|;
case|case
literal|20
case|:
return|return
literal|"CONTROL"
return|;
default|default:
return|return
literal|"<unknown>"
return|;
block|}
block|}
end_function

begin_comment
comment|/* Print one 32-bit Thumb instruction from PC on INFO->STREAM.  */
end_comment

begin_function
specifier|static
name|void
name|print_insn_thumb32
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|long
name|given
parameter_list|)
block|{
specifier|const
name|struct
name|opcode32
modifier|*
name|insn
decl_stmt|;
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|func
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
if|if
condition|(
name|print_insn_coprocessor
argument_list|(
name|info
argument_list|,
name|given
argument_list|,
name|TRUE
argument_list|)
condition|)
return|return;
for|for
control|(
name|insn
operator|=
name|thumb32_opcodes
init|;
name|insn
operator|->
name|assembler
condition|;
name|insn
operator|++
control|)
if|if
condition|(
operator|(
name|given
operator|&
name|insn
operator|->
name|mask
operator|)
operator|==
name|insn
operator|->
name|value
condition|)
block|{
specifier|const
name|char
modifier|*
name|c
init|=
name|insn
operator|->
name|assembler
decl_stmt|;
for|for
control|(
init|;
operator|*
name|c
condition|;
name|c
operator|++
control|)
block|{
if|if
condition|(
operator|*
name|c
operator|!=
literal|'%'
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
operator|*
name|c
argument_list|)
expr_stmt|;
continue|continue;
block|}
switch|switch
condition|(
operator|*
operator|++
name|c
condition|)
block|{
case|case
literal|'%'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%%"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'I'
case|:
block|{
name|unsigned
name|int
name|imm12
init|=
literal|0
decl_stmt|;
name|imm12
operator||=
operator|(
name|given
operator|&
literal|0x000000ffu
operator|)
expr_stmt|;
name|imm12
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|4
expr_stmt|;
name|imm12
operator||=
operator|(
name|given
operator|&
literal|0x04000000u
operator|)
operator|>>
literal|15
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u\t; 0x%x"
argument_list|,
name|imm12
argument_list|,
name|imm12
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'M'
case|:
block|{
name|unsigned
name|int
name|bits
init|=
literal|0
decl_stmt|,
name|imm
decl_stmt|,
name|imm8
decl_stmt|,
name|mod
decl_stmt|;
name|bits
operator||=
operator|(
name|given
operator|&
literal|0x000000ffu
operator|)
expr_stmt|;
name|bits
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|4
expr_stmt|;
name|bits
operator||=
operator|(
name|given
operator|&
literal|0x04000000u
operator|)
operator|>>
literal|15
expr_stmt|;
name|imm8
operator|=
operator|(
name|bits
operator|&
literal|0x0ff
operator|)
expr_stmt|;
name|mod
operator|=
operator|(
name|bits
operator|&
literal|0xf00
operator|)
operator|>>
literal|8
expr_stmt|;
switch|switch
condition|(
name|mod
condition|)
block|{
case|case
literal|0
case|:
name|imm
operator|=
name|imm8
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|imm
operator|=
operator|(
operator|(
name|imm8
operator|<<
literal|16
operator|)
operator||
name|imm8
operator|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|imm
operator|=
operator|(
operator|(
name|imm8
operator|<<
literal|24
operator|)
operator||
operator|(
name|imm8
operator|<<
literal|8
operator|)
operator|)
expr_stmt|;
break|break;
case|case
literal|3
case|:
name|imm
operator|=
operator|(
operator|(
name|imm8
operator|<<
literal|24
operator|)
operator||
operator|(
name|imm8
operator|<<
literal|16
operator|)
operator||
operator|(
name|imm8
operator|<<
literal|8
operator|)
operator||
name|imm8
operator|)
expr_stmt|;
break|break;
default|default:
name|mod
operator|=
operator|(
name|bits
operator|&
literal|0xf80
operator|)
operator|>>
literal|7
expr_stmt|;
name|imm8
operator|=
operator|(
name|bits
operator|&
literal|0x07f
operator|)
operator||
literal|0x80
expr_stmt|;
name|imm
operator|=
operator|(
operator|(
operator|(
name|imm8
operator|<<
operator|(
literal|32
operator|-
name|mod
operator|)
operator|)
operator||
operator|(
name|imm8
operator|>>
name|mod
operator|)
operator|)
operator|&
literal|0xffffffff
operator|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u\t; 0x%x"
argument_list|,
name|imm
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'J'
case|:
block|{
name|unsigned
name|int
name|imm
init|=
literal|0
decl_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x000000ffu
operator|)
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|4
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x04000000u
operator|)
operator|>>
literal|15
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x000f0000u
operator|)
operator|>>
literal|4
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u\t; 0x%x"
argument_list|,
name|imm
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'K'
case|:
block|{
name|unsigned
name|int
name|imm
init|=
literal|0
decl_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x000f0000u
operator|)
operator|>>
literal|16
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x00000ff0u
operator|)
operator|>>
literal|0
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x0000000fu
operator|)
operator|<<
literal|12
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u\t; 0x%x"
argument_list|,
name|imm
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'S'
case|:
block|{
name|unsigned
name|int
name|reg
init|=
operator|(
name|given
operator|&
literal|0x0000000fu
operator|)
decl_stmt|;
name|unsigned
name|int
name|stp
init|=
operator|(
name|given
operator|&
literal|0x00000030u
operator|)
operator|>>
literal|4
decl_stmt|;
name|unsigned
name|int
name|imm
init|=
literal|0
decl_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x000000c0u
operator|)
operator|>>
literal|6
expr_stmt|;
name|imm
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|10
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|stp
condition|)
block|{
case|case
literal|0
case|:
if|if
condition|(
name|imm
operator|>
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", lsl #%u"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
if|if
condition|(
name|imm
operator|==
literal|0
condition|)
name|imm
operator|=
literal|32
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|", lsr #%u"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
if|if
condition|(
name|imm
operator|==
literal|0
condition|)
name|imm
operator|=
literal|32
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|", asr #%u"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
break|break;
case|case
literal|3
case|:
if|if
condition|(
name|imm
operator|==
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", rrx"
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|", ror #%u"
argument_list|,
name|imm
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|'a'
case|:
block|{
name|unsigned
name|int
name|Rn
init|=
operator|(
name|given
operator|&
literal|0x000f0000
operator|)
operator|>>
literal|16
decl_stmt|;
name|unsigned
name|int
name|U
init|=
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|>>
literal|23
decl_stmt|;
name|unsigned
name|int
name|op
init|=
operator|(
name|given
operator|&
literal|0x00000f00
operator|)
operator|>>
literal|8
decl_stmt|;
name|unsigned
name|int
name|i12
init|=
operator|(
name|given
operator|&
literal|0x00000fff
operator|)
decl_stmt|;
name|unsigned
name|int
name|i8
init|=
operator|(
name|given
operator|&
literal|0x000000ff
operator|)
decl_stmt|;
name|bfd_boolean
name|writeback
init|=
name|FALSE
decl_stmt|,
name|postind
init|=
name|FALSE
decl_stmt|;
name|int
name|offset
init|=
literal|0
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
name|Rn
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|U
condition|)
comment|/* 12-bit positive immediate offset */
name|offset
operator|=
name|i12
expr_stmt|;
elseif|else
if|if
condition|(
name|Rn
operator|==
literal|15
condition|)
comment|/* 12-bit negative immediate offset */
name|offset
operator|=
operator|-
operator|(
name|int
operator|)
name|i12
expr_stmt|;
elseif|else
if|if
condition|(
name|op
operator|==
literal|0x0
condition|)
comment|/* shifted register offset */
block|{
name|unsigned
name|int
name|Rm
init|=
operator|(
name|i8
operator|&
literal|0x0f
operator|)
decl_stmt|;
name|unsigned
name|int
name|sh
init|=
operator|(
name|i8
operator|&
literal|0x30
operator|)
operator|>>
literal|4
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|", %s"
argument_list|,
name|arm_regnames
index|[
name|Rm
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|sh
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", lsl #%u"
argument_list|,
name|sh
argument_list|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
break|break;
block|}
else|else
switch|switch
condition|(
name|op
condition|)
block|{
case|case
literal|0xE
case|:
comment|/* 8-bit positive immediate offset */
name|offset
operator|=
name|i8
expr_stmt|;
break|break;
case|case
literal|0xC
case|:
comment|/* 8-bit negative immediate offset */
name|offset
operator|=
operator|-
name|i8
expr_stmt|;
break|break;
case|case
literal|0xF
case|:
comment|/* 8-bit + preindex with wb */
name|offset
operator|=
name|i8
expr_stmt|;
name|writeback
operator|=
name|TRUE
expr_stmt|;
break|break;
case|case
literal|0xD
case|:
comment|/* 8-bit - preindex with wb */
name|offset
operator|=
operator|-
name|i8
expr_stmt|;
name|writeback
operator|=
name|TRUE
expr_stmt|;
break|break;
case|case
literal|0xB
case|:
comment|/* 8-bit + postindex */
name|offset
operator|=
name|i8
expr_stmt|;
name|postind
operator|=
name|TRUE
expr_stmt|;
break|break;
case|case
literal|0x9
case|:
comment|/* 8-bit - postindex */
name|offset
operator|=
operator|-
name|i8
expr_stmt|;
name|postind
operator|=
name|TRUE
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|",<undefined>]"
argument_list|)
expr_stmt|;
goto|goto
name|skip
goto|;
block|}
if|if
condition|(
name|postind
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"], #%d"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
else|else
block|{
if|if
condition|(
name|offset
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%d"
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
name|writeback
condition|?
literal|"]!"
else|:
literal|"]"
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|Rn
operator|==
literal|15
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"\t; "
argument_list|)
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
operator|(
operator|(
name|pc
operator|+
literal|4
operator|)
operator|&
operator|~
literal|3
operator|)
operator|+
name|offset
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
block|}
name|skip
label|:
break|break;
case|case
literal|'A'
case|:
block|{
name|unsigned
name|int
name|P
init|=
operator|(
name|given
operator|&
literal|0x01000000
operator|)
operator|>>
literal|24
decl_stmt|;
name|unsigned
name|int
name|U
init|=
operator|(
name|given
operator|&
literal|0x00800000
operator|)
operator|>>
literal|23
decl_stmt|;
name|unsigned
name|int
name|W
init|=
operator|(
name|given
operator|&
literal|0x00400000
operator|)
operator|>>
literal|21
decl_stmt|;
name|unsigned
name|int
name|Rn
init|=
operator|(
name|given
operator|&
literal|0x000f0000
operator|)
operator|>>
literal|16
decl_stmt|;
name|unsigned
name|int
name|off
init|=
operator|(
name|given
operator|&
literal|0x000000ff
operator|)
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"[%s"
argument_list|,
name|arm_regnames
index|[
name|Rn
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|P
condition|)
block|{
if|if
condition|(
name|off
operator|||
operator|!
name|U
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", #%c%u"
argument_list|,
name|U
condition|?
literal|'+'
else|:
literal|'-'
argument_list|,
name|off
operator|*
literal|4
argument_list|)
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"]"
argument_list|)
expr_stmt|;
if|if
condition|(
name|W
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"!"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"], "
argument_list|)
expr_stmt|;
if|if
condition|(
name|W
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%c%u"
argument_list|,
name|U
condition|?
literal|'+'
else|:
literal|'-'
argument_list|,
name|off
operator|*
literal|4
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"{%u}"
argument_list|,
name|off
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|'w'
case|:
block|{
name|unsigned
name|int
name|Sbit
init|=
operator|(
name|given
operator|&
literal|0x01000000
operator|)
operator|>>
literal|24
decl_stmt|;
name|unsigned
name|int
name|type
init|=
operator|(
name|given
operator|&
literal|0x00600000
operator|)
operator|>>
literal|21
decl_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
literal|0
case|:
name|func
argument_list|(
name|stream
argument_list|,
name|Sbit
condition|?
literal|"sb"
else|:
literal|"b"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|func
argument_list|(
name|stream
argument_list|,
name|Sbit
condition|?
literal|"sh"
else|:
literal|"h"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
if|if
condition|(
name|Sbit
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"??"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|3
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"??"
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
break|break;
case|case
literal|'m'
case|:
block|{
name|int
name|started
init|=
literal|0
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"{"
argument_list|)
expr_stmt|;
for|for
control|(
name|reg
operator|=
literal|0
init|;
name|reg
operator|<
literal|16
condition|;
name|reg
operator|++
control|)
if|if
condition|(
operator|(
name|given
operator|&
operator|(
literal|1
operator|<<
name|reg
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|started
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|started
operator|=
literal|1
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|reg
index|]
argument_list|)
expr_stmt|;
block|}
name|func
argument_list|(
name|stream
argument_list|,
literal|"}"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'E'
case|:
block|{
name|unsigned
name|int
name|msb
init|=
operator|(
name|given
operator|&
literal|0x0000001f
operator|)
decl_stmt|;
name|unsigned
name|int
name|lsb
init|=
literal|0
decl_stmt|;
name|lsb
operator||=
operator|(
name|given
operator|&
literal|0x000000c0u
operator|)
operator|>>
literal|6
expr_stmt|;
name|lsb
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|10
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u, #%u"
argument_list|,
name|lsb
argument_list|,
name|msb
operator|-
name|lsb
operator|+
literal|1
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'F'
case|:
block|{
name|unsigned
name|int
name|width
init|=
operator|(
name|given
operator|&
literal|0x0000001f
operator|)
operator|+
literal|1
decl_stmt|;
name|unsigned
name|int
name|lsb
init|=
literal|0
decl_stmt|;
name|lsb
operator||=
operator|(
name|given
operator|&
literal|0x000000c0u
operator|)
operator|>>
literal|6
expr_stmt|;
name|lsb
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|10
expr_stmt|;
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%u, #%u"
argument_list|,
name|lsb
argument_list|,
name|width
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'b'
case|:
block|{
name|unsigned
name|int
name|S
init|=
operator|(
name|given
operator|&
literal|0x04000000u
operator|)
operator|>>
literal|26
decl_stmt|;
name|unsigned
name|int
name|J1
init|=
operator|(
name|given
operator|&
literal|0x00002000u
operator|)
operator|>>
literal|13
decl_stmt|;
name|unsigned
name|int
name|J2
init|=
operator|(
name|given
operator|&
literal|0x00000800u
operator|)
operator|>>
literal|11
decl_stmt|;
name|int
name|offset
init|=
literal|0
decl_stmt|;
name|offset
operator||=
operator|!
name|S
operator|<<
literal|20
expr_stmt|;
name|offset
operator||=
name|J2
operator|<<
literal|19
expr_stmt|;
name|offset
operator||=
name|J1
operator|<<
literal|18
expr_stmt|;
name|offset
operator||=
operator|(
name|given
operator|&
literal|0x003f0000
operator|)
operator|>>
literal|4
expr_stmt|;
name|offset
operator||=
operator|(
name|given
operator|&
literal|0x000007ff
operator|)
operator|<<
literal|1
expr_stmt|;
name|offset
operator|-=
operator|(
literal|1
operator|<<
literal|20
operator|)
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|pc
operator|+
literal|4
operator|+
name|offset
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'B'
case|:
block|{
name|unsigned
name|int
name|S
init|=
operator|(
name|given
operator|&
literal|0x04000000u
operator|)
operator|>>
literal|26
decl_stmt|;
name|unsigned
name|int
name|I1
init|=
operator|(
name|given
operator|&
literal|0x00002000u
operator|)
operator|>>
literal|13
decl_stmt|;
name|unsigned
name|int
name|I2
init|=
operator|(
name|given
operator|&
literal|0x00000800u
operator|)
operator|>>
literal|11
decl_stmt|;
name|int
name|offset
init|=
literal|0
decl_stmt|;
name|offset
operator||=
operator|!
name|S
operator|<<
literal|24
expr_stmt|;
name|offset
operator||=
operator|!
operator|(
name|I1
operator|^
name|S
operator|)
operator|<<
literal|23
expr_stmt|;
name|offset
operator||=
operator|!
operator|(
name|I2
operator|^
name|S
operator|)
operator|<<
literal|22
expr_stmt|;
name|offset
operator||=
operator|(
name|given
operator|&
literal|0x03ff0000u
operator|)
operator|>>
literal|4
expr_stmt|;
name|offset
operator||=
operator|(
name|given
operator|&
literal|0x000007ffu
operator|)
operator|<<
literal|1
expr_stmt|;
name|offset
operator|-=
operator|(
literal|1
operator|<<
literal|24
operator|)
expr_stmt|;
name|offset
operator|+=
name|pc
operator|+
literal|4
expr_stmt|;
comment|/* BLX target addresses are always word aligned.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0x00001000u
operator|)
operator|==
literal|0
condition|)
name|offset
operator|&=
operator|~
literal|2u
expr_stmt|;
name|info
operator|->
name|print_address_func
argument_list|(
name|offset
argument_list|,
name|info
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'s'
case|:
block|{
name|unsigned
name|int
name|shift
init|=
literal|0
decl_stmt|;
name|shift
operator||=
operator|(
name|given
operator|&
literal|0x000000c0u
operator|)
operator|>>
literal|6
expr_stmt|;
name|shift
operator||=
operator|(
name|given
operator|&
literal|0x00007000u
operator|)
operator|>>
literal|10
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x00200000u
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", asr #%u"
argument_list|,
name|shift
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|shift
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", lsl #%u"
argument_list|,
name|shift
argument_list|)
expr_stmt|;
comment|/* else print nothing - lsl #0 */
block|}
break|break;
case|case
literal|'R'
case|:
block|{
name|unsigned
name|int
name|rot
init|=
operator|(
name|given
operator|&
literal|0x00000030
operator|)
operator|>>
literal|4
decl_stmt|;
if|if
condition|(
name|rot
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|", ror #%u"
argument_list|,
name|rot
operator|*
literal|8
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'U'
case|:
switch|switch
condition|(
name|given
operator|&
literal|0xf
condition|)
block|{
case|case
literal|0xf
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"sy"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"un"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0xe
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"st"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"unst"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|func
argument_list|(
name|stream
argument_list|,
literal|"#%d"
argument_list|,
operator|(
name|int
operator|)
name|given
operator|&
literal|0xf
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
case|case
literal|'C'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0xff
operator|)
operator|==
literal|0
condition|)
block|{
name|func
argument_list|(
name|stream
argument_list|,
literal|"%cPSR_"
argument_list|,
operator|(
name|given
operator|&
literal|0x100000
operator|)
condition|?
literal|'S'
else|:
literal|'C'
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x800
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"f"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x400
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"s"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x200
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"x"
argument_list|)
expr_stmt|;
if|if
condition|(
name|given
operator|&
literal|0x100
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"c"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|func
argument_list|(
name|stream
argument_list|,
name|psr_name
argument_list|(
name|given
operator|&
literal|0xff
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|'D'
case|:
if|if
condition|(
operator|(
name|given
operator|&
literal|0xff
operator|)
operator|==
literal|0
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%cPSR"
argument_list|,
operator|(
name|given
operator|&
literal|0x100000
operator|)
condition|?
literal|'S'
else|:
literal|'C'
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
name|psr_name
argument_list|(
name|given
operator|&
literal|0xff
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'0'
case|:
case|case
literal|'1'
case|:
case|case
literal|'2'
case|:
case|case
literal|'3'
case|:
case|case
literal|'4'
case|:
case|case
literal|'5'
case|:
case|case
literal|'6'
case|:
case|case
literal|'7'
case|:
case|case
literal|'8'
case|:
case|case
literal|'9'
case|:
block|{
name|int
name|bitstart
init|=
operator|*
name|c
operator|++
operator|-
literal|'0'
decl_stmt|;
name|int
name|bitend
init|=
literal|0
decl_stmt|;
name|unsigned
name|int
name|val
decl_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitstart
operator|=
operator|(
name|bitstart
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
if|if
condition|(
operator|*
name|c
operator|==
literal|'-'
condition|)
block|{
name|c
operator|++
expr_stmt|;
while|while
condition|(
operator|*
name|c
operator|>=
literal|'0'
operator|&&
operator|*
name|c
operator|<=
literal|'9'
condition|)
name|bitend
operator|=
operator|(
name|bitend
operator|*
literal|10
operator|)
operator|+
operator|*
name|c
operator|++
operator|-
literal|'0'
expr_stmt|;
if|if
condition|(
operator|!
name|bitend
condition|)
name|abort
argument_list|()
expr_stmt|;
name|val
operator|=
name|given
operator|>>
name|bitstart
expr_stmt|;
name|val
operator|&=
operator|(
literal|2
operator|<<
operator|(
name|bitend
operator|-
name|bitstart
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
block|}
else|else
name|val
operator|=
operator|(
name|given
operator|>>
name|bitstart
operator|)
operator|&
literal|1
expr_stmt|;
switch|switch
condition|(
operator|*
name|c
condition|)
block|{
case|case
literal|'d'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%u"
argument_list|,
name|val
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'W'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%u"
argument_list|,
name|val
operator|*
literal|4
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'r'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_regnames
index|[
name|val
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'c'
case|:
if|if
condition|(
name|val
operator|==
literal|0xE
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"al"
argument_list|)
expr_stmt|;
else|else
name|func
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|arm_conditional
index|[
name|val
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|'\''
case|:
if|if
condition|(
name|val
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
name|c
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|c
operator|++
expr_stmt|;
break|break;
case|case
literal|'`'
case|:
if|if
condition|(
operator|!
name|val
condition|)
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
name|c
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|c
operator|++
expr_stmt|;
break|break;
case|case
literal|'?'
case|:
name|func
argument_list|(
name|stream
argument_list|,
literal|"%c"
argument_list|,
name|val
condition|?
name|c
index|[
literal|1
index|]
else|:
name|c
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
name|c
operator|+=
literal|2
expr_stmt|;
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
return|return;
block|}
comment|/* No match.  */
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Disallow mapping symbols ($a, $b, $d, $t etc) from    being displayed in symbol relative addresses.  */
end_comment

begin_function
name|bfd_boolean
name|arm_symbol_is_valid
parameter_list|(
name|asymbol
modifier|*
name|sym
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
if|if
condition|(
name|sym
operator|==
name|NULL
condition|)
return|return
name|FALSE
return|;
name|name
operator|=
name|bfd_asymbol_name
argument_list|(
name|sym
argument_list|)
expr_stmt|;
return|return
operator|(
name|name
operator|&&
operator|*
name|name
operator|!=
literal|'$'
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Parse an individual disassembler option.  */
end_comment

begin_function
name|void
name|parse_arm_disassembler_option
parameter_list|(
name|char
modifier|*
name|option
parameter_list|)
block|{
if|if
condition|(
name|option
operator|==
name|NULL
condition|)
return|return;
if|if
condition|(
name|strneq
argument_list|(
name|option
argument_list|,
literal|"reg-names-"
argument_list|,
literal|10
argument_list|)
condition|)
block|{
name|int
name|i
decl_stmt|;
name|option
operator|+=
literal|10
expr_stmt|;
for|for
control|(
name|i
operator|=
name|NUM_ARM_REGNAMES
init|;
name|i
operator|--
condition|;
control|)
if|if
condition|(
name|strneq
argument_list|(
name|option
argument_list|,
name|regnames
index|[
name|i
index|]
operator|.
name|name
argument_list|,
name|strlen
argument_list|(
name|regnames
index|[
name|i
index|]
operator|.
name|name
argument_list|)
argument_list|)
condition|)
block|{
name|regname_selected
operator|=
name|i
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|i
operator|<
literal|0
condition|)
comment|/* XXX - should break 'option' at following delimiter.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
name|_
argument_list|(
literal|"Unrecognised register name set: %s\n"
argument_list|)
argument_list|,
name|option
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|strneq
argument_list|(
name|option
argument_list|,
literal|"force-thumb"
argument_list|,
literal|11
argument_list|)
condition|)
name|force_thumb
operator|=
literal|1
expr_stmt|;
elseif|else
if|if
condition|(
name|strneq
argument_list|(
name|option
argument_list|,
literal|"no-force-thumb"
argument_list|,
literal|14
argument_list|)
condition|)
name|force_thumb
operator|=
literal|0
expr_stmt|;
else|else
comment|/* XXX - should break 'option' at following delimiter.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
name|_
argument_list|(
literal|"Unrecognised disassembler option: %s\n"
argument_list|)
argument_list|,
name|option
argument_list|)
expr_stmt|;
return|return;
block|}
end_function

begin_comment
comment|/* Parse the string of disassembler options, spliting it at whitespaces    or commas.  (Whitespace separators supported for backwards compatibility).  */
end_comment

begin_function
specifier|static
name|void
name|parse_disassembler_options
parameter_list|(
name|char
modifier|*
name|options
parameter_list|)
block|{
if|if
condition|(
name|options
operator|==
name|NULL
condition|)
return|return;
while|while
condition|(
operator|*
name|options
condition|)
block|{
name|parse_arm_disassembler_option
argument_list|(
name|options
argument_list|)
expr_stmt|;
comment|/* Skip forward to next seperator.  */
while|while
condition|(
operator|(
operator|*
name|options
operator|)
operator|&&
operator|(
operator|!
name|ISSPACE
argument_list|(
operator|*
name|options
argument_list|)
operator|)
operator|&&
operator|(
operator|*
name|options
operator|!=
literal|','
operator|)
condition|)
operator|++
name|options
expr_stmt|;
comment|/* Skip forward past seperators.  */
while|while
condition|(
name|ISSPACE
argument_list|(
operator|*
name|options
argument_list|)
operator|||
operator|(
operator|*
name|options
operator|==
literal|','
operator|)
condition|)
operator|++
name|options
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* NOTE: There are no checks in these routines that    the relevant number of data bytes exist.  */
end_comment

begin_function
specifier|static
name|int
name|print_insn
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|bfd_boolean
name|little
parameter_list|)
block|{
name|unsigned
name|char
name|b
index|[
literal|4
index|]
decl_stmt|;
name|long
name|given
decl_stmt|;
name|int
name|status
decl_stmt|;
name|int
name|is_thumb
decl_stmt|;
name|int
name|size
decl_stmt|;
name|void
function_decl|(
modifier|*
name|printer
function_decl|)
parameter_list|(
name|bfd_vma
parameter_list|,
name|struct
name|disassemble_info
modifier|*
parameter_list|,
name|long
parameter_list|)
function_decl|;
if|if
condition|(
name|info
operator|->
name|disassembler_options
condition|)
block|{
name|parse_disassembler_options
argument_list|(
name|info
operator|->
name|disassembler_options
argument_list|)
expr_stmt|;
comment|/* To avoid repeated parsing of these options, we remove them here.  */
name|info
operator|->
name|disassembler_options
operator|=
name|NULL
expr_stmt|;
block|}
name|is_thumb
operator|=
name|force_thumb
expr_stmt|;
if|if
condition|(
operator|!
name|is_thumb
operator|&&
name|info
operator|->
name|symbols
operator|!=
name|NULL
condition|)
block|{
if|if
condition|(
name|bfd_asymbol_flavour
argument_list|(
operator|*
name|info
operator|->
name|symbols
argument_list|)
operator|==
name|bfd_target_coff_flavour
condition|)
block|{
name|coff_symbol_type
modifier|*
name|cs
decl_stmt|;
name|cs
operator|=
name|coffsymbol
argument_list|(
operator|*
name|info
operator|->
name|symbols
argument_list|)
expr_stmt|;
name|is_thumb
operator|=
operator|(
name|cs
operator|->
name|native
operator|->
name|u
operator|.
name|syment
operator|.
name|n_sclass
operator|==
name|C_THUMBEXT
operator|||
name|cs
operator|->
name|native
operator|->
name|u
operator|.
name|syment
operator|.
name|n_sclass
operator|==
name|C_THUMBSTAT
operator|||
name|cs
operator|->
name|native
operator|->
name|u
operator|.
name|syment
operator|.
name|n_sclass
operator|==
name|C_THUMBLABEL
operator|||
name|cs
operator|->
name|native
operator|->
name|u
operator|.
name|syment
operator|.
name|n_sclass
operator|==
name|C_THUMBEXTFUNC
operator|||
name|cs
operator|->
name|native
operator|->
name|u
operator|.
name|syment
operator|.
name|n_sclass
operator|==
name|C_THUMBSTATFUNC
operator|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|bfd_asymbol_flavour
argument_list|(
operator|*
name|info
operator|->
name|symbols
argument_list|)
operator|==
name|bfd_target_elf_flavour
condition|)
block|{
name|elf_symbol_type
modifier|*
name|es
decl_stmt|;
name|unsigned
name|int
name|type
decl_stmt|;
name|es
operator|=
operator|*
operator|(
name|elf_symbol_type
operator|*
operator|*
operator|)
operator|(
name|info
operator|->
name|symbols
operator|)
expr_stmt|;
name|type
operator|=
name|ELF_ST_TYPE
argument_list|(
name|es
operator|->
name|internal_elf_sym
operator|.
name|st_info
argument_list|)
expr_stmt|;
name|is_thumb
operator|=
operator|(
name|type
operator|==
name|STT_ARM_TFUNC
operator|)
operator|||
operator|(
name|type
operator|==
name|STT_ARM_16BIT
operator|)
expr_stmt|;
block|}
block|}
name|info
operator|->
name|display_endian
operator|=
name|little
condition|?
name|BFD_ENDIAN_LITTLE
else|:
name|BFD_ENDIAN_BIG
expr_stmt|;
name|info
operator|->
name|bytes_per_line
operator|=
literal|4
expr_stmt|;
if|if
condition|(
operator|!
name|is_thumb
condition|)
block|{
comment|/* In ARM mode endianness is a straightforward issue: the instruction 	 is four bytes long and is either ordered 0123 or 3210.  */
name|printer
operator|=
name|print_insn_arm
expr_stmt|;
name|info
operator|->
name|bytes_per_chunk
operator|=
literal|4
expr_stmt|;
name|size
operator|=
literal|4
expr_stmt|;
name|status
operator|=
name|info
operator|->
name|read_memory_func
argument_list|(
name|pc
argument_list|,
operator|(
name|bfd_byte
operator|*
operator|)
name|b
argument_list|,
literal|4
argument_list|,
name|info
argument_list|)
expr_stmt|;
if|if
condition|(
name|little
condition|)
name|given
operator|=
operator|(
name|b
index|[
literal|0
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|1
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|b
index|[
literal|2
index|]
operator|<<
literal|16
operator|)
operator||
operator|(
name|b
index|[
literal|3
index|]
operator|<<
literal|24
operator|)
expr_stmt|;
else|else
name|given
operator|=
operator|(
name|b
index|[
literal|3
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|2
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|b
index|[
literal|1
index|]
operator|<<
literal|16
operator|)
operator||
operator|(
name|b
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
expr_stmt|;
block|}
else|else
block|{
comment|/* In Thumb mode we have the additional wrinkle of two 	 instruction lengths.  Fortunately, the bits that determine 	 the length of the current instruction are always to be found 	 in the first two bytes.  */
name|printer
operator|=
name|print_insn_thumb16
expr_stmt|;
name|info
operator|->
name|bytes_per_chunk
operator|=
literal|2
expr_stmt|;
name|size
operator|=
literal|2
expr_stmt|;
name|status
operator|=
name|info
operator|->
name|read_memory_func
argument_list|(
name|pc
argument_list|,
operator|(
name|bfd_byte
operator|*
operator|)
name|b
argument_list|,
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
if|if
condition|(
name|little
condition|)
name|given
operator|=
operator|(
name|b
index|[
literal|0
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|1
index|]
operator|<<
literal|8
operator|)
expr_stmt|;
else|else
name|given
operator|=
operator|(
name|b
index|[
literal|1
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|0
index|]
operator|<<
literal|8
operator|)
expr_stmt|;
if|if
condition|(
operator|!
name|status
condition|)
block|{
comment|/* These bit patterns signal a four-byte Thumb 	     instruction.  */
if|if
condition|(
operator|(
name|given
operator|&
literal|0xF800
operator|)
operator|==
literal|0xF800
operator|||
operator|(
name|given
operator|&
literal|0xF800
operator|)
operator|==
literal|0xF000
operator|||
operator|(
name|given
operator|&
literal|0xF800
operator|)
operator|==
literal|0xE800
condition|)
block|{
name|status
operator|=
name|info
operator|->
name|read_memory_func
argument_list|(
name|pc
operator|+
literal|2
argument_list|,
operator|(
name|bfd_byte
operator|*
operator|)
name|b
argument_list|,
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
if|if
condition|(
name|little
condition|)
name|given
operator|=
operator|(
name|b
index|[
literal|0
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|1
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|given
operator|<<
literal|16
operator|)
expr_stmt|;
else|else
name|given
operator|=
operator|(
name|b
index|[
literal|1
index|]
operator|)
operator||
operator|(
name|b
index|[
literal|0
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|given
operator|<<
literal|16
operator|)
expr_stmt|;
name|printer
operator|=
name|print_insn_thumb32
expr_stmt|;
name|size
operator|=
literal|4
expr_stmt|;
block|}
block|}
block|}
if|if
condition|(
name|status
condition|)
block|{
name|info
operator|->
name|memory_error_func
argument_list|(
name|status
argument_list|,
name|pc
argument_list|,
name|info
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
if|if
condition|(
name|info
operator|->
name|flags
operator|&
name|INSN_HAS_RELOC
condition|)
comment|/* If the instruction has a reloc associated with it, then        the offset field in the instruction will actually be the        addend for the reloc.  (We are using REL type relocs).        In such cases, we can ignore the pc when computing        addresses, since the addend is not currently pc-relative.  */
name|pc
operator|=
literal|0
expr_stmt|;
name|printer
argument_list|(
name|pc
argument_list|,
name|info
argument_list|,
name|given
argument_list|)
expr_stmt|;
return|return
name|size
return|;
block|}
end_function

begin_function
name|int
name|print_insn_big_arm
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|)
block|{
return|return
name|print_insn
argument_list|(
name|pc
argument_list|,
name|info
argument_list|,
name|FALSE
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|print_insn_little_arm
parameter_list|(
name|bfd_vma
name|pc
parameter_list|,
name|struct
name|disassemble_info
modifier|*
name|info
parameter_list|)
block|{
return|return
name|print_insn
argument_list|(
name|pc
argument_list|,
name|info
argument_list|,
name|TRUE
argument_list|)
return|;
block|}
end_function

begin_function
name|void
name|print_arm_disassembler_options
parameter_list|(
name|FILE
modifier|*
name|stream
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
name|_
argument_list|(
literal|"\n\ The following ARM specific disassembler options are supported for use with\n\ the -M switch:\n"
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|NUM_ARM_REGNAMES
init|;
name|i
operator|--
condition|;
control|)
name|fprintf
argument_list|(
name|stream
argument_list|,
literal|"  reg-names-%s %*c%s\n"
argument_list|,
name|regnames
index|[
name|i
index|]
operator|.
name|name
argument_list|,
call|(
name|int
call|)
argument_list|(
literal|14
operator|-
name|strlen
argument_list|(
name|regnames
index|[
name|i
index|]
operator|.
name|name
argument_list|)
argument_list|)
argument_list|,
literal|' '
argument_list|,
name|regnames
index|[
name|i
index|]
operator|.
name|description
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
literal|"  force-thumb              Assume all insns are Thumb insns\n"
argument_list|)
expr_stmt|;
name|fprintf
argument_list|(
name|stream
argument_list|,
literal|"  no-force-thumb           Examine preceeding label to determine an insn's type\n\n"
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

