/* Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* blackbox =  1  *)
(* abc9_lut = 32'd10 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.1-303.10" *)
module \$__ABC9_LUT7 (O, I0, I1, I2, I3, I4, I5, I6);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.39-290.41" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.43-290.45" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.47-290.49" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.51-290.53" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.55-290.57" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.59-290.61" *)
  input I5;
  wire I5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.63-290.65" *)
  input I6;
  wire I6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.30-290.31" *)
  output O;
  wire O;
  specify
    (I0 => O) = (1039:1039:1039, 1039:1039:1039);
  endspecify
  specify
    (I1 => O) = (1028:1028:1028, 1028:1028:1028);
  endspecify
  specify
    (I2 => O) = (869:869:869, 869:869:869);
  endspecify
  specify
    (I3 => O) = (804:804:804, 804:804:804);
  endspecify
  specify
    (I4 => O) = (635:635:635, 635:635:635);
  endspecify
  specify
    (I5 => O) = (524:524:524, 524:524:524);
  endspecify
  specify
    (I6 => O) = (470:470:470, 470:470:470);
  endspecify
endmodule

(* blackbox =  1  *)
(* abc9_lut = 32'd20 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.1-322.10" *)
module \$__ABC9_LUT8 (O, I0, I1, I2, I3, I4, I5, I6, I7);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.39-308.41" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.43-308.45" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.47-308.49" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.51-308.53" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.55-308.57" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.59-308.61" *)
  input I5;
  wire I5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.63-308.65" *)
  input I6;
  wire I6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.67-308.69" *)
  input I7;
  wire I7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.30-308.31" *)
  output O;
  wire O;
  specify
    (I0 => O) = (1161:1161:1161, 1161:1161:1161);
  endspecify
  specify
    (I1 => O) = (1150:1150:1150, 1150:1150:1150);
  endspecify
  specify
    (I2 => O) = (991:991:991, 991:991:991);
  endspecify
  specify
    (I3 => O) = (926:926:926, 926:926:926);
  endspecify
  specify
    (I4 => O) = (757:757:757, 757:757:757);
  endspecify
  specify
    (I5 => O) = (646:646:646, 646:646:646);
  endspecify
  specify
    (I6 => O) = (592:592:592, 592:592:592);
  endspecify
  specify
    (I7 => O) = (465:465:465, 465:465:465);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:995.1-1003.10" *)
module AND2B1L(O, DI, SRI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:997.9-997.11" *)
  input DI;
  wire DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:996.10-996.11" *)
  output O;
  wire O;
  (* invertible_pin = "IS_SRI_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:999.9-999.12" *)
  input SRI;
  wire SRI;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7066.1-7148.10" *)
module BITSLICE_CONTROL(CLK_TO_EXT_NORTH, CLK_TO_EXT_SOUTH, DLY_RDY, DYN_DCI, NCLK_NIBBLE_OUT, PCLK_NIBBLE_OUT, RIU_RD_DATA, RIU_VALID, RX_BIT_CTRL_OUT0, RX_BIT_CTRL_OUT1, RX_BIT_CTRL_OUT2, RX_BIT_CTRL_OUT3, RX_BIT_CTRL_OUT4, RX_BIT_CTRL_OUT5, RX_BIT_CTRL_OUT6, TX_BIT_CTRL_OUT0, TX_BIT_CTRL_OUT1, TX_BIT_CTRL_OUT2, TX_BIT_CTRL_OUT3, TX_BIT_CTRL_OUT4, TX_BIT_CTRL_OUT5
, TX_BIT_CTRL_OUT6, TX_BIT_CTRL_OUT_TRI, VTC_RDY, CLK_FROM_EXT, EN_VTC, NCLK_NIBBLE_IN, PCLK_NIBBLE_IN, PHY_RDCS0, PHY_RDCS1, PHY_RDEN, PHY_WRCS0, PHY_WRCS1, PLL_CLK, REFCLK, RIU_ADDR, RIU_CLK, RIU_NIBBLE_SEL, RIU_WR_DATA, RIU_WR_EN, RST, RX_BIT_CTRL_IN0
, RX_BIT_CTRL_IN1, RX_BIT_CTRL_IN2, RX_BIT_CTRL_IN3, RX_BIT_CTRL_IN4, RX_BIT_CTRL_IN5, RX_BIT_CTRL_IN6, TBYTE_IN, TX_BIT_CTRL_IN0, TX_BIT_CTRL_IN1, TX_BIT_CTRL_IN2, TX_BIT_CTRL_IN3, TX_BIT_CTRL_IN4, TX_BIT_CTRL_IN5, TX_BIT_CTRL_IN6, TX_BIT_CTRL_IN_TRI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7115.11-7115.23" *)
  input CLK_FROM_EXT;
  wire CLK_FROM_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7091.12-7091.28" *)
  output CLK_TO_EXT_NORTH;
  wire CLK_TO_EXT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7092.12-7092.28" *)
  output CLK_TO_EXT_SOUTH;
  wire CLK_TO_EXT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7093.12-7093.19" *)
  output DLY_RDY;
  wire DLY_RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7094.18-7094.25" *)
  output [6:0] DYN_DCI;
  wire [6:0] DYN_DCI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7116.11-7116.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7117.11-7117.25" *)
  input NCLK_NIBBLE_IN;
  wire NCLK_NIBBLE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7095.12-7095.27" *)
  output NCLK_NIBBLE_OUT;
  wire NCLK_NIBBLE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7118.11-7118.25" *)
  input PCLK_NIBBLE_IN;
  wire PCLK_NIBBLE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7096.12-7096.27" *)
  output PCLK_NIBBLE_OUT;
  wire PCLK_NIBBLE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7119.17-7119.26" *)
  input [3:0] PHY_RDCS0;
  wire [3:0] PHY_RDCS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7120.17-7120.26" *)
  input [3:0] PHY_RDCS1;
  wire [3:0] PHY_RDCS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7121.17-7121.25" *)
  input [3:0] PHY_RDEN;
  wire [3:0] PHY_RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7122.17-7122.26" *)
  input [3:0] PHY_WRCS0;
  wire [3:0] PHY_WRCS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7123.17-7123.26" *)
  input [3:0] PHY_WRCS1;
  wire [3:0] PHY_WRCS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7124.11-7124.18" *)
  input PLL_CLK;
  wire PLL_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7125.11-7125.17" *)
  input REFCLK;
  wire REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7126.17-7126.25" *)
  input [5:0] RIU_ADDR;
  wire [5:0] RIU_ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7127.11-7127.18" *)
  input RIU_CLK;
  wire RIU_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7128.11-7128.25" *)
  input RIU_NIBBLE_SEL;
  wire RIU_NIBBLE_SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7097.19-7097.30" *)
  output [15:0] RIU_RD_DATA;
  wire [15:0] RIU_RD_DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7098.12-7098.21" *)
  output RIU_VALID;
  wire RIU_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7129.18-7129.29" *)
  input [15:0] RIU_WR_DATA;
  wire [15:0] RIU_WR_DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7130.11-7130.20" *)
  input RIU_WR_EN;
  wire RIU_WR_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7131.11-7131.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7132.18-7132.33" *)
  input [39:0] RX_BIT_CTRL_IN0;
  wire [39:0] RX_BIT_CTRL_IN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7133.18-7133.33" *)
  input [39:0] RX_BIT_CTRL_IN1;
  wire [39:0] RX_BIT_CTRL_IN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7134.18-7134.33" *)
  input [39:0] RX_BIT_CTRL_IN2;
  wire [39:0] RX_BIT_CTRL_IN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7135.18-7135.33" *)
  input [39:0] RX_BIT_CTRL_IN3;
  wire [39:0] RX_BIT_CTRL_IN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7136.18-7136.33" *)
  input [39:0] RX_BIT_CTRL_IN4;
  wire [39:0] RX_BIT_CTRL_IN4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7137.18-7137.33" *)
  input [39:0] RX_BIT_CTRL_IN5;
  wire [39:0] RX_BIT_CTRL_IN5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7138.18-7138.33" *)
  input [39:0] RX_BIT_CTRL_IN6;
  wire [39:0] RX_BIT_CTRL_IN6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7099.19-7099.35" *)
  output [39:0] RX_BIT_CTRL_OUT0;
  wire [39:0] RX_BIT_CTRL_OUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7100.19-7100.35" *)
  output [39:0] RX_BIT_CTRL_OUT1;
  wire [39:0] RX_BIT_CTRL_OUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7101.19-7101.35" *)
  output [39:0] RX_BIT_CTRL_OUT2;
  wire [39:0] RX_BIT_CTRL_OUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7102.19-7102.35" *)
  output [39:0] RX_BIT_CTRL_OUT3;
  wire [39:0] RX_BIT_CTRL_OUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7103.19-7103.35" *)
  output [39:0] RX_BIT_CTRL_OUT4;
  wire [39:0] RX_BIT_CTRL_OUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7104.19-7104.35" *)
  output [39:0] RX_BIT_CTRL_OUT5;
  wire [39:0] RX_BIT_CTRL_OUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7105.19-7105.35" *)
  output [39:0] RX_BIT_CTRL_OUT6;
  wire [39:0] RX_BIT_CTRL_OUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7139.17-7139.25" *)
  input [3:0] TBYTE_IN;
  wire [3:0] TBYTE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7140.18-7140.33" *)
  input [39:0] TX_BIT_CTRL_IN0;
  wire [39:0] TX_BIT_CTRL_IN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7141.18-7141.33" *)
  input [39:0] TX_BIT_CTRL_IN1;
  wire [39:0] TX_BIT_CTRL_IN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7142.18-7142.33" *)
  input [39:0] TX_BIT_CTRL_IN2;
  wire [39:0] TX_BIT_CTRL_IN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7143.18-7143.33" *)
  input [39:0] TX_BIT_CTRL_IN3;
  wire [39:0] TX_BIT_CTRL_IN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7144.18-7144.33" *)
  input [39:0] TX_BIT_CTRL_IN4;
  wire [39:0] TX_BIT_CTRL_IN4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7145.18-7145.33" *)
  input [39:0] TX_BIT_CTRL_IN5;
  wire [39:0] TX_BIT_CTRL_IN5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7146.18-7146.33" *)
  input [39:0] TX_BIT_CTRL_IN6;
  wire [39:0] TX_BIT_CTRL_IN6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7147.18-7147.36" *)
  input [39:0] TX_BIT_CTRL_IN_TRI;
  wire [39:0] TX_BIT_CTRL_IN_TRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7106.19-7106.35" *)
  output [39:0] TX_BIT_CTRL_OUT0;
  wire [39:0] TX_BIT_CTRL_OUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7107.19-7107.35" *)
  output [39:0] TX_BIT_CTRL_OUT1;
  wire [39:0] TX_BIT_CTRL_OUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7108.19-7108.35" *)
  output [39:0] TX_BIT_CTRL_OUT2;
  wire [39:0] TX_BIT_CTRL_OUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7109.19-7109.35" *)
  output [39:0] TX_BIT_CTRL_OUT3;
  wire [39:0] TX_BIT_CTRL_OUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7110.19-7110.35" *)
  output [39:0] TX_BIT_CTRL_OUT4;
  wire [39:0] TX_BIT_CTRL_OUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7111.19-7111.35" *)
  output [39:0] TX_BIT_CTRL_OUT5;
  wire [39:0] TX_BIT_CTRL_OUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7112.19-7112.35" *)
  output [39:0] TX_BIT_CTRL_OUT6;
  wire [39:0] TX_BIT_CTRL_OUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7113.19-7113.38" *)
  output [39:0] TX_BIT_CTRL_OUT_TRI;
  wire [39:0] TX_BIT_CTRL_OUT_TRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7114.12-7114.19" *)
  output VTC_RDY;
  wire VTC_RDY;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9833.1-9847.10" *)
module BSCANE2(CAPTURE, DRCK, RESET, RUNTEST, SEL, SHIFT, TCK, TDI, TMS, UPDATE, TDO);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9836.12-9836.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9837.12-9837.16" *)
  output DRCK;
  wire DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9838.12-9838.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9839.12-9839.19" *)
  output RUNTEST;
  wire RUNTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9840.12-9840.15" *)
  output SEL;
  wire SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9841.12-9841.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9842.12-9842.15" *)
  output TCK;
  wire TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9843.12-9843.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9846.11-9846.14" *)
  input TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9844.12-9844.15" *)
  output TMS;
  wire TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9845.12-9845.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9742.1-9754.10" *)
module BSCAN_SPARTAN3(CAPTURE, DRCK1, DRCK2, RESET, SEL1, SEL2, SHIFT, TDI, UPDATE, TDO1, TDO2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9743.12-9743.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9744.12-9744.17" *)
  output DRCK1;
  wire DRCK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9745.12-9745.17" *)
  output DRCK2;
  wire DRCK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9746.12-9746.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9747.12-9747.16" *)
  output SEL1;
  wire SEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9748.12-9748.16" *)
  output SEL2;
  wire SEL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9749.12-9749.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9750.12-9750.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9752.11-9752.15" *)
  input TDO1;
  wire TDO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9753.11-9753.15" *)
  input TDO2;
  wire TDO2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9751.12-9751.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9757.1-9771.10" *)
module BSCAN_SPARTAN3A(CAPTURE, DRCK1, DRCK2, RESET, SEL1, SEL2, SHIFT, TCK, TDI, TMS, UPDATE, TDO1, TDO2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9758.12-9758.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9759.12-9759.17" *)
  output DRCK1;
  wire DRCK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9760.12-9760.17" *)
  output DRCK2;
  wire DRCK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9761.12-9761.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9762.12-9762.16" *)
  output SEL1;
  wire SEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9763.12-9763.16" *)
  output SEL2;
  wire SEL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9764.12-9764.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9765.12-9765.15" *)
  output TCK;
  wire TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9766.12-9766.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9769.11-9769.15" *)
  input TDO1;
  wire TDO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9770.11-9770.15" *)
  input TDO2;
  wire TDO2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9767.12-9767.15" *)
  output TMS;
  wire TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9768.12-9768.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9774.1-9787.10" *)
module BSCAN_SPARTAN6(CAPTURE, DRCK, RESET, RUNTEST, SEL, SHIFT, TCK, TDI, TMS, UPDATE, TDO);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9776.12-9776.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9777.12-9777.16" *)
  output DRCK;
  wire DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9778.12-9778.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9779.12-9779.19" *)
  output RUNTEST;
  wire RUNTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9780.12-9780.15" *)
  output SEL;
  wire SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9781.12-9781.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9782.12-9782.15" *)
  output TCK;
  wire TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9783.12-9783.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9786.11-9786.14" *)
  input TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9784.12-9784.15" *)
  output TMS;
  wire TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9785.12-9785.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9790.1-9800.10" *)
module BSCAN_VIRTEX4(CAPTURE, DRCK, RESET, SEL, SHIFT, TDI, UPDATE, TDO);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9792.12-9792.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9793.12-9793.16" *)
  output DRCK;
  wire DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9794.12-9794.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9795.12-9795.15" *)
  output SEL;
  wire SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9796.12-9796.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9797.12-9797.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9799.11-9799.14" *)
  input TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9798.12-9798.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9803.1-9813.10" *)
module BSCAN_VIRTEX5(CAPTURE, DRCK, RESET, SEL, SHIFT, TDI, UPDATE, TDO);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9805.12-9805.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9806.12-9806.16" *)
  output DRCK;
  wire DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9807.12-9807.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9808.12-9808.15" *)
  output SEL;
  wire SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9809.12-9809.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9810.12-9810.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9812.11-9812.14" *)
  input TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9811.12-9811.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9816.1-9830.10" *)
module BSCAN_VIRTEX6(CAPTURE, DRCK, RESET, RUNTEST, SEL, SHIFT, TCK, TDI, TMS, UPDATE, TDO);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9819.12-9819.19" *)
  output CAPTURE;
  wire CAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9820.12-9820.16" *)
  output DRCK;
  wire DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9821.12-9821.17" *)
  output RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9822.12-9822.19" *)
  output RUNTEST;
  wire RUNTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9823.12-9823.15" *)
  output SEL;
  wire SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9824.12-9824.17" *)
  output SHIFT;
  wire SHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9825.12-9825.15" *)
  output TCK;
  wire TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9826.12-9826.15" *)
  output TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9829.11-9829.14" *)
  input TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9827.12-9827.15" *)
  output TMS;
  wire TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9828.12-9828.18" *)
  output UPDATE;
  wire UPDATE;
endmodule

(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:103.1-112.10" *)
module BUFG(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:106.11-106.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:105.12-105.13" *)
  output O;
  wire O;
  specify
    (I => O) = (96:96:96, 96:96:96);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7967.1-7979.10" *)
module BUFGCE(O, CE, I);
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7976.11-7976.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_I_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7978.11-7978.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7974.12-7974.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7981.1-7986.10" *)
module BUFGCE_1(O, CE, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7984.11-7984.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7985.11-7985.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7983.12-7983.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8051.1-8068.10" *)
module BUFGCE_DIV(O, CE, CLR, I);
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8063.11-8063.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8065.11-8065.14" *)
  input CLR;
  wire CLR;
  (* invertible_pin = "IS_I_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8067.11-8067.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8061.12-8061.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:114.1-148.10" *)
module BUFGCTRL(O, I0, I1, S0, S1, CE0, CE1, IGNORE0, IGNORE1);
  (* invertible_pin = "IS_CE0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:123.11-123.14" *)
  input CE0;
  wire CE0;
  (* invertible_pin = "IS_CE1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:125.11-125.14" *)
  input CE1;
  wire CE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:117.11-117.13" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:117.21-117.23" *)
  input I1;
  wire I1;
  (* invertible_pin = "IS_IGNORE0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:127.11-127.18" *)
  input IGNORE0;
  wire IGNORE0;
  (* invertible_pin = "IS_IGNORE1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:129.11-129.18" *)
  input IGNORE1;
  wire IGNORE1;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:116.12-116.13" *)
  output O;
  wire O;
  (* invertible_pin = "IS_S0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:119.11-119.13" *)
  input S0;
  wire S0;
  (* invertible_pin = "IS_S1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:121.11-121.13" *)
  input S1;
  wire S1;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7988.1-7995.10" *)
module BUFGMUX(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7992.11-7992.13" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7993.11-7993.13" *)
  input I1;
  wire I1;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7991.12-7991.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7994.11-7994.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7997.1-8004.10" *)
module BUFGMUX_1(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8001.11-8001.13" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8002.11-8002.13" *)
  input I1;
  wire I1;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8000.12-8000.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8003.11-8003.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8006.1-8012.10" *)
module BUFGMUX_CTRL(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8009.11-8009.13" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8010.11-8010.13" *)
  input I1;
  wire I1;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8008.12-8008.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8011.11-8011.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8014.1-8020.10" *)
module BUFGMUX_VIRTEX4(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8017.11-8017.13" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8018.11-8018.13" *)
  input I1;
  wire I1;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8016.12-8016.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8019.11-8019.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8022.1-8033.10" *)
module BUFG_GT(O, CE, CEMASK, CLR, CLRMASK, DIV, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8027.11-8027.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8028.11-8028.17" *)
  input CEMASK;
  wire CEMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8029.11-8029.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8030.11-8030.18" *)
  input CLRMASK;
  wire CLRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8031.17-8031.20" *)
  input [2:0] DIV;
  wire [2:0] DIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8032.11-8032.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8026.12-8026.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8035.1-8041.10" *)
module BUFG_GT_SYNC(CESYNC, CLRSYNC, CE, CLK, CLR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8038.11-8038.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8036.12-8036.18" *)
  output CESYNC;
  wire CESYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8039.11-8039.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8040.11-8040.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8037.12-8037.19" *)
  output CLRSYNC;
  wire CLRSYNC;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8043.1-8049.10" *)
module BUFG_PS(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8048.11-8048.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8047.12-8047.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8070.1-8074.10" *)
module BUFH(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8073.11-8073.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8072.12-8072.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:150.1-163.10" *)
module BUFHCE(O, I, CE);
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:155.11-155.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:153.11-153.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:152.12-152.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8135.1-8139.10" *)
module BUFIO(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8138.11-8138.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8137.12-8137.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8076.1-8087.10" *)
module BUFIO2(DIVCLK, IOCLK, SERDESSTROBE, I);
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8082.12-8082.18" *)
  output DIVCLK;
  wire DIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8086.11-8086.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8084.12-8084.17" *)
  output IOCLK;
  wire IOCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8085.12-8085.24" *)
  output SERDESSTROBE;
  wire SERDESSTROBE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8100.1-8105.10" *)
module BUFIO2FB(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8104.11-8104.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8103.12-8103.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8089.1-8098.10" *)
module BUFIO2_2CLK(DIVCLK, IOCLK, SERDESSTROBE, I, IB);
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8092.12-8092.18" *)
  output DIVCLK;
  wire DIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8096.11-8096.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8097.11-8097.13" *)
  input IB;
  wire IB;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8094.12-8094.17" *)
  output IOCLK;
  wire IOCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8095.12-8095.24" *)
  output SERDESSTROBE;
  wire SERDESSTROBE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8141.1-8147.10" *)
module BUFIODQS(O, DQSMASK, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8145.11-8145.18" *)
  input DQSMASK;
  wire DQSMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8146.11-8146.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8144.12-8144.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8159.1-8163.10" *)
module BUFMR(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8162.11-8162.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8161.12-8161.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8165.1-8174.10" *)
module BUFMRCE(O, CE, I);
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8172.11-8172.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8173.11-8173.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8170.12-8170.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8107.1-8117.10" *)
module BUFPLL(IOCLK, LOCK, SERDESSTROBE, GCLK, LOCKED, PLLIN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8114.11-8114.15" *)
  input GCLK;
  wire GCLK;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8111.12-8111.17" *)
  output IOCLK;
  wire IOCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8112.12-8112.16" *)
  output LOCK;
  wire LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8115.11-8115.17" *)
  input LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8116.11-8116.16" *)
  input PLLIN;
  wire PLLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8113.12-8113.24" *)
  output SERDESSTROBE;
  wire SERDESSTROBE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8119.1-8133.10" *)
module BUFPLL_MCB(IOCLK0, IOCLK1, LOCK, SERDESSTROBE0, SERDESSTROBE1, GCLK, LOCKED, PLLIN0, PLLIN1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8129.11-8129.15" *)
  input GCLK;
  wire GCLK;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8123.12-8123.18" *)
  output IOCLK0;
  wire IOCLK0;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8125.12-8125.18" *)
  output IOCLK1;
  wire IOCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8126.12-8126.16" *)
  output LOCK;
  wire LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8130.11-8130.17" *)
  input LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8131.11-8131.17" *)
  input PLLIN0;
  wire PLLIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8132.11-8132.17" *)
  input PLLIN1;
  wire PLLIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8127.12-8127.25" *)
  output SERDESSTROBE0;
  wire SERDESSTROBE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8128.12-8128.25" *)
  output SERDESSTROBE1;
  wire SERDESSTROBE1;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8149.1-8157.10" *)
module BUFR(O, CE, CLR, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8154.11-8154.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8155.11-8155.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8156.11-8156.12" *)
  input I;
  wire I;
  (* clkbuf_driver = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8153.12-8153.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9398.1-9402.10" *)
module BUFT(O, I, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9400.11-9400.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9399.12-9399.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9401.11-9401.12" *)
  input T;
  wire T;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9651.1-9655.10" *)
module CAPTUREE2(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9653.11-9653.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9654.11-9654.14" *)
  input CLK;
  wire CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9616.1-9620.10" *)
module CAPTURE_SPARTAN3(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9618.11-9618.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9619.11-9619.14" *)
  input CLK;
  wire CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9623.1-9627.10" *)
module CAPTURE_SPARTAN3A(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9625.11-9625.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9626.11-9626.14" *)
  input CLK;
  wire CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9630.1-9634.10" *)
module CAPTURE_VIRTEX4(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9632.11-9632.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9633.11-9633.14" *)
  input CLK;
  wire CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9637.1-9641.10" *)
module CAPTURE_VIRTEX5(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9639.11-9639.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9640.11-9640.14" *)
  input CLK;
  wire CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9644.1-9648.10" *)
module CAPTURE_VIRTEX6(CAP, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9646.11-9646.14" *)
  input CAP;
  wire CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9647.11-9647.14" *)
  input CLK;
  wire CLK;
endmodule

(* abc9_box =  1  *)
(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:367.1-436.10" *)
module CARRY4(CO, O, CI, CYINIT, DI, S);
  (* abc9_carry = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:372.16-372.18" *)
  input CI;
  wire CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:369.16-369.18" *)
  output [3:0] CO;
  wire [3:0] CO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:373.16-373.22" *)
  input CYINIT;
  wire CYINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:374.16-374.18" *)
  input [3:0] DI;
  wire [3:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:370.16-370.17" *)
  output [3:0] O;
  wire [3:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:374.20-374.21" *)
  input [3:0] S;
  wire [3:0] S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:438.1-456.10" *)
module CARRY8(CO, O, CI, CI_TOP, DI, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:441.16-441.18" *)
  input CI;
  wire CI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:442.16-442.22" *)
  input CI_TOP;
  wire CI_TOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:439.16-439.18" *)
  output [7:0] CO;
  wire [7:0] CO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:443.16-443.18" *)
  input [7:0] DI;
  wire [7:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:440.16-440.17" *)
  output [7:0] O;
  wire [7:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:443.20-443.21" *)
  input [7:0] S;
  wire [7:0] S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2431.1-2454.10" *)
module CFGLUT5(CDO, O5, O6, I4, I3, I2, I1, I0, CDI, CE, CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2440.9-2440.12" *)
  input CDI;
  wire CDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2432.10-2432.13" *)
  output CDO;
  wire CDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2441.9-2441.11" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2444.9-2444.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2439.9-2439.11" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2438.9-2438.11" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2437.9-2437.11" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2436.9-2436.11" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2435.9-2435.11" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2433.10-2433.12" *)
  output O5;
  wire O5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2434.10-2434.12" *)
  output O6;
  wire O6;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27086.1-27529.10" *)
module CMAC(DRP_DO, DRP_RDY, RX_DATAOUT0, RX_DATAOUT1, RX_DATAOUT2, RX_DATAOUT3, RX_ENAOUT0, RX_ENAOUT1, RX_ENAOUT2, RX_ENAOUT3, RX_EOPOUT0, RX_EOPOUT1, RX_EOPOUT2, RX_EOPOUT3, RX_ERROUT0, RX_ERROUT1, RX_ERROUT2, RX_ERROUT3, RX_LANE_ALIGNER_FILL_0, RX_LANE_ALIGNER_FILL_1, RX_LANE_ALIGNER_FILL_10
, RX_LANE_ALIGNER_FILL_11, RX_LANE_ALIGNER_FILL_12, RX_LANE_ALIGNER_FILL_13, RX_LANE_ALIGNER_FILL_14, RX_LANE_ALIGNER_FILL_15, RX_LANE_ALIGNER_FILL_16, RX_LANE_ALIGNER_FILL_17, RX_LANE_ALIGNER_FILL_18, RX_LANE_ALIGNER_FILL_19, RX_LANE_ALIGNER_FILL_2, RX_LANE_ALIGNER_FILL_3, RX_LANE_ALIGNER_FILL_4, RX_LANE_ALIGNER_FILL_5, RX_LANE_ALIGNER_FILL_6, RX_LANE_ALIGNER_FILL_7, RX_LANE_ALIGNER_FILL_8, RX_LANE_ALIGNER_FILL_9, RX_MTYOUT0, RX_MTYOUT1, RX_MTYOUT2, RX_MTYOUT3
, RX_PTP_PCSLANE_OUT, RX_PTP_TSTAMP_OUT, RX_SOPOUT0, RX_SOPOUT1, RX_SOPOUT2, RX_SOPOUT3, STAT_RX_ALIGNED, STAT_RX_ALIGNED_ERR, STAT_RX_BAD_CODE, STAT_RX_BAD_FCS, STAT_RX_BAD_PREAMBLE, STAT_RX_BAD_SFD, STAT_RX_BIP_ERR_0, STAT_RX_BIP_ERR_1, STAT_RX_BIP_ERR_10, STAT_RX_BIP_ERR_11, STAT_RX_BIP_ERR_12, STAT_RX_BIP_ERR_13, STAT_RX_BIP_ERR_14, STAT_RX_BIP_ERR_15, STAT_RX_BIP_ERR_16
, STAT_RX_BIP_ERR_17, STAT_RX_BIP_ERR_18, STAT_RX_BIP_ERR_19, STAT_RX_BIP_ERR_2, STAT_RX_BIP_ERR_3, STAT_RX_BIP_ERR_4, STAT_RX_BIP_ERR_5, STAT_RX_BIP_ERR_6, STAT_RX_BIP_ERR_7, STAT_RX_BIP_ERR_8, STAT_RX_BIP_ERR_9, STAT_RX_BLOCK_LOCK, STAT_RX_BROADCAST, STAT_RX_FRAGMENT, STAT_RX_FRAMING_ERR_0, STAT_RX_FRAMING_ERR_1, STAT_RX_FRAMING_ERR_10, STAT_RX_FRAMING_ERR_11, STAT_RX_FRAMING_ERR_12, STAT_RX_FRAMING_ERR_13, STAT_RX_FRAMING_ERR_14
, STAT_RX_FRAMING_ERR_15, STAT_RX_FRAMING_ERR_16, STAT_RX_FRAMING_ERR_17, STAT_RX_FRAMING_ERR_18, STAT_RX_FRAMING_ERR_19, STAT_RX_FRAMING_ERR_2, STAT_RX_FRAMING_ERR_3, STAT_RX_FRAMING_ERR_4, STAT_RX_FRAMING_ERR_5, STAT_RX_FRAMING_ERR_6, STAT_RX_FRAMING_ERR_7, STAT_RX_FRAMING_ERR_8, STAT_RX_FRAMING_ERR_9, STAT_RX_FRAMING_ERR_VALID_0, STAT_RX_FRAMING_ERR_VALID_1, STAT_RX_FRAMING_ERR_VALID_10, STAT_RX_FRAMING_ERR_VALID_11, STAT_RX_FRAMING_ERR_VALID_12, STAT_RX_FRAMING_ERR_VALID_13, STAT_RX_FRAMING_ERR_VALID_14, STAT_RX_FRAMING_ERR_VALID_15
, STAT_RX_FRAMING_ERR_VALID_16, STAT_RX_FRAMING_ERR_VALID_17, STAT_RX_FRAMING_ERR_VALID_18, STAT_RX_FRAMING_ERR_VALID_19, STAT_RX_FRAMING_ERR_VALID_2, STAT_RX_FRAMING_ERR_VALID_3, STAT_RX_FRAMING_ERR_VALID_4, STAT_RX_FRAMING_ERR_VALID_5, STAT_RX_FRAMING_ERR_VALID_6, STAT_RX_FRAMING_ERR_VALID_7, STAT_RX_FRAMING_ERR_VALID_8, STAT_RX_FRAMING_ERR_VALID_9, STAT_RX_GOT_SIGNAL_OS, STAT_RX_HI_BER, STAT_RX_INRANGEERR, STAT_RX_INTERNAL_LOCAL_FAULT, STAT_RX_JABBER, STAT_RX_LANE0_VLM_BIP7, STAT_RX_LANE0_VLM_BIP7_VALID, STAT_RX_LOCAL_FAULT, STAT_RX_MF_ERR
, STAT_RX_MF_LEN_ERR, STAT_RX_MF_REPEAT_ERR, STAT_RX_MISALIGNED, STAT_RX_MULTICAST, STAT_RX_OVERSIZE, STAT_RX_PACKET_1024_1518_BYTES, STAT_RX_PACKET_128_255_BYTES, STAT_RX_PACKET_1519_1522_BYTES, STAT_RX_PACKET_1523_1548_BYTES, STAT_RX_PACKET_1549_2047_BYTES, STAT_RX_PACKET_2048_4095_BYTES, STAT_RX_PACKET_256_511_BYTES, STAT_RX_PACKET_4096_8191_BYTES, STAT_RX_PACKET_512_1023_BYTES, STAT_RX_PACKET_64_BYTES, STAT_RX_PACKET_65_127_BYTES, STAT_RX_PACKET_8192_9215_BYTES, STAT_RX_PACKET_BAD_FCS, STAT_RX_PACKET_LARGE, STAT_RX_PACKET_SMALL, STAT_RX_PAUSE
, STAT_RX_PAUSE_QUANTA0, STAT_RX_PAUSE_QUANTA1, STAT_RX_PAUSE_QUANTA2, STAT_RX_PAUSE_QUANTA3, STAT_RX_PAUSE_QUANTA4, STAT_RX_PAUSE_QUANTA5, STAT_RX_PAUSE_QUANTA6, STAT_RX_PAUSE_QUANTA7, STAT_RX_PAUSE_QUANTA8, STAT_RX_PAUSE_REQ, STAT_RX_PAUSE_VALID, STAT_RX_RECEIVED_LOCAL_FAULT, STAT_RX_REMOTE_FAULT, STAT_RX_STATUS, STAT_RX_STOMPED_FCS, STAT_RX_SYNCED, STAT_RX_SYNCED_ERR, STAT_RX_TEST_PATTERN_MISMATCH, STAT_RX_TOOLONG, STAT_RX_TOTAL_BYTES, STAT_RX_TOTAL_GOOD_BYTES
, STAT_RX_TOTAL_GOOD_PACKETS, STAT_RX_TOTAL_PACKETS, STAT_RX_TRUNCATED, STAT_RX_UNDERSIZE, STAT_RX_UNICAST, STAT_RX_USER_PAUSE, STAT_RX_VLAN, STAT_RX_VL_DEMUXED, STAT_RX_VL_NUMBER_0, STAT_RX_VL_NUMBER_1, STAT_RX_VL_NUMBER_10, STAT_RX_VL_NUMBER_11, STAT_RX_VL_NUMBER_12, STAT_RX_VL_NUMBER_13, STAT_RX_VL_NUMBER_14, STAT_RX_VL_NUMBER_15, STAT_RX_VL_NUMBER_16, STAT_RX_VL_NUMBER_17, STAT_RX_VL_NUMBER_18, STAT_RX_VL_NUMBER_19, STAT_RX_VL_NUMBER_2
, STAT_RX_VL_NUMBER_3, STAT_RX_VL_NUMBER_4, STAT_RX_VL_NUMBER_5, STAT_RX_VL_NUMBER_6, STAT_RX_VL_NUMBER_7, STAT_RX_VL_NUMBER_8, STAT_RX_VL_NUMBER_9, STAT_TX_BAD_FCS, STAT_TX_BROADCAST, STAT_TX_FRAME_ERROR, STAT_TX_LOCAL_FAULT, STAT_TX_MULTICAST, STAT_TX_PACKET_1024_1518_BYTES, STAT_TX_PACKET_128_255_BYTES, STAT_TX_PACKET_1519_1522_BYTES, STAT_TX_PACKET_1523_1548_BYTES, STAT_TX_PACKET_1549_2047_BYTES, STAT_TX_PACKET_2048_4095_BYTES, STAT_TX_PACKET_256_511_BYTES, STAT_TX_PACKET_4096_8191_BYTES, STAT_TX_PACKET_512_1023_BYTES
, STAT_TX_PACKET_64_BYTES, STAT_TX_PACKET_65_127_BYTES, STAT_TX_PACKET_8192_9215_BYTES, STAT_TX_PACKET_LARGE, STAT_TX_PACKET_SMALL, STAT_TX_PAUSE, STAT_TX_PAUSE_VALID, STAT_TX_PTP_FIFO_READ_ERROR, STAT_TX_PTP_FIFO_WRITE_ERROR, STAT_TX_TOTAL_BYTES, STAT_TX_TOTAL_GOOD_BYTES, STAT_TX_TOTAL_GOOD_PACKETS, STAT_TX_TOTAL_PACKETS, STAT_TX_UNICAST, STAT_TX_USER_PAUSE, STAT_TX_VLAN, TX_OVFOUT, TX_PTP_PCSLANE_OUT, TX_PTP_TSTAMP_OUT, TX_PTP_TSTAMP_TAG_OUT, TX_PTP_TSTAMP_VALID_OUT
, TX_RDYOUT, TX_SERDES_ALT_DATA0, TX_SERDES_ALT_DATA1, TX_SERDES_ALT_DATA2, TX_SERDES_ALT_DATA3, TX_SERDES_DATA0, TX_SERDES_DATA1, TX_SERDES_DATA2, TX_SERDES_DATA3, TX_SERDES_DATA4, TX_SERDES_DATA5, TX_SERDES_DATA6, TX_SERDES_DATA7, TX_SERDES_DATA8, TX_SERDES_DATA9, TX_UNFOUT, CTL_CAUI4_MODE, CTL_RX_CHECK_ETYPE_GCP, CTL_RX_CHECK_ETYPE_GPP, CTL_RX_CHECK_ETYPE_PCP, CTL_RX_CHECK_ETYPE_PPP
, CTL_RX_CHECK_MCAST_GCP, CTL_RX_CHECK_MCAST_GPP, CTL_RX_CHECK_MCAST_PCP, CTL_RX_CHECK_MCAST_PPP, CTL_RX_CHECK_OPCODE_GCP, CTL_RX_CHECK_OPCODE_GPP, CTL_RX_CHECK_OPCODE_PCP, CTL_RX_CHECK_OPCODE_PPP, CTL_RX_CHECK_SA_GCP, CTL_RX_CHECK_SA_GPP, CTL_RX_CHECK_SA_PCP, CTL_RX_CHECK_SA_PPP, CTL_RX_CHECK_UCAST_GCP, CTL_RX_CHECK_UCAST_GPP, CTL_RX_CHECK_UCAST_PCP, CTL_RX_CHECK_UCAST_PPP, CTL_RX_ENABLE, CTL_RX_ENABLE_GCP, CTL_RX_ENABLE_GPP, CTL_RX_ENABLE_PCP, CTL_RX_ENABLE_PPP
, CTL_RX_FORCE_RESYNC, CTL_RX_PAUSE_ACK, CTL_RX_PAUSE_ENABLE, CTL_RX_SYSTEMTIMERIN, CTL_RX_TEST_PATTERN, CTL_TX_ENABLE, CTL_TX_LANE0_VLM_BIP7_OVERRIDE, CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE, CTL_TX_PAUSE_ENABLE, CTL_TX_PAUSE_QUANTA0, CTL_TX_PAUSE_QUANTA1, CTL_TX_PAUSE_QUANTA2, CTL_TX_PAUSE_QUANTA3, CTL_TX_PAUSE_QUANTA4, CTL_TX_PAUSE_QUANTA5, CTL_TX_PAUSE_QUANTA6, CTL_TX_PAUSE_QUANTA7, CTL_TX_PAUSE_QUANTA8, CTL_TX_PAUSE_REFRESH_TIMER0, CTL_TX_PAUSE_REFRESH_TIMER1, CTL_TX_PAUSE_REFRESH_TIMER2
, CTL_TX_PAUSE_REFRESH_TIMER3, CTL_TX_PAUSE_REFRESH_TIMER4, CTL_TX_PAUSE_REFRESH_TIMER5, CTL_TX_PAUSE_REFRESH_TIMER6, CTL_TX_PAUSE_REFRESH_TIMER7, CTL_TX_PAUSE_REFRESH_TIMER8, CTL_TX_PAUSE_REQ, CTL_TX_PTP_VLANE_ADJUST_MODE, CTL_TX_RESEND_PAUSE, CTL_TX_SEND_IDLE, CTL_TX_SEND_RFI, CTL_TX_SYSTEMTIMERIN, CTL_TX_TEST_PATTERN, DRP_ADDR, DRP_CLK, DRP_DI, DRP_EN, DRP_WE, RX_CLK, RX_RESET, RX_SERDES_ALT_DATA0
, RX_SERDES_ALT_DATA1, RX_SERDES_ALT_DATA2, RX_SERDES_ALT_DATA3, RX_SERDES_CLK, RX_SERDES_DATA0, RX_SERDES_DATA1, RX_SERDES_DATA2, RX_SERDES_DATA3, RX_SERDES_DATA4, RX_SERDES_DATA5, RX_SERDES_DATA6, RX_SERDES_DATA7, RX_SERDES_DATA8, RX_SERDES_DATA9, RX_SERDES_RESET, TX_CLK, TX_DATAIN0, TX_DATAIN1, TX_DATAIN2, TX_DATAIN3, TX_ENAIN0
, TX_ENAIN1, TX_ENAIN2, TX_ENAIN3, TX_EOPIN0, TX_EOPIN1, TX_EOPIN2, TX_EOPIN3, TX_ERRIN0, TX_ERRIN1, TX_ERRIN2, TX_ERRIN3, TX_MTYIN0, TX_MTYIN1, TX_MTYIN2, TX_MTYIN3, TX_PTP_1588OP_IN, TX_PTP_CHKSUM_OFFSET_IN, TX_PTP_RXTSTAMP_IN, TX_PTP_TAG_FIELD_IN, TX_PTP_TSTAMP_OFFSET_IN, TX_PTP_UPD_CHKSUM_IN
, TX_RESET, TX_SOPIN0, TX_SOPIN1, TX_SOPIN2, TX_SOPIN3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27414.11-27414.25" *)
  input CTL_CAUI4_MODE;
  wire CTL_CAUI4_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27415.11-27415.33" *)
  input CTL_RX_CHECK_ETYPE_GCP;
  wire CTL_RX_CHECK_ETYPE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27416.11-27416.33" *)
  input CTL_RX_CHECK_ETYPE_GPP;
  wire CTL_RX_CHECK_ETYPE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27417.11-27417.33" *)
  input CTL_RX_CHECK_ETYPE_PCP;
  wire CTL_RX_CHECK_ETYPE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27418.11-27418.33" *)
  input CTL_RX_CHECK_ETYPE_PPP;
  wire CTL_RX_CHECK_ETYPE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27419.11-27419.33" *)
  input CTL_RX_CHECK_MCAST_GCP;
  wire CTL_RX_CHECK_MCAST_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27420.11-27420.33" *)
  input CTL_RX_CHECK_MCAST_GPP;
  wire CTL_RX_CHECK_MCAST_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27421.11-27421.33" *)
  input CTL_RX_CHECK_MCAST_PCP;
  wire CTL_RX_CHECK_MCAST_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27422.11-27422.33" *)
  input CTL_RX_CHECK_MCAST_PPP;
  wire CTL_RX_CHECK_MCAST_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27423.11-27423.34" *)
  input CTL_RX_CHECK_OPCODE_GCP;
  wire CTL_RX_CHECK_OPCODE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27424.11-27424.34" *)
  input CTL_RX_CHECK_OPCODE_GPP;
  wire CTL_RX_CHECK_OPCODE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27425.11-27425.34" *)
  input CTL_RX_CHECK_OPCODE_PCP;
  wire CTL_RX_CHECK_OPCODE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27426.11-27426.34" *)
  input CTL_RX_CHECK_OPCODE_PPP;
  wire CTL_RX_CHECK_OPCODE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27427.11-27427.30" *)
  input CTL_RX_CHECK_SA_GCP;
  wire CTL_RX_CHECK_SA_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27428.11-27428.30" *)
  input CTL_RX_CHECK_SA_GPP;
  wire CTL_RX_CHECK_SA_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27429.11-27429.30" *)
  input CTL_RX_CHECK_SA_PCP;
  wire CTL_RX_CHECK_SA_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27430.11-27430.30" *)
  input CTL_RX_CHECK_SA_PPP;
  wire CTL_RX_CHECK_SA_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27431.11-27431.33" *)
  input CTL_RX_CHECK_UCAST_GCP;
  wire CTL_RX_CHECK_UCAST_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27432.11-27432.33" *)
  input CTL_RX_CHECK_UCAST_GPP;
  wire CTL_RX_CHECK_UCAST_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27433.11-27433.33" *)
  input CTL_RX_CHECK_UCAST_PCP;
  wire CTL_RX_CHECK_UCAST_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27434.11-27434.33" *)
  input CTL_RX_CHECK_UCAST_PPP;
  wire CTL_RX_CHECK_UCAST_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27435.11-27435.24" *)
  input CTL_RX_ENABLE;
  wire CTL_RX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27436.11-27436.28" *)
  input CTL_RX_ENABLE_GCP;
  wire CTL_RX_ENABLE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27437.11-27437.28" *)
  input CTL_RX_ENABLE_GPP;
  wire CTL_RX_ENABLE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27438.11-27438.28" *)
  input CTL_RX_ENABLE_PCP;
  wire CTL_RX_ENABLE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27439.11-27439.28" *)
  input CTL_RX_ENABLE_PPP;
  wire CTL_RX_ENABLE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27440.11-27440.30" *)
  input CTL_RX_FORCE_RESYNC;
  wire CTL_RX_FORCE_RESYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27441.17-27441.33" *)
  input [8:0] CTL_RX_PAUSE_ACK;
  wire [8:0] CTL_RX_PAUSE_ACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27442.17-27442.36" *)
  input [8:0] CTL_RX_PAUSE_ENABLE;
  wire [8:0] CTL_RX_PAUSE_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27443.18-27443.38" *)
  input [79:0] CTL_RX_SYSTEMTIMERIN;
  wire [79:0] CTL_RX_SYSTEMTIMERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27444.11-27444.30" *)
  input CTL_RX_TEST_PATTERN;
  wire CTL_RX_TEST_PATTERN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27445.11-27445.24" *)
  input CTL_TX_ENABLE;
  wire CTL_TX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27446.11-27446.41" *)
  input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
  wire CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27447.17-27447.53" *)
  input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
  wire [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27448.17-27448.36" *)
  input [8:0] CTL_TX_PAUSE_ENABLE;
  wire [8:0] CTL_TX_PAUSE_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27449.18-27449.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA0;
  wire [15:0] CTL_TX_PAUSE_QUANTA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27450.18-27450.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA1;
  wire [15:0] CTL_TX_PAUSE_QUANTA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27451.18-27451.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA2;
  wire [15:0] CTL_TX_PAUSE_QUANTA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27452.18-27452.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA3;
  wire [15:0] CTL_TX_PAUSE_QUANTA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27453.18-27453.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA4;
  wire [15:0] CTL_TX_PAUSE_QUANTA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27454.18-27454.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA5;
  wire [15:0] CTL_TX_PAUSE_QUANTA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27455.18-27455.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA6;
  wire [15:0] CTL_TX_PAUSE_QUANTA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27456.18-27456.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA7;
  wire [15:0] CTL_TX_PAUSE_QUANTA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27457.18-27457.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA8;
  wire [15:0] CTL_TX_PAUSE_QUANTA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27458.18-27458.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27459.18-27459.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27460.18-27460.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27461.18-27461.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27462.18-27462.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27463.18-27463.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27464.18-27464.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27465.18-27465.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27466.18-27466.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27467.17-27467.33" *)
  input [8:0] CTL_TX_PAUSE_REQ;
  wire [8:0] CTL_TX_PAUSE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27468.11-27468.39" *)
  input CTL_TX_PTP_VLANE_ADJUST_MODE;
  wire CTL_TX_PTP_VLANE_ADJUST_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27469.11-27469.30" *)
  input CTL_TX_RESEND_PAUSE;
  wire CTL_TX_RESEND_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27470.11-27470.27" *)
  input CTL_TX_SEND_IDLE;
  wire CTL_TX_SEND_IDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27471.11-27471.26" *)
  input CTL_TX_SEND_RFI;
  wire CTL_TX_SEND_RFI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27472.18-27472.38" *)
  input [79:0] CTL_TX_SYSTEMTIMERIN;
  wire [79:0] CTL_TX_SYSTEMTIMERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27473.11-27473.30" *)
  input CTL_TX_TEST_PATTERN;
  wire CTL_TX_TEST_PATTERN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27474.17-27474.25" *)
  input [9:0] DRP_ADDR;
  wire [9:0] DRP_ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27475.11-27475.18" *)
  input DRP_CLK;
  wire DRP_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27476.18-27476.24" *)
  input [15:0] DRP_DI;
  wire [15:0] DRP_DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27167.19-27167.25" *)
  output [15:0] DRP_DO;
  wire [15:0] DRP_DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27477.11-27477.17" *)
  input DRP_EN;
  wire DRP_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27168.12-27168.19" *)
  output DRP_RDY;
  wire DRP_RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27478.11-27478.17" *)
  input DRP_WE;
  wire DRP_WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27479.11-27479.17" *)
  input RX_CLK;
  wire RX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27169.20-27169.31" *)
  output [127:0] RX_DATAOUT0;
  wire [127:0] RX_DATAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27170.20-27170.31" *)
  output [127:0] RX_DATAOUT1;
  wire [127:0] RX_DATAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27171.20-27171.31" *)
  output [127:0] RX_DATAOUT2;
  wire [127:0] RX_DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27172.20-27172.31" *)
  output [127:0] RX_DATAOUT3;
  wire [127:0] RX_DATAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27173.12-27173.22" *)
  output RX_ENAOUT0;
  wire RX_ENAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27174.12-27174.22" *)
  output RX_ENAOUT1;
  wire RX_ENAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27175.12-27175.22" *)
  output RX_ENAOUT2;
  wire RX_ENAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27176.12-27176.22" *)
  output RX_ENAOUT3;
  wire RX_ENAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27177.12-27177.22" *)
  output RX_EOPOUT0;
  wire RX_EOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27178.12-27178.22" *)
  output RX_EOPOUT1;
  wire RX_EOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27179.12-27179.22" *)
  output RX_EOPOUT2;
  wire RX_EOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27180.12-27180.22" *)
  output RX_EOPOUT3;
  wire RX_EOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27181.12-27181.22" *)
  output RX_ERROUT0;
  wire RX_ERROUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27182.12-27182.22" *)
  output RX_ERROUT1;
  wire RX_ERROUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27183.12-27183.22" *)
  output RX_ERROUT2;
  wire RX_ERROUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27184.12-27184.22" *)
  output RX_ERROUT3;
  wire RX_ERROUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27185.18-27185.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_0;
  wire [6:0] RX_LANE_ALIGNER_FILL_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27186.18-27186.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_1;
  wire [6:0] RX_LANE_ALIGNER_FILL_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27187.18-27187.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_10;
  wire [6:0] RX_LANE_ALIGNER_FILL_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27188.18-27188.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_11;
  wire [6:0] RX_LANE_ALIGNER_FILL_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27189.18-27189.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_12;
  wire [6:0] RX_LANE_ALIGNER_FILL_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27190.18-27190.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_13;
  wire [6:0] RX_LANE_ALIGNER_FILL_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27191.18-27191.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_14;
  wire [6:0] RX_LANE_ALIGNER_FILL_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27192.18-27192.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_15;
  wire [6:0] RX_LANE_ALIGNER_FILL_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27193.18-27193.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_16;
  wire [6:0] RX_LANE_ALIGNER_FILL_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27194.18-27194.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_17;
  wire [6:0] RX_LANE_ALIGNER_FILL_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27195.18-27195.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_18;
  wire [6:0] RX_LANE_ALIGNER_FILL_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27196.18-27196.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_19;
  wire [6:0] RX_LANE_ALIGNER_FILL_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27197.18-27197.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_2;
  wire [6:0] RX_LANE_ALIGNER_FILL_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27198.18-27198.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_3;
  wire [6:0] RX_LANE_ALIGNER_FILL_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27199.18-27199.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_4;
  wire [6:0] RX_LANE_ALIGNER_FILL_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27200.18-27200.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_5;
  wire [6:0] RX_LANE_ALIGNER_FILL_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27201.18-27201.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_6;
  wire [6:0] RX_LANE_ALIGNER_FILL_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27202.18-27202.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_7;
  wire [6:0] RX_LANE_ALIGNER_FILL_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27203.18-27203.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_8;
  wire [6:0] RX_LANE_ALIGNER_FILL_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27204.18-27204.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_9;
  wire [6:0] RX_LANE_ALIGNER_FILL_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27205.18-27205.28" *)
  output [3:0] RX_MTYOUT0;
  wire [3:0] RX_MTYOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27206.18-27206.28" *)
  output [3:0] RX_MTYOUT1;
  wire [3:0] RX_MTYOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27207.18-27207.28" *)
  output [3:0] RX_MTYOUT2;
  wire [3:0] RX_MTYOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27208.18-27208.28" *)
  output [3:0] RX_MTYOUT3;
  wire [3:0] RX_MTYOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27209.18-27209.36" *)
  output [4:0] RX_PTP_PCSLANE_OUT;
  wire [4:0] RX_PTP_PCSLANE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27210.19-27210.36" *)
  output [79:0] RX_PTP_TSTAMP_OUT;
  wire [79:0] RX_PTP_TSTAMP_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27480.11-27480.19" *)
  input RX_RESET;
  wire RX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27481.18-27481.37" *)
  input [15:0] RX_SERDES_ALT_DATA0;
  wire [15:0] RX_SERDES_ALT_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27482.18-27482.37" *)
  input [15:0] RX_SERDES_ALT_DATA1;
  wire [15:0] RX_SERDES_ALT_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27483.18-27483.37" *)
  input [15:0] RX_SERDES_ALT_DATA2;
  wire [15:0] RX_SERDES_ALT_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27484.18-27484.37" *)
  input [15:0] RX_SERDES_ALT_DATA3;
  wire [15:0] RX_SERDES_ALT_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27485.17-27485.30" *)
  input [9:0] RX_SERDES_CLK;
  wire [9:0] RX_SERDES_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27486.18-27486.33" *)
  input [63:0] RX_SERDES_DATA0;
  wire [63:0] RX_SERDES_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27487.18-27487.33" *)
  input [63:0] RX_SERDES_DATA1;
  wire [63:0] RX_SERDES_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27488.18-27488.33" *)
  input [63:0] RX_SERDES_DATA2;
  wire [63:0] RX_SERDES_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27489.18-27489.33" *)
  input [63:0] RX_SERDES_DATA3;
  wire [63:0] RX_SERDES_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27490.18-27490.33" *)
  input [31:0] RX_SERDES_DATA4;
  wire [31:0] RX_SERDES_DATA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27491.18-27491.33" *)
  input [31:0] RX_SERDES_DATA5;
  wire [31:0] RX_SERDES_DATA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27492.18-27492.33" *)
  input [31:0] RX_SERDES_DATA6;
  wire [31:0] RX_SERDES_DATA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27493.18-27493.33" *)
  input [31:0] RX_SERDES_DATA7;
  wire [31:0] RX_SERDES_DATA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27494.18-27494.33" *)
  input [31:0] RX_SERDES_DATA8;
  wire [31:0] RX_SERDES_DATA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27495.18-27495.33" *)
  input [31:0] RX_SERDES_DATA9;
  wire [31:0] RX_SERDES_DATA9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27496.17-27496.32" *)
  input [9:0] RX_SERDES_RESET;
  wire [9:0] RX_SERDES_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27211.12-27211.22" *)
  output RX_SOPOUT0;
  wire RX_SOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27212.12-27212.22" *)
  output RX_SOPOUT1;
  wire RX_SOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27213.12-27213.22" *)
  output RX_SOPOUT2;
  wire RX_SOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27214.12-27214.22" *)
  output RX_SOPOUT3;
  wire RX_SOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27215.12-27215.27" *)
  output STAT_RX_ALIGNED;
  wire STAT_RX_ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27216.12-27216.31" *)
  output STAT_RX_ALIGNED_ERR;
  wire STAT_RX_ALIGNED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27217.18-27217.34" *)
  output [6:0] STAT_RX_BAD_CODE;
  wire [6:0] STAT_RX_BAD_CODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27218.18-27218.33" *)
  output [3:0] STAT_RX_BAD_FCS;
  wire [3:0] STAT_RX_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27219.12-27219.32" *)
  output STAT_RX_BAD_PREAMBLE;
  wire STAT_RX_BAD_PREAMBLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27220.12-27220.27" *)
  output STAT_RX_BAD_SFD;
  wire STAT_RX_BAD_SFD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27221.12-27221.29" *)
  output STAT_RX_BIP_ERR_0;
  wire STAT_RX_BIP_ERR_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27222.12-27222.29" *)
  output STAT_RX_BIP_ERR_1;
  wire STAT_RX_BIP_ERR_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27223.12-27223.30" *)
  output STAT_RX_BIP_ERR_10;
  wire STAT_RX_BIP_ERR_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27224.12-27224.30" *)
  output STAT_RX_BIP_ERR_11;
  wire STAT_RX_BIP_ERR_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27225.12-27225.30" *)
  output STAT_RX_BIP_ERR_12;
  wire STAT_RX_BIP_ERR_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27226.12-27226.30" *)
  output STAT_RX_BIP_ERR_13;
  wire STAT_RX_BIP_ERR_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27227.12-27227.30" *)
  output STAT_RX_BIP_ERR_14;
  wire STAT_RX_BIP_ERR_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27228.12-27228.30" *)
  output STAT_RX_BIP_ERR_15;
  wire STAT_RX_BIP_ERR_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27229.12-27229.30" *)
  output STAT_RX_BIP_ERR_16;
  wire STAT_RX_BIP_ERR_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27230.12-27230.30" *)
  output STAT_RX_BIP_ERR_17;
  wire STAT_RX_BIP_ERR_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27231.12-27231.30" *)
  output STAT_RX_BIP_ERR_18;
  wire STAT_RX_BIP_ERR_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27232.12-27232.30" *)
  output STAT_RX_BIP_ERR_19;
  wire STAT_RX_BIP_ERR_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27233.12-27233.29" *)
  output STAT_RX_BIP_ERR_2;
  wire STAT_RX_BIP_ERR_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27234.12-27234.29" *)
  output STAT_RX_BIP_ERR_3;
  wire STAT_RX_BIP_ERR_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27235.12-27235.29" *)
  output STAT_RX_BIP_ERR_4;
  wire STAT_RX_BIP_ERR_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27236.12-27236.29" *)
  output STAT_RX_BIP_ERR_5;
  wire STAT_RX_BIP_ERR_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27237.12-27237.29" *)
  output STAT_RX_BIP_ERR_6;
  wire STAT_RX_BIP_ERR_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27238.12-27238.29" *)
  output STAT_RX_BIP_ERR_7;
  wire STAT_RX_BIP_ERR_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27239.12-27239.29" *)
  output STAT_RX_BIP_ERR_8;
  wire STAT_RX_BIP_ERR_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27240.12-27240.29" *)
  output STAT_RX_BIP_ERR_9;
  wire STAT_RX_BIP_ERR_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27241.19-27241.37" *)
  output [19:0] STAT_RX_BLOCK_LOCK;
  wire [19:0] STAT_RX_BLOCK_LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27242.12-27242.29" *)
  output STAT_RX_BROADCAST;
  wire STAT_RX_BROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27243.18-27243.34" *)
  output [3:0] STAT_RX_FRAGMENT;
  wire [3:0] STAT_RX_FRAGMENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27244.18-27244.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_0;
  wire [3:0] STAT_RX_FRAMING_ERR_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27245.18-27245.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_1;
  wire [3:0] STAT_RX_FRAMING_ERR_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27246.18-27246.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_10;
  wire [3:0] STAT_RX_FRAMING_ERR_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27247.18-27247.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_11;
  wire [3:0] STAT_RX_FRAMING_ERR_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27248.18-27248.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_12;
  wire [3:0] STAT_RX_FRAMING_ERR_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27249.18-27249.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_13;
  wire [3:0] STAT_RX_FRAMING_ERR_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27250.18-27250.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_14;
  wire [3:0] STAT_RX_FRAMING_ERR_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27251.18-27251.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_15;
  wire [3:0] STAT_RX_FRAMING_ERR_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27252.18-27252.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_16;
  wire [3:0] STAT_RX_FRAMING_ERR_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27253.18-27253.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_17;
  wire [3:0] STAT_RX_FRAMING_ERR_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27254.18-27254.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_18;
  wire [3:0] STAT_RX_FRAMING_ERR_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27255.18-27255.40" *)
  output [3:0] STAT_RX_FRAMING_ERR_19;
  wire [3:0] STAT_RX_FRAMING_ERR_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27256.18-27256.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_2;
  wire [3:0] STAT_RX_FRAMING_ERR_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27257.18-27257.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_3;
  wire [3:0] STAT_RX_FRAMING_ERR_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27258.18-27258.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_4;
  wire [3:0] STAT_RX_FRAMING_ERR_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27259.18-27259.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_5;
  wire [3:0] STAT_RX_FRAMING_ERR_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27260.18-27260.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_6;
  wire [3:0] STAT_RX_FRAMING_ERR_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27261.18-27261.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_7;
  wire [3:0] STAT_RX_FRAMING_ERR_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27262.18-27262.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_8;
  wire [3:0] STAT_RX_FRAMING_ERR_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27263.18-27263.39" *)
  output [3:0] STAT_RX_FRAMING_ERR_9;
  wire [3:0] STAT_RX_FRAMING_ERR_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27264.12-27264.39" *)
  output STAT_RX_FRAMING_ERR_VALID_0;
  wire STAT_RX_FRAMING_ERR_VALID_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27265.12-27265.39" *)
  output STAT_RX_FRAMING_ERR_VALID_1;
  wire STAT_RX_FRAMING_ERR_VALID_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27266.12-27266.40" *)
  output STAT_RX_FRAMING_ERR_VALID_10;
  wire STAT_RX_FRAMING_ERR_VALID_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27267.12-27267.40" *)
  output STAT_RX_FRAMING_ERR_VALID_11;
  wire STAT_RX_FRAMING_ERR_VALID_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27268.12-27268.40" *)
  output STAT_RX_FRAMING_ERR_VALID_12;
  wire STAT_RX_FRAMING_ERR_VALID_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27269.12-27269.40" *)
  output STAT_RX_FRAMING_ERR_VALID_13;
  wire STAT_RX_FRAMING_ERR_VALID_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27270.12-27270.40" *)
  output STAT_RX_FRAMING_ERR_VALID_14;
  wire STAT_RX_FRAMING_ERR_VALID_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27271.12-27271.40" *)
  output STAT_RX_FRAMING_ERR_VALID_15;
  wire STAT_RX_FRAMING_ERR_VALID_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27272.12-27272.40" *)
  output STAT_RX_FRAMING_ERR_VALID_16;
  wire STAT_RX_FRAMING_ERR_VALID_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27273.12-27273.40" *)
  output STAT_RX_FRAMING_ERR_VALID_17;
  wire STAT_RX_FRAMING_ERR_VALID_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27274.12-27274.40" *)
  output STAT_RX_FRAMING_ERR_VALID_18;
  wire STAT_RX_FRAMING_ERR_VALID_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27275.12-27275.40" *)
  output STAT_RX_FRAMING_ERR_VALID_19;
  wire STAT_RX_FRAMING_ERR_VALID_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27276.12-27276.39" *)
  output STAT_RX_FRAMING_ERR_VALID_2;
  wire STAT_RX_FRAMING_ERR_VALID_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27277.12-27277.39" *)
  output STAT_RX_FRAMING_ERR_VALID_3;
  wire STAT_RX_FRAMING_ERR_VALID_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27278.12-27278.39" *)
  output STAT_RX_FRAMING_ERR_VALID_4;
  wire STAT_RX_FRAMING_ERR_VALID_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27279.12-27279.39" *)
  output STAT_RX_FRAMING_ERR_VALID_5;
  wire STAT_RX_FRAMING_ERR_VALID_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27280.12-27280.39" *)
  output STAT_RX_FRAMING_ERR_VALID_6;
  wire STAT_RX_FRAMING_ERR_VALID_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27281.12-27281.39" *)
  output STAT_RX_FRAMING_ERR_VALID_7;
  wire STAT_RX_FRAMING_ERR_VALID_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27282.12-27282.39" *)
  output STAT_RX_FRAMING_ERR_VALID_8;
  wire STAT_RX_FRAMING_ERR_VALID_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27283.12-27283.39" *)
  output STAT_RX_FRAMING_ERR_VALID_9;
  wire STAT_RX_FRAMING_ERR_VALID_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27284.12-27284.33" *)
  output STAT_RX_GOT_SIGNAL_OS;
  wire STAT_RX_GOT_SIGNAL_OS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27285.12-27285.26" *)
  output STAT_RX_HI_BER;
  wire STAT_RX_HI_BER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27286.12-27286.30" *)
  output STAT_RX_INRANGEERR;
  wire STAT_RX_INRANGEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27287.12-27287.40" *)
  output STAT_RX_INTERNAL_LOCAL_FAULT;
  wire STAT_RX_INTERNAL_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27288.12-27288.26" *)
  output STAT_RX_JABBER;
  wire STAT_RX_JABBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27289.18-27289.40" *)
  output [7:0] STAT_RX_LANE0_VLM_BIP7;
  wire [7:0] STAT_RX_LANE0_VLM_BIP7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27290.12-27290.40" *)
  output STAT_RX_LANE0_VLM_BIP7_VALID;
  wire STAT_RX_LANE0_VLM_BIP7_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27291.12-27291.31" *)
  output STAT_RX_LOCAL_FAULT;
  wire STAT_RX_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27292.19-27292.33" *)
  output [19:0] STAT_RX_MF_ERR;
  wire [19:0] STAT_RX_MF_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27293.19-27293.37" *)
  output [19:0] STAT_RX_MF_LEN_ERR;
  wire [19:0] STAT_RX_MF_LEN_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27294.19-27294.40" *)
  output [19:0] STAT_RX_MF_REPEAT_ERR;
  wire [19:0] STAT_RX_MF_REPEAT_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27295.12-27295.30" *)
  output STAT_RX_MISALIGNED;
  wire STAT_RX_MISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27296.12-27296.29" *)
  output STAT_RX_MULTICAST;
  wire STAT_RX_MULTICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27297.12-27297.28" *)
  output STAT_RX_OVERSIZE;
  wire STAT_RX_OVERSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27298.12-27298.42" *)
  output STAT_RX_PACKET_1024_1518_BYTES;
  wire STAT_RX_PACKET_1024_1518_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27299.12-27299.40" *)
  output STAT_RX_PACKET_128_255_BYTES;
  wire STAT_RX_PACKET_128_255_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27300.12-27300.42" *)
  output STAT_RX_PACKET_1519_1522_BYTES;
  wire STAT_RX_PACKET_1519_1522_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27301.12-27301.42" *)
  output STAT_RX_PACKET_1523_1548_BYTES;
  wire STAT_RX_PACKET_1523_1548_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27302.12-27302.42" *)
  output STAT_RX_PACKET_1549_2047_BYTES;
  wire STAT_RX_PACKET_1549_2047_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27303.12-27303.42" *)
  output STAT_RX_PACKET_2048_4095_BYTES;
  wire STAT_RX_PACKET_2048_4095_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27304.12-27304.40" *)
  output STAT_RX_PACKET_256_511_BYTES;
  wire STAT_RX_PACKET_256_511_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27305.12-27305.42" *)
  output STAT_RX_PACKET_4096_8191_BYTES;
  wire STAT_RX_PACKET_4096_8191_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27306.12-27306.41" *)
  output STAT_RX_PACKET_512_1023_BYTES;
  wire STAT_RX_PACKET_512_1023_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27307.12-27307.35" *)
  output STAT_RX_PACKET_64_BYTES;
  wire STAT_RX_PACKET_64_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27308.12-27308.39" *)
  output STAT_RX_PACKET_65_127_BYTES;
  wire STAT_RX_PACKET_65_127_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27309.12-27309.42" *)
  output STAT_RX_PACKET_8192_9215_BYTES;
  wire STAT_RX_PACKET_8192_9215_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27310.12-27310.34" *)
  output STAT_RX_PACKET_BAD_FCS;
  wire STAT_RX_PACKET_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27311.12-27311.32" *)
  output STAT_RX_PACKET_LARGE;
  wire STAT_RX_PACKET_LARGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27312.18-27312.38" *)
  output [3:0] STAT_RX_PACKET_SMALL;
  wire [3:0] STAT_RX_PACKET_SMALL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27313.12-27313.25" *)
  output STAT_RX_PAUSE;
  wire STAT_RX_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27314.19-27314.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA0;
  wire [15:0] STAT_RX_PAUSE_QUANTA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27315.19-27315.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA1;
  wire [15:0] STAT_RX_PAUSE_QUANTA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27316.19-27316.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA2;
  wire [15:0] STAT_RX_PAUSE_QUANTA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27317.19-27317.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA3;
  wire [15:0] STAT_RX_PAUSE_QUANTA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27318.19-27318.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA4;
  wire [15:0] STAT_RX_PAUSE_QUANTA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27319.19-27319.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA5;
  wire [15:0] STAT_RX_PAUSE_QUANTA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27320.19-27320.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA6;
  wire [15:0] STAT_RX_PAUSE_QUANTA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27321.19-27321.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA7;
  wire [15:0] STAT_RX_PAUSE_QUANTA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27322.19-27322.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA8;
  wire [15:0] STAT_RX_PAUSE_QUANTA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27323.18-27323.35" *)
  output [8:0] STAT_RX_PAUSE_REQ;
  wire [8:0] STAT_RX_PAUSE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27324.18-27324.37" *)
  output [8:0] STAT_RX_PAUSE_VALID;
  wire [8:0] STAT_RX_PAUSE_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27325.12-27325.40" *)
  output STAT_RX_RECEIVED_LOCAL_FAULT;
  wire STAT_RX_RECEIVED_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27326.12-27326.32" *)
  output STAT_RX_REMOTE_FAULT;
  wire STAT_RX_REMOTE_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27327.12-27327.26" *)
  output STAT_RX_STATUS;
  wire STAT_RX_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27328.18-27328.37" *)
  output [3:0] STAT_RX_STOMPED_FCS;
  wire [3:0] STAT_RX_STOMPED_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27329.19-27329.33" *)
  output [19:0] STAT_RX_SYNCED;
  wire [19:0] STAT_RX_SYNCED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27330.19-27330.37" *)
  output [19:0] STAT_RX_SYNCED_ERR;
  wire [19:0] STAT_RX_SYNCED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27331.18-27331.47" *)
  output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
  wire [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27332.12-27332.27" *)
  output STAT_RX_TOOLONG;
  wire STAT_RX_TOOLONG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27333.18-27333.37" *)
  output [7:0] STAT_RX_TOTAL_BYTES;
  wire [7:0] STAT_RX_TOTAL_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27334.19-27334.43" *)
  output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
  wire [13:0] STAT_RX_TOTAL_GOOD_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27335.12-27335.38" *)
  output STAT_RX_TOTAL_GOOD_PACKETS;
  wire STAT_RX_TOTAL_GOOD_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27336.18-27336.39" *)
  output [3:0] STAT_RX_TOTAL_PACKETS;
  wire [3:0] STAT_RX_TOTAL_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27337.12-27337.29" *)
  output STAT_RX_TRUNCATED;
  wire STAT_RX_TRUNCATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27338.18-27338.35" *)
  output [3:0] STAT_RX_UNDERSIZE;
  wire [3:0] STAT_RX_UNDERSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27339.12-27339.27" *)
  output STAT_RX_UNICAST;
  wire STAT_RX_UNICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27340.12-27340.30" *)
  output STAT_RX_USER_PAUSE;
  wire STAT_RX_USER_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27341.12-27341.24" *)
  output STAT_RX_VLAN;
  wire STAT_RX_VLAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27342.19-27342.37" *)
  output [19:0] STAT_RX_VL_DEMUXED;
  wire [19:0] STAT_RX_VL_DEMUXED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27343.18-27343.37" *)
  output [4:0] STAT_RX_VL_NUMBER_0;
  wire [4:0] STAT_RX_VL_NUMBER_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27344.18-27344.37" *)
  output [4:0] STAT_RX_VL_NUMBER_1;
  wire [4:0] STAT_RX_VL_NUMBER_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27345.18-27345.38" *)
  output [4:0] STAT_RX_VL_NUMBER_10;
  wire [4:0] STAT_RX_VL_NUMBER_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27346.18-27346.38" *)
  output [4:0] STAT_RX_VL_NUMBER_11;
  wire [4:0] STAT_RX_VL_NUMBER_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27347.18-27347.38" *)
  output [4:0] STAT_RX_VL_NUMBER_12;
  wire [4:0] STAT_RX_VL_NUMBER_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27348.18-27348.38" *)
  output [4:0] STAT_RX_VL_NUMBER_13;
  wire [4:0] STAT_RX_VL_NUMBER_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27349.18-27349.38" *)
  output [4:0] STAT_RX_VL_NUMBER_14;
  wire [4:0] STAT_RX_VL_NUMBER_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27350.18-27350.38" *)
  output [4:0] STAT_RX_VL_NUMBER_15;
  wire [4:0] STAT_RX_VL_NUMBER_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27351.18-27351.38" *)
  output [4:0] STAT_RX_VL_NUMBER_16;
  wire [4:0] STAT_RX_VL_NUMBER_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27352.18-27352.38" *)
  output [4:0] STAT_RX_VL_NUMBER_17;
  wire [4:0] STAT_RX_VL_NUMBER_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27353.18-27353.38" *)
  output [4:0] STAT_RX_VL_NUMBER_18;
  wire [4:0] STAT_RX_VL_NUMBER_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27354.18-27354.38" *)
  output [4:0] STAT_RX_VL_NUMBER_19;
  wire [4:0] STAT_RX_VL_NUMBER_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27355.18-27355.37" *)
  output [4:0] STAT_RX_VL_NUMBER_2;
  wire [4:0] STAT_RX_VL_NUMBER_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27356.18-27356.37" *)
  output [4:0] STAT_RX_VL_NUMBER_3;
  wire [4:0] STAT_RX_VL_NUMBER_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27357.18-27357.37" *)
  output [4:0] STAT_RX_VL_NUMBER_4;
  wire [4:0] STAT_RX_VL_NUMBER_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27358.18-27358.37" *)
  output [4:0] STAT_RX_VL_NUMBER_5;
  wire [4:0] STAT_RX_VL_NUMBER_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27359.18-27359.37" *)
  output [4:0] STAT_RX_VL_NUMBER_6;
  wire [4:0] STAT_RX_VL_NUMBER_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27360.18-27360.37" *)
  output [4:0] STAT_RX_VL_NUMBER_7;
  wire [4:0] STAT_RX_VL_NUMBER_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27361.18-27361.37" *)
  output [4:0] STAT_RX_VL_NUMBER_8;
  wire [4:0] STAT_RX_VL_NUMBER_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27362.18-27362.37" *)
  output [4:0] STAT_RX_VL_NUMBER_9;
  wire [4:0] STAT_RX_VL_NUMBER_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27363.12-27363.27" *)
  output STAT_TX_BAD_FCS;
  wire STAT_TX_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27364.12-27364.29" *)
  output STAT_TX_BROADCAST;
  wire STAT_TX_BROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27365.12-27365.31" *)
  output STAT_TX_FRAME_ERROR;
  wire STAT_TX_FRAME_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27366.12-27366.31" *)
  output STAT_TX_LOCAL_FAULT;
  wire STAT_TX_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27367.12-27367.29" *)
  output STAT_TX_MULTICAST;
  wire STAT_TX_MULTICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27368.12-27368.42" *)
  output STAT_TX_PACKET_1024_1518_BYTES;
  wire STAT_TX_PACKET_1024_1518_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27369.12-27369.40" *)
  output STAT_TX_PACKET_128_255_BYTES;
  wire STAT_TX_PACKET_128_255_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27370.12-27370.42" *)
  output STAT_TX_PACKET_1519_1522_BYTES;
  wire STAT_TX_PACKET_1519_1522_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27371.12-27371.42" *)
  output STAT_TX_PACKET_1523_1548_BYTES;
  wire STAT_TX_PACKET_1523_1548_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27372.12-27372.42" *)
  output STAT_TX_PACKET_1549_2047_BYTES;
  wire STAT_TX_PACKET_1549_2047_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27373.12-27373.42" *)
  output STAT_TX_PACKET_2048_4095_BYTES;
  wire STAT_TX_PACKET_2048_4095_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27374.12-27374.40" *)
  output STAT_TX_PACKET_256_511_BYTES;
  wire STAT_TX_PACKET_256_511_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27375.12-27375.42" *)
  output STAT_TX_PACKET_4096_8191_BYTES;
  wire STAT_TX_PACKET_4096_8191_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27376.12-27376.41" *)
  output STAT_TX_PACKET_512_1023_BYTES;
  wire STAT_TX_PACKET_512_1023_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27377.12-27377.35" *)
  output STAT_TX_PACKET_64_BYTES;
  wire STAT_TX_PACKET_64_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27378.12-27378.39" *)
  output STAT_TX_PACKET_65_127_BYTES;
  wire STAT_TX_PACKET_65_127_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27379.12-27379.42" *)
  output STAT_TX_PACKET_8192_9215_BYTES;
  wire STAT_TX_PACKET_8192_9215_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27380.12-27380.32" *)
  output STAT_TX_PACKET_LARGE;
  wire STAT_TX_PACKET_LARGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27381.12-27381.32" *)
  output STAT_TX_PACKET_SMALL;
  wire STAT_TX_PACKET_SMALL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27382.12-27382.25" *)
  output STAT_TX_PAUSE;
  wire STAT_TX_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27383.18-27383.37" *)
  output [8:0] STAT_TX_PAUSE_VALID;
  wire [8:0] STAT_TX_PAUSE_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27384.12-27384.39" *)
  output STAT_TX_PTP_FIFO_READ_ERROR;
  wire STAT_TX_PTP_FIFO_READ_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27385.12-27385.40" *)
  output STAT_TX_PTP_FIFO_WRITE_ERROR;
  wire STAT_TX_PTP_FIFO_WRITE_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27386.18-27386.37" *)
  output [6:0] STAT_TX_TOTAL_BYTES;
  wire [6:0] STAT_TX_TOTAL_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27387.19-27387.43" *)
  output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
  wire [13:0] STAT_TX_TOTAL_GOOD_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27388.12-27388.38" *)
  output STAT_TX_TOTAL_GOOD_PACKETS;
  wire STAT_TX_TOTAL_GOOD_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27389.12-27389.33" *)
  output STAT_TX_TOTAL_PACKETS;
  wire STAT_TX_TOTAL_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27390.12-27390.27" *)
  output STAT_TX_UNICAST;
  wire STAT_TX_UNICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27391.12-27391.30" *)
  output STAT_TX_USER_PAUSE;
  wire STAT_TX_USER_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27392.12-27392.24" *)
  output STAT_TX_VLAN;
  wire STAT_TX_VLAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27497.11-27497.17" *)
  input TX_CLK;
  wire TX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27498.19-27498.29" *)
  input [127:0] TX_DATAIN0;
  wire [127:0] TX_DATAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27499.19-27499.29" *)
  input [127:0] TX_DATAIN1;
  wire [127:0] TX_DATAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27500.19-27500.29" *)
  input [127:0] TX_DATAIN2;
  wire [127:0] TX_DATAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27501.19-27501.29" *)
  input [127:0] TX_DATAIN3;
  wire [127:0] TX_DATAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27502.11-27502.20" *)
  input TX_ENAIN0;
  wire TX_ENAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27503.11-27503.20" *)
  input TX_ENAIN1;
  wire TX_ENAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27504.11-27504.20" *)
  input TX_ENAIN2;
  wire TX_ENAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27505.11-27505.20" *)
  input TX_ENAIN3;
  wire TX_ENAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27506.11-27506.20" *)
  input TX_EOPIN0;
  wire TX_EOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27507.11-27507.20" *)
  input TX_EOPIN1;
  wire TX_EOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27508.11-27508.20" *)
  input TX_EOPIN2;
  wire TX_EOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27509.11-27509.20" *)
  input TX_EOPIN3;
  wire TX_EOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27510.11-27510.20" *)
  input TX_ERRIN0;
  wire TX_ERRIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27511.11-27511.20" *)
  input TX_ERRIN1;
  wire TX_ERRIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27512.11-27512.20" *)
  input TX_ERRIN2;
  wire TX_ERRIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27513.11-27513.20" *)
  input TX_ERRIN3;
  wire TX_ERRIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27514.17-27514.26" *)
  input [3:0] TX_MTYIN0;
  wire [3:0] TX_MTYIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27515.17-27515.26" *)
  input [3:0] TX_MTYIN1;
  wire [3:0] TX_MTYIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27516.17-27516.26" *)
  input [3:0] TX_MTYIN2;
  wire [3:0] TX_MTYIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27517.17-27517.26" *)
  input [3:0] TX_MTYIN3;
  wire [3:0] TX_MTYIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27393.12-27393.21" *)
  output TX_OVFOUT;
  wire TX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27518.17-27518.33" *)
  input [1:0] TX_PTP_1588OP_IN;
  wire [1:0] TX_PTP_1588OP_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27519.18-27519.41" *)
  input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
  wire [15:0] TX_PTP_CHKSUM_OFFSET_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27394.18-27394.36" *)
  output [4:0] TX_PTP_PCSLANE_OUT;
  wire [4:0] TX_PTP_PCSLANE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27520.18-27520.36" *)
  input [63:0] TX_PTP_RXTSTAMP_IN;
  wire [63:0] TX_PTP_RXTSTAMP_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27521.18-27521.37" *)
  input [15:0] TX_PTP_TAG_FIELD_IN;
  wire [15:0] TX_PTP_TAG_FIELD_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27522.18-27522.41" *)
  input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
  wire [15:0] TX_PTP_TSTAMP_OFFSET_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27395.19-27395.36" *)
  output [79:0] TX_PTP_TSTAMP_OUT;
  wire [79:0] TX_PTP_TSTAMP_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27396.19-27396.40" *)
  output [15:0] TX_PTP_TSTAMP_TAG_OUT;
  wire [15:0] TX_PTP_TSTAMP_TAG_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27397.12-27397.35" *)
  output TX_PTP_TSTAMP_VALID_OUT;
  wire TX_PTP_TSTAMP_VALID_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27523.11-27523.31" *)
  input TX_PTP_UPD_CHKSUM_IN;
  wire TX_PTP_UPD_CHKSUM_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27398.12-27398.21" *)
  output TX_RDYOUT;
  wire TX_RDYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27524.11-27524.19" *)
  input TX_RESET;
  wire TX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27399.19-27399.38" *)
  output [15:0] TX_SERDES_ALT_DATA0;
  wire [15:0] TX_SERDES_ALT_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27400.19-27400.38" *)
  output [15:0] TX_SERDES_ALT_DATA1;
  wire [15:0] TX_SERDES_ALT_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27401.19-27401.38" *)
  output [15:0] TX_SERDES_ALT_DATA2;
  wire [15:0] TX_SERDES_ALT_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27402.19-27402.38" *)
  output [15:0] TX_SERDES_ALT_DATA3;
  wire [15:0] TX_SERDES_ALT_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27403.19-27403.34" *)
  output [63:0] TX_SERDES_DATA0;
  wire [63:0] TX_SERDES_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27404.19-27404.34" *)
  output [63:0] TX_SERDES_DATA1;
  wire [63:0] TX_SERDES_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27405.19-27405.34" *)
  output [63:0] TX_SERDES_DATA2;
  wire [63:0] TX_SERDES_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27406.19-27406.34" *)
  output [63:0] TX_SERDES_DATA3;
  wire [63:0] TX_SERDES_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27407.19-27407.34" *)
  output [31:0] TX_SERDES_DATA4;
  wire [31:0] TX_SERDES_DATA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27408.19-27408.34" *)
  output [31:0] TX_SERDES_DATA5;
  wire [31:0] TX_SERDES_DATA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27409.19-27409.34" *)
  output [31:0] TX_SERDES_DATA6;
  wire [31:0] TX_SERDES_DATA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27410.19-27410.34" *)
  output [31:0] TX_SERDES_DATA7;
  wire [31:0] TX_SERDES_DATA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27411.19-27411.34" *)
  output [31:0] TX_SERDES_DATA8;
  wire [31:0] TX_SERDES_DATA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27412.19-27412.34" *)
  output [31:0] TX_SERDES_DATA9;
  wire [31:0] TX_SERDES_DATA9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27525.11-27525.20" *)
  input TX_SOPIN0;
  wire TX_SOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27526.11-27526.20" *)
  input TX_SOPIN1;
  wire TX_SOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27527.11-27527.20" *)
  input TX_SOPIN2;
  wire TX_SOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27528.11-27528.20" *)
  input TX_SOPIN3;
  wire TX_SOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27413.12-27413.21" *)
  output TX_UNFOUT;
  wire TX_UNFOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27531.1-28029.10" *)
module CMACE4(DRP_DO, DRP_RDY, RSFEC_BYPASS_RX_DOUT, RSFEC_BYPASS_RX_DOUT_CW_START, RSFEC_BYPASS_RX_DOUT_VALID, RSFEC_BYPASS_TX_DOUT, RSFEC_BYPASS_TX_DOUT_CW_START, RSFEC_BYPASS_TX_DOUT_VALID, RX_DATAOUT0, RX_DATAOUT1, RX_DATAOUT2, RX_DATAOUT3, RX_ENAOUT0, RX_ENAOUT1, RX_ENAOUT2, RX_ENAOUT3, RX_EOPOUT0, RX_EOPOUT1, RX_EOPOUT2, RX_EOPOUT3, RX_ERROUT0
, RX_ERROUT1, RX_ERROUT2, RX_ERROUT3, RX_LANE_ALIGNER_FILL_0, RX_LANE_ALIGNER_FILL_1, RX_LANE_ALIGNER_FILL_10, RX_LANE_ALIGNER_FILL_11, RX_LANE_ALIGNER_FILL_12, RX_LANE_ALIGNER_FILL_13, RX_LANE_ALIGNER_FILL_14, RX_LANE_ALIGNER_FILL_15, RX_LANE_ALIGNER_FILL_16, RX_LANE_ALIGNER_FILL_17, RX_LANE_ALIGNER_FILL_18, RX_LANE_ALIGNER_FILL_19, RX_LANE_ALIGNER_FILL_2, RX_LANE_ALIGNER_FILL_3, RX_LANE_ALIGNER_FILL_4, RX_LANE_ALIGNER_FILL_5, RX_LANE_ALIGNER_FILL_6, RX_LANE_ALIGNER_FILL_7
, RX_LANE_ALIGNER_FILL_8, RX_LANE_ALIGNER_FILL_9, RX_MTYOUT0, RX_MTYOUT1, RX_MTYOUT2, RX_MTYOUT3, RX_OTN_BIP8_0, RX_OTN_BIP8_1, RX_OTN_BIP8_2, RX_OTN_BIP8_3, RX_OTN_BIP8_4, RX_OTN_DATA_0, RX_OTN_DATA_1, RX_OTN_DATA_2, RX_OTN_DATA_3, RX_OTN_DATA_4, RX_OTN_ENA, RX_OTN_LANE0, RX_OTN_VLMARKER, RX_PREOUT, RX_PTP_PCSLANE_OUT
, RX_PTP_TSTAMP_OUT, RX_SOPOUT0, RX_SOPOUT1, RX_SOPOUT2, RX_SOPOUT3, STAT_RX_ALIGNED, STAT_RX_ALIGNED_ERR, STAT_RX_BAD_CODE, STAT_RX_BAD_FCS, STAT_RX_BAD_PREAMBLE, STAT_RX_BAD_SFD, STAT_RX_BIP_ERR_0, STAT_RX_BIP_ERR_1, STAT_RX_BIP_ERR_10, STAT_RX_BIP_ERR_11, STAT_RX_BIP_ERR_12, STAT_RX_BIP_ERR_13, STAT_RX_BIP_ERR_14, STAT_RX_BIP_ERR_15, STAT_RX_BIP_ERR_16, STAT_RX_BIP_ERR_17
, STAT_RX_BIP_ERR_18, STAT_RX_BIP_ERR_19, STAT_RX_BIP_ERR_2, STAT_RX_BIP_ERR_3, STAT_RX_BIP_ERR_4, STAT_RX_BIP_ERR_5, STAT_RX_BIP_ERR_6, STAT_RX_BIP_ERR_7, STAT_RX_BIP_ERR_8, STAT_RX_BIP_ERR_9, STAT_RX_BLOCK_LOCK, STAT_RX_BROADCAST, STAT_RX_FRAGMENT, STAT_RX_FRAMING_ERR_0, STAT_RX_FRAMING_ERR_1, STAT_RX_FRAMING_ERR_10, STAT_RX_FRAMING_ERR_11, STAT_RX_FRAMING_ERR_12, STAT_RX_FRAMING_ERR_13, STAT_RX_FRAMING_ERR_14, STAT_RX_FRAMING_ERR_15
, STAT_RX_FRAMING_ERR_16, STAT_RX_FRAMING_ERR_17, STAT_RX_FRAMING_ERR_18, STAT_RX_FRAMING_ERR_19, STAT_RX_FRAMING_ERR_2, STAT_RX_FRAMING_ERR_3, STAT_RX_FRAMING_ERR_4, STAT_RX_FRAMING_ERR_5, STAT_RX_FRAMING_ERR_6, STAT_RX_FRAMING_ERR_7, STAT_RX_FRAMING_ERR_8, STAT_RX_FRAMING_ERR_9, STAT_RX_FRAMING_ERR_VALID_0, STAT_RX_FRAMING_ERR_VALID_1, STAT_RX_FRAMING_ERR_VALID_10, STAT_RX_FRAMING_ERR_VALID_11, STAT_RX_FRAMING_ERR_VALID_12, STAT_RX_FRAMING_ERR_VALID_13, STAT_RX_FRAMING_ERR_VALID_14, STAT_RX_FRAMING_ERR_VALID_15, STAT_RX_FRAMING_ERR_VALID_16
, STAT_RX_FRAMING_ERR_VALID_17, STAT_RX_FRAMING_ERR_VALID_18, STAT_RX_FRAMING_ERR_VALID_19, STAT_RX_FRAMING_ERR_VALID_2, STAT_RX_FRAMING_ERR_VALID_3, STAT_RX_FRAMING_ERR_VALID_4, STAT_RX_FRAMING_ERR_VALID_5, STAT_RX_FRAMING_ERR_VALID_6, STAT_RX_FRAMING_ERR_VALID_7, STAT_RX_FRAMING_ERR_VALID_8, STAT_RX_FRAMING_ERR_VALID_9, STAT_RX_GOT_SIGNAL_OS, STAT_RX_HI_BER, STAT_RX_INRANGEERR, STAT_RX_INTERNAL_LOCAL_FAULT, STAT_RX_JABBER, STAT_RX_LANE0_VLM_BIP7, STAT_RX_LANE0_VLM_BIP7_VALID, STAT_RX_LOCAL_FAULT, STAT_RX_MF_ERR, STAT_RX_MF_LEN_ERR
, STAT_RX_MF_REPEAT_ERR, STAT_RX_MISALIGNED, STAT_RX_MULTICAST, STAT_RX_OVERSIZE, STAT_RX_PACKET_1024_1518_BYTES, STAT_RX_PACKET_128_255_BYTES, STAT_RX_PACKET_1519_1522_BYTES, STAT_RX_PACKET_1523_1548_BYTES, STAT_RX_PACKET_1549_2047_BYTES, STAT_RX_PACKET_2048_4095_BYTES, STAT_RX_PACKET_256_511_BYTES, STAT_RX_PACKET_4096_8191_BYTES, STAT_RX_PACKET_512_1023_BYTES, STAT_RX_PACKET_64_BYTES, STAT_RX_PACKET_65_127_BYTES, STAT_RX_PACKET_8192_9215_BYTES, STAT_RX_PACKET_BAD_FCS, STAT_RX_PACKET_LARGE, STAT_RX_PACKET_SMALL, STAT_RX_PAUSE, STAT_RX_PAUSE_QUANTA0
, STAT_RX_PAUSE_QUANTA1, STAT_RX_PAUSE_QUANTA2, STAT_RX_PAUSE_QUANTA3, STAT_RX_PAUSE_QUANTA4, STAT_RX_PAUSE_QUANTA5, STAT_RX_PAUSE_QUANTA6, STAT_RX_PAUSE_QUANTA7, STAT_RX_PAUSE_QUANTA8, STAT_RX_PAUSE_REQ, STAT_RX_PAUSE_VALID, STAT_RX_RECEIVED_LOCAL_FAULT, STAT_RX_REMOTE_FAULT, STAT_RX_RSFEC_AM_LOCK0, STAT_RX_RSFEC_AM_LOCK1, STAT_RX_RSFEC_AM_LOCK2, STAT_RX_RSFEC_AM_LOCK3, STAT_RX_RSFEC_CORRECTED_CW_INC, STAT_RX_RSFEC_CW_INC, STAT_RX_RSFEC_ERR_COUNT0_INC, STAT_RX_RSFEC_ERR_COUNT1_INC, STAT_RX_RSFEC_ERR_COUNT2_INC
, STAT_RX_RSFEC_ERR_COUNT3_INC, STAT_RX_RSFEC_HI_SER, STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS, STAT_RX_RSFEC_LANE_FILL_0, STAT_RX_RSFEC_LANE_FILL_1, STAT_RX_RSFEC_LANE_FILL_2, STAT_RX_RSFEC_LANE_FILL_3, STAT_RX_RSFEC_LANE_MAPPING, STAT_RX_RSFEC_RSVD, STAT_RX_RSFEC_UNCORRECTED_CW_INC, STAT_RX_STATUS, STAT_RX_STOMPED_FCS, STAT_RX_SYNCED, STAT_RX_SYNCED_ERR, STAT_RX_TEST_PATTERN_MISMATCH, STAT_RX_TOOLONG, STAT_RX_TOTAL_BYTES, STAT_RX_TOTAL_GOOD_BYTES, STAT_RX_TOTAL_GOOD_PACKETS, STAT_RX_TOTAL_PACKETS, STAT_RX_TRUNCATED
, STAT_RX_UNDERSIZE, STAT_RX_UNICAST, STAT_RX_USER_PAUSE, STAT_RX_VLAN, STAT_RX_VL_DEMUXED, STAT_RX_VL_NUMBER_0, STAT_RX_VL_NUMBER_1, STAT_RX_VL_NUMBER_10, STAT_RX_VL_NUMBER_11, STAT_RX_VL_NUMBER_12, STAT_RX_VL_NUMBER_13, STAT_RX_VL_NUMBER_14, STAT_RX_VL_NUMBER_15, STAT_RX_VL_NUMBER_16, STAT_RX_VL_NUMBER_17, STAT_RX_VL_NUMBER_18, STAT_RX_VL_NUMBER_19, STAT_RX_VL_NUMBER_2, STAT_RX_VL_NUMBER_3, STAT_RX_VL_NUMBER_4, STAT_RX_VL_NUMBER_5
, STAT_RX_VL_NUMBER_6, STAT_RX_VL_NUMBER_7, STAT_RX_VL_NUMBER_8, STAT_RX_VL_NUMBER_9, STAT_TX_BAD_FCS, STAT_TX_BROADCAST, STAT_TX_FRAME_ERROR, STAT_TX_LOCAL_FAULT, STAT_TX_MULTICAST, STAT_TX_PACKET_1024_1518_BYTES, STAT_TX_PACKET_128_255_BYTES, STAT_TX_PACKET_1519_1522_BYTES, STAT_TX_PACKET_1523_1548_BYTES, STAT_TX_PACKET_1549_2047_BYTES, STAT_TX_PACKET_2048_4095_BYTES, STAT_TX_PACKET_256_511_BYTES, STAT_TX_PACKET_4096_8191_BYTES, STAT_TX_PACKET_512_1023_BYTES, STAT_TX_PACKET_64_BYTES, STAT_TX_PACKET_65_127_BYTES, STAT_TX_PACKET_8192_9215_BYTES
, STAT_TX_PACKET_LARGE, STAT_TX_PACKET_SMALL, STAT_TX_PAUSE, STAT_TX_PAUSE_VALID, STAT_TX_PTP_FIFO_READ_ERROR, STAT_TX_PTP_FIFO_WRITE_ERROR, STAT_TX_TOTAL_BYTES, STAT_TX_TOTAL_GOOD_BYTES, STAT_TX_TOTAL_GOOD_PACKETS, STAT_TX_TOTAL_PACKETS, STAT_TX_UNICAST, STAT_TX_USER_PAUSE, STAT_TX_VLAN, TX_OVFOUT, TX_PTP_PCSLANE_OUT, TX_PTP_TSTAMP_OUT, TX_PTP_TSTAMP_TAG_OUT, TX_PTP_TSTAMP_VALID_OUT, TX_RDYOUT, TX_SERDES_ALT_DATA0, TX_SERDES_ALT_DATA1
, TX_SERDES_ALT_DATA2, TX_SERDES_ALT_DATA3, TX_SERDES_DATA0, TX_SERDES_DATA1, TX_SERDES_DATA2, TX_SERDES_DATA3, TX_SERDES_DATA4, TX_SERDES_DATA5, TX_SERDES_DATA6, TX_SERDES_DATA7, TX_SERDES_DATA8, TX_SERDES_DATA9, TX_UNFOUT, CTL_CAUI4_MODE, CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE, CTL_RSFEC_IEEE_ERROR_INDICATION_MODE, CTL_RX_CHECK_ETYPE_GCP, CTL_RX_CHECK_ETYPE_GPP, CTL_RX_CHECK_ETYPE_PCP, CTL_RX_CHECK_ETYPE_PPP, CTL_RX_CHECK_MCAST_GCP
, CTL_RX_CHECK_MCAST_GPP, CTL_RX_CHECK_MCAST_PCP, CTL_RX_CHECK_MCAST_PPP, CTL_RX_CHECK_OPCODE_GCP, CTL_RX_CHECK_OPCODE_GPP, CTL_RX_CHECK_OPCODE_PCP, CTL_RX_CHECK_OPCODE_PPP, CTL_RX_CHECK_SA_GCP, CTL_RX_CHECK_SA_GPP, CTL_RX_CHECK_SA_PCP, CTL_RX_CHECK_SA_PPP, CTL_RX_CHECK_UCAST_GCP, CTL_RX_CHECK_UCAST_GPP, CTL_RX_CHECK_UCAST_PCP, CTL_RX_CHECK_UCAST_PPP, CTL_RX_ENABLE, CTL_RX_ENABLE_GCP, CTL_RX_ENABLE_GPP, CTL_RX_ENABLE_PCP, CTL_RX_ENABLE_PPP, CTL_RX_FORCE_RESYNC
, CTL_RX_PAUSE_ACK, CTL_RX_PAUSE_ENABLE, CTL_RX_RSFEC_ENABLE, CTL_RX_RSFEC_ENABLE_CORRECTION, CTL_RX_RSFEC_ENABLE_INDICATION, CTL_RX_SYSTEMTIMERIN, CTL_RX_TEST_PATTERN, CTL_TX_ENABLE, CTL_TX_LANE0_VLM_BIP7_OVERRIDE, CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE, CTL_TX_PAUSE_ENABLE, CTL_TX_PAUSE_QUANTA0, CTL_TX_PAUSE_QUANTA1, CTL_TX_PAUSE_QUANTA2, CTL_TX_PAUSE_QUANTA3, CTL_TX_PAUSE_QUANTA4, CTL_TX_PAUSE_QUANTA5, CTL_TX_PAUSE_QUANTA6, CTL_TX_PAUSE_QUANTA7, CTL_TX_PAUSE_QUANTA8, CTL_TX_PAUSE_REFRESH_TIMER0
, CTL_TX_PAUSE_REFRESH_TIMER1, CTL_TX_PAUSE_REFRESH_TIMER2, CTL_TX_PAUSE_REFRESH_TIMER3, CTL_TX_PAUSE_REFRESH_TIMER4, CTL_TX_PAUSE_REFRESH_TIMER5, CTL_TX_PAUSE_REFRESH_TIMER6, CTL_TX_PAUSE_REFRESH_TIMER7, CTL_TX_PAUSE_REFRESH_TIMER8, CTL_TX_PAUSE_REQ, CTL_TX_PTP_VLANE_ADJUST_MODE, CTL_TX_RESEND_PAUSE, CTL_TX_RSFEC_ENABLE, CTL_TX_SEND_IDLE, CTL_TX_SEND_LFI, CTL_TX_SEND_RFI, CTL_TX_SYSTEMTIMERIN, CTL_TX_TEST_PATTERN, DRP_ADDR, DRP_CLK, DRP_DI, DRP_EN
, DRP_WE, RSFEC_BYPASS_RX_DIN, RSFEC_BYPASS_RX_DIN_CW_START, RSFEC_BYPASS_TX_DIN, RSFEC_BYPASS_TX_DIN_CW_START, RX_CLK, RX_RESET, RX_SERDES_ALT_DATA0, RX_SERDES_ALT_DATA1, RX_SERDES_ALT_DATA2, RX_SERDES_ALT_DATA3, RX_SERDES_CLK, RX_SERDES_DATA0, RX_SERDES_DATA1, RX_SERDES_DATA2, RX_SERDES_DATA3, RX_SERDES_DATA4, RX_SERDES_DATA5, RX_SERDES_DATA6, RX_SERDES_DATA7, RX_SERDES_DATA8
, RX_SERDES_DATA9, RX_SERDES_RESET, TX_CLK, TX_DATAIN0, TX_DATAIN1, TX_DATAIN2, TX_DATAIN3, TX_ENAIN0, TX_ENAIN1, TX_ENAIN2, TX_ENAIN3, TX_EOPIN0, TX_EOPIN1, TX_EOPIN2, TX_EOPIN3, TX_ERRIN0, TX_ERRIN1, TX_ERRIN2, TX_ERRIN3, TX_MTYIN0, TX_MTYIN1
, TX_MTYIN2, TX_MTYIN3, TX_PREIN, TX_PTP_1588OP_IN, TX_PTP_CHKSUM_OFFSET_IN, TX_PTP_RXTSTAMP_IN, TX_PTP_TAG_FIELD_IN, TX_PTP_TSTAMP_OFFSET_IN, TX_PTP_UPD_CHKSUM_IN, TX_RESET, TX_SOPIN0, TX_SOPIN1, TX_SOPIN2, TX_SOPIN3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27902.11-27902.25" *)
  input CTL_CAUI4_MODE;
  wire CTL_CAUI4_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27903.11-27903.50" *)
  input CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE;
  wire CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27904.11-27904.47" *)
  input CTL_RSFEC_IEEE_ERROR_INDICATION_MODE;
  wire CTL_RSFEC_IEEE_ERROR_INDICATION_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27905.11-27905.33" *)
  input CTL_RX_CHECK_ETYPE_GCP;
  wire CTL_RX_CHECK_ETYPE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27906.11-27906.33" *)
  input CTL_RX_CHECK_ETYPE_GPP;
  wire CTL_RX_CHECK_ETYPE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27907.11-27907.33" *)
  input CTL_RX_CHECK_ETYPE_PCP;
  wire CTL_RX_CHECK_ETYPE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27908.11-27908.33" *)
  input CTL_RX_CHECK_ETYPE_PPP;
  wire CTL_RX_CHECK_ETYPE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27909.11-27909.33" *)
  input CTL_RX_CHECK_MCAST_GCP;
  wire CTL_RX_CHECK_MCAST_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27910.11-27910.33" *)
  input CTL_RX_CHECK_MCAST_GPP;
  wire CTL_RX_CHECK_MCAST_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27911.11-27911.33" *)
  input CTL_RX_CHECK_MCAST_PCP;
  wire CTL_RX_CHECK_MCAST_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27912.11-27912.33" *)
  input CTL_RX_CHECK_MCAST_PPP;
  wire CTL_RX_CHECK_MCAST_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27913.11-27913.34" *)
  input CTL_RX_CHECK_OPCODE_GCP;
  wire CTL_RX_CHECK_OPCODE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27914.11-27914.34" *)
  input CTL_RX_CHECK_OPCODE_GPP;
  wire CTL_RX_CHECK_OPCODE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27915.11-27915.34" *)
  input CTL_RX_CHECK_OPCODE_PCP;
  wire CTL_RX_CHECK_OPCODE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27916.11-27916.34" *)
  input CTL_RX_CHECK_OPCODE_PPP;
  wire CTL_RX_CHECK_OPCODE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27917.11-27917.30" *)
  input CTL_RX_CHECK_SA_GCP;
  wire CTL_RX_CHECK_SA_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27918.11-27918.30" *)
  input CTL_RX_CHECK_SA_GPP;
  wire CTL_RX_CHECK_SA_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27919.11-27919.30" *)
  input CTL_RX_CHECK_SA_PCP;
  wire CTL_RX_CHECK_SA_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27920.11-27920.30" *)
  input CTL_RX_CHECK_SA_PPP;
  wire CTL_RX_CHECK_SA_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27921.11-27921.33" *)
  input CTL_RX_CHECK_UCAST_GCP;
  wire CTL_RX_CHECK_UCAST_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27922.11-27922.33" *)
  input CTL_RX_CHECK_UCAST_GPP;
  wire CTL_RX_CHECK_UCAST_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27923.11-27923.33" *)
  input CTL_RX_CHECK_UCAST_PCP;
  wire CTL_RX_CHECK_UCAST_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27924.11-27924.33" *)
  input CTL_RX_CHECK_UCAST_PPP;
  wire CTL_RX_CHECK_UCAST_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27925.11-27925.24" *)
  input CTL_RX_ENABLE;
  wire CTL_RX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27926.11-27926.28" *)
  input CTL_RX_ENABLE_GCP;
  wire CTL_RX_ENABLE_GCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27927.11-27927.28" *)
  input CTL_RX_ENABLE_GPP;
  wire CTL_RX_ENABLE_GPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27928.11-27928.28" *)
  input CTL_RX_ENABLE_PCP;
  wire CTL_RX_ENABLE_PCP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27929.11-27929.28" *)
  input CTL_RX_ENABLE_PPP;
  wire CTL_RX_ENABLE_PPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27930.11-27930.30" *)
  input CTL_RX_FORCE_RESYNC;
  wire CTL_RX_FORCE_RESYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27931.17-27931.33" *)
  input [8:0] CTL_RX_PAUSE_ACK;
  wire [8:0] CTL_RX_PAUSE_ACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27932.17-27932.36" *)
  input [8:0] CTL_RX_PAUSE_ENABLE;
  wire [8:0] CTL_RX_PAUSE_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27933.11-27933.30" *)
  input CTL_RX_RSFEC_ENABLE;
  wire CTL_RX_RSFEC_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27934.11-27934.41" *)
  input CTL_RX_RSFEC_ENABLE_CORRECTION;
  wire CTL_RX_RSFEC_ENABLE_CORRECTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27935.11-27935.41" *)
  input CTL_RX_RSFEC_ENABLE_INDICATION;
  wire CTL_RX_RSFEC_ENABLE_INDICATION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27936.18-27936.38" *)
  input [79:0] CTL_RX_SYSTEMTIMERIN;
  wire [79:0] CTL_RX_SYSTEMTIMERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27937.11-27937.30" *)
  input CTL_RX_TEST_PATTERN;
  wire CTL_RX_TEST_PATTERN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27938.11-27938.24" *)
  input CTL_TX_ENABLE;
  wire CTL_TX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27939.11-27939.41" *)
  input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
  wire CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27940.17-27940.53" *)
  input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
  wire [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27941.17-27941.36" *)
  input [8:0] CTL_TX_PAUSE_ENABLE;
  wire [8:0] CTL_TX_PAUSE_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27942.18-27942.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA0;
  wire [15:0] CTL_TX_PAUSE_QUANTA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27943.18-27943.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA1;
  wire [15:0] CTL_TX_PAUSE_QUANTA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27944.18-27944.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA2;
  wire [15:0] CTL_TX_PAUSE_QUANTA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27945.18-27945.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA3;
  wire [15:0] CTL_TX_PAUSE_QUANTA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27946.18-27946.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA4;
  wire [15:0] CTL_TX_PAUSE_QUANTA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27947.18-27947.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA5;
  wire [15:0] CTL_TX_PAUSE_QUANTA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27948.18-27948.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA6;
  wire [15:0] CTL_TX_PAUSE_QUANTA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27949.18-27949.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA7;
  wire [15:0] CTL_TX_PAUSE_QUANTA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27950.18-27950.38" *)
  input [15:0] CTL_TX_PAUSE_QUANTA8;
  wire [15:0] CTL_TX_PAUSE_QUANTA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27951.18-27951.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27952.18-27952.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27953.18-27953.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27954.18-27954.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27955.18-27955.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27956.18-27956.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27957.18-27957.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27958.18-27958.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27959.18-27959.45" *)
  input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
  wire [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27960.17-27960.33" *)
  input [8:0] CTL_TX_PAUSE_REQ;
  wire [8:0] CTL_TX_PAUSE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27961.11-27961.39" *)
  input CTL_TX_PTP_VLANE_ADJUST_MODE;
  wire CTL_TX_PTP_VLANE_ADJUST_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27962.11-27962.30" *)
  input CTL_TX_RESEND_PAUSE;
  wire CTL_TX_RESEND_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27963.11-27963.30" *)
  input CTL_TX_RSFEC_ENABLE;
  wire CTL_TX_RSFEC_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27964.11-27964.27" *)
  input CTL_TX_SEND_IDLE;
  wire CTL_TX_SEND_IDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27965.11-27965.26" *)
  input CTL_TX_SEND_LFI;
  wire CTL_TX_SEND_LFI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27966.11-27966.26" *)
  input CTL_TX_SEND_RFI;
  wire CTL_TX_SEND_RFI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27967.18-27967.38" *)
  input [79:0] CTL_TX_SYSTEMTIMERIN;
  wire [79:0] CTL_TX_SYSTEMTIMERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27968.11-27968.30" *)
  input CTL_TX_TEST_PATTERN;
  wire CTL_TX_TEST_PATTERN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27969.17-27969.25" *)
  input [9:0] DRP_ADDR;
  wire [9:0] DRP_ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27970.11-27970.18" *)
  input DRP_CLK;
  wire DRP_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27971.18-27971.24" *)
  input [15:0] DRP_DI;
  wire [15:0] DRP_DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27616.19-27616.25" *)
  output [15:0] DRP_DO;
  wire [15:0] DRP_DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27972.11-27972.17" *)
  input DRP_EN;
  wire DRP_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27617.12-27617.19" *)
  output DRP_RDY;
  wire DRP_RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27973.11-27973.17" *)
  input DRP_WE;
  wire DRP_WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27974.19-27974.38" *)
  input [329:0] RSFEC_BYPASS_RX_DIN;
  wire [329:0] RSFEC_BYPASS_RX_DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27975.11-27975.39" *)
  input RSFEC_BYPASS_RX_DIN_CW_START;
  wire RSFEC_BYPASS_RX_DIN_CW_START;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27618.20-27618.40" *)
  output [329:0] RSFEC_BYPASS_RX_DOUT;
  wire [329:0] RSFEC_BYPASS_RX_DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27619.12-27619.41" *)
  output RSFEC_BYPASS_RX_DOUT_CW_START;
  wire RSFEC_BYPASS_RX_DOUT_CW_START;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27620.12-27620.38" *)
  output RSFEC_BYPASS_RX_DOUT_VALID;
  wire RSFEC_BYPASS_RX_DOUT_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27976.19-27976.38" *)
  input [329:0] RSFEC_BYPASS_TX_DIN;
  wire [329:0] RSFEC_BYPASS_TX_DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27977.11-27977.39" *)
  input RSFEC_BYPASS_TX_DIN_CW_START;
  wire RSFEC_BYPASS_TX_DIN_CW_START;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27621.20-27621.40" *)
  output [329:0] RSFEC_BYPASS_TX_DOUT;
  wire [329:0] RSFEC_BYPASS_TX_DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27622.12-27622.41" *)
  output RSFEC_BYPASS_TX_DOUT_CW_START;
  wire RSFEC_BYPASS_TX_DOUT_CW_START;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27623.12-27623.38" *)
  output RSFEC_BYPASS_TX_DOUT_VALID;
  wire RSFEC_BYPASS_TX_DOUT_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27978.11-27978.17" *)
  input RX_CLK;
  wire RX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27624.20-27624.31" *)
  output [127:0] RX_DATAOUT0;
  wire [127:0] RX_DATAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27625.20-27625.31" *)
  output [127:0] RX_DATAOUT1;
  wire [127:0] RX_DATAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27626.20-27626.31" *)
  output [127:0] RX_DATAOUT2;
  wire [127:0] RX_DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27627.20-27627.31" *)
  output [127:0] RX_DATAOUT3;
  wire [127:0] RX_DATAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27628.12-27628.22" *)
  output RX_ENAOUT0;
  wire RX_ENAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27629.12-27629.22" *)
  output RX_ENAOUT1;
  wire RX_ENAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27630.12-27630.22" *)
  output RX_ENAOUT2;
  wire RX_ENAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27631.12-27631.22" *)
  output RX_ENAOUT3;
  wire RX_ENAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27632.12-27632.22" *)
  output RX_EOPOUT0;
  wire RX_EOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27633.12-27633.22" *)
  output RX_EOPOUT1;
  wire RX_EOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27634.12-27634.22" *)
  output RX_EOPOUT2;
  wire RX_EOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27635.12-27635.22" *)
  output RX_EOPOUT3;
  wire RX_EOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27636.12-27636.22" *)
  output RX_ERROUT0;
  wire RX_ERROUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27637.12-27637.22" *)
  output RX_ERROUT1;
  wire RX_ERROUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27638.12-27638.22" *)
  output RX_ERROUT2;
  wire RX_ERROUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27639.12-27639.22" *)
  output RX_ERROUT3;
  wire RX_ERROUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27640.18-27640.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_0;
  wire [6:0] RX_LANE_ALIGNER_FILL_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27641.18-27641.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_1;
  wire [6:0] RX_LANE_ALIGNER_FILL_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27642.18-27642.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_10;
  wire [6:0] RX_LANE_ALIGNER_FILL_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27643.18-27643.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_11;
  wire [6:0] RX_LANE_ALIGNER_FILL_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27644.18-27644.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_12;
  wire [6:0] RX_LANE_ALIGNER_FILL_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27645.18-27645.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_13;
  wire [6:0] RX_LANE_ALIGNER_FILL_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27646.18-27646.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_14;
  wire [6:0] RX_LANE_ALIGNER_FILL_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27647.18-27647.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_15;
  wire [6:0] RX_LANE_ALIGNER_FILL_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27648.18-27648.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_16;
  wire [6:0] RX_LANE_ALIGNER_FILL_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27649.18-27649.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_17;
  wire [6:0] RX_LANE_ALIGNER_FILL_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27650.18-27650.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_18;
  wire [6:0] RX_LANE_ALIGNER_FILL_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27651.18-27651.41" *)
  output [6:0] RX_LANE_ALIGNER_FILL_19;
  wire [6:0] RX_LANE_ALIGNER_FILL_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27652.18-27652.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_2;
  wire [6:0] RX_LANE_ALIGNER_FILL_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27653.18-27653.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_3;
  wire [6:0] RX_LANE_ALIGNER_FILL_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27654.18-27654.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_4;
  wire [6:0] RX_LANE_ALIGNER_FILL_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27655.18-27655.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_5;
  wire [6:0] RX_LANE_ALIGNER_FILL_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27656.18-27656.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_6;
  wire [6:0] RX_LANE_ALIGNER_FILL_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27657.18-27657.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_7;
  wire [6:0] RX_LANE_ALIGNER_FILL_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27658.18-27658.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_8;
  wire [6:0] RX_LANE_ALIGNER_FILL_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27659.18-27659.40" *)
  output [6:0] RX_LANE_ALIGNER_FILL_9;
  wire [6:0] RX_LANE_ALIGNER_FILL_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27660.18-27660.28" *)
  output [3:0] RX_MTYOUT0;
  wire [3:0] RX_MTYOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27661.18-27661.28" *)
  output [3:0] RX_MTYOUT1;
  wire [3:0] RX_MTYOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27662.18-27662.28" *)
  output [3:0] RX_MTYOUT2;
  wire [3:0] RX_MTYOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27663.18-27663.28" *)
  output [3:0] RX_MTYOUT3;
  wire [3:0] RX_MTYOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27664.18-27664.31" *)
  output [7:0] RX_OTN_BIP8_0;
  wire [7:0] RX_OTN_BIP8_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27665.18-27665.31" *)
  output [7:0] RX_OTN_BIP8_1;
  wire [7:0] RX_OTN_BIP8_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27666.18-27666.31" *)
  output [7:0] RX_OTN_BIP8_2;
  wire [7:0] RX_OTN_BIP8_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27667.18-27667.31" *)
  output [7:0] RX_OTN_BIP8_3;
  wire [7:0] RX_OTN_BIP8_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27668.18-27668.31" *)
  output [7:0] RX_OTN_BIP8_4;
  wire [7:0] RX_OTN_BIP8_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27669.19-27669.32" *)
  output [65:0] RX_OTN_DATA_0;
  wire [65:0] RX_OTN_DATA_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27670.19-27670.32" *)
  output [65:0] RX_OTN_DATA_1;
  wire [65:0] RX_OTN_DATA_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27671.19-27671.32" *)
  output [65:0] RX_OTN_DATA_2;
  wire [65:0] RX_OTN_DATA_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27672.19-27672.32" *)
  output [65:0] RX_OTN_DATA_3;
  wire [65:0] RX_OTN_DATA_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27673.19-27673.32" *)
  output [65:0] RX_OTN_DATA_4;
  wire [65:0] RX_OTN_DATA_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27674.12-27674.22" *)
  output RX_OTN_ENA;
  wire RX_OTN_ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27675.12-27675.24" *)
  output RX_OTN_LANE0;
  wire RX_OTN_LANE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27676.12-27676.27" *)
  output RX_OTN_VLMARKER;
  wire RX_OTN_VLMARKER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27677.19-27677.28" *)
  output [55:0] RX_PREOUT;
  wire [55:0] RX_PREOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27678.18-27678.36" *)
  output [4:0] RX_PTP_PCSLANE_OUT;
  wire [4:0] RX_PTP_PCSLANE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27679.19-27679.36" *)
  output [79:0] RX_PTP_TSTAMP_OUT;
  wire [79:0] RX_PTP_TSTAMP_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27979.11-27979.19" *)
  input RX_RESET;
  wire RX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27980.18-27980.37" *)
  input [15:0] RX_SERDES_ALT_DATA0;
  wire [15:0] RX_SERDES_ALT_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27981.18-27981.37" *)
  input [15:0] RX_SERDES_ALT_DATA1;
  wire [15:0] RX_SERDES_ALT_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27982.18-27982.37" *)
  input [15:0] RX_SERDES_ALT_DATA2;
  wire [15:0] RX_SERDES_ALT_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27983.18-27983.37" *)
  input [15:0] RX_SERDES_ALT_DATA3;
  wire [15:0] RX_SERDES_ALT_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27984.17-27984.30" *)
  input [9:0] RX_SERDES_CLK;
  wire [9:0] RX_SERDES_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27985.18-27985.33" *)
  input [63:0] RX_SERDES_DATA0;
  wire [63:0] RX_SERDES_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27986.18-27986.33" *)
  input [63:0] RX_SERDES_DATA1;
  wire [63:0] RX_SERDES_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27987.18-27987.33" *)
  input [63:0] RX_SERDES_DATA2;
  wire [63:0] RX_SERDES_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27988.18-27988.33" *)
  input [63:0] RX_SERDES_DATA3;
  wire [63:0] RX_SERDES_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27989.18-27989.33" *)
  input [31:0] RX_SERDES_DATA4;
  wire [31:0] RX_SERDES_DATA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27990.18-27990.33" *)
  input [31:0] RX_SERDES_DATA5;
  wire [31:0] RX_SERDES_DATA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27991.18-27991.33" *)
  input [31:0] RX_SERDES_DATA6;
  wire [31:0] RX_SERDES_DATA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27992.18-27992.33" *)
  input [31:0] RX_SERDES_DATA7;
  wire [31:0] RX_SERDES_DATA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27993.18-27993.33" *)
  input [31:0] RX_SERDES_DATA8;
  wire [31:0] RX_SERDES_DATA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27994.18-27994.33" *)
  input [31:0] RX_SERDES_DATA9;
  wire [31:0] RX_SERDES_DATA9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27995.17-27995.32" *)
  input [9:0] RX_SERDES_RESET;
  wire [9:0] RX_SERDES_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27680.12-27680.22" *)
  output RX_SOPOUT0;
  wire RX_SOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27681.12-27681.22" *)
  output RX_SOPOUT1;
  wire RX_SOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27682.12-27682.22" *)
  output RX_SOPOUT2;
  wire RX_SOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27683.12-27683.22" *)
  output RX_SOPOUT3;
  wire RX_SOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27684.12-27684.27" *)
  output STAT_RX_ALIGNED;
  wire STAT_RX_ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27685.12-27685.31" *)
  output STAT_RX_ALIGNED_ERR;
  wire STAT_RX_ALIGNED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27686.18-27686.34" *)
  output [2:0] STAT_RX_BAD_CODE;
  wire [2:0] STAT_RX_BAD_CODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27687.18-27687.33" *)
  output [2:0] STAT_RX_BAD_FCS;
  wire [2:0] STAT_RX_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27688.12-27688.32" *)
  output STAT_RX_BAD_PREAMBLE;
  wire STAT_RX_BAD_PREAMBLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27689.12-27689.27" *)
  output STAT_RX_BAD_SFD;
  wire STAT_RX_BAD_SFD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27690.12-27690.29" *)
  output STAT_RX_BIP_ERR_0;
  wire STAT_RX_BIP_ERR_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27691.12-27691.29" *)
  output STAT_RX_BIP_ERR_1;
  wire STAT_RX_BIP_ERR_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27692.12-27692.30" *)
  output STAT_RX_BIP_ERR_10;
  wire STAT_RX_BIP_ERR_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27693.12-27693.30" *)
  output STAT_RX_BIP_ERR_11;
  wire STAT_RX_BIP_ERR_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27694.12-27694.30" *)
  output STAT_RX_BIP_ERR_12;
  wire STAT_RX_BIP_ERR_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27695.12-27695.30" *)
  output STAT_RX_BIP_ERR_13;
  wire STAT_RX_BIP_ERR_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27696.12-27696.30" *)
  output STAT_RX_BIP_ERR_14;
  wire STAT_RX_BIP_ERR_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27697.12-27697.30" *)
  output STAT_RX_BIP_ERR_15;
  wire STAT_RX_BIP_ERR_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27698.12-27698.30" *)
  output STAT_RX_BIP_ERR_16;
  wire STAT_RX_BIP_ERR_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27699.12-27699.30" *)
  output STAT_RX_BIP_ERR_17;
  wire STAT_RX_BIP_ERR_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27700.12-27700.30" *)
  output STAT_RX_BIP_ERR_18;
  wire STAT_RX_BIP_ERR_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27701.12-27701.30" *)
  output STAT_RX_BIP_ERR_19;
  wire STAT_RX_BIP_ERR_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27702.12-27702.29" *)
  output STAT_RX_BIP_ERR_2;
  wire STAT_RX_BIP_ERR_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27703.12-27703.29" *)
  output STAT_RX_BIP_ERR_3;
  wire STAT_RX_BIP_ERR_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27704.12-27704.29" *)
  output STAT_RX_BIP_ERR_4;
  wire STAT_RX_BIP_ERR_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27705.12-27705.29" *)
  output STAT_RX_BIP_ERR_5;
  wire STAT_RX_BIP_ERR_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27706.12-27706.29" *)
  output STAT_RX_BIP_ERR_6;
  wire STAT_RX_BIP_ERR_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27707.12-27707.29" *)
  output STAT_RX_BIP_ERR_7;
  wire STAT_RX_BIP_ERR_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27708.12-27708.29" *)
  output STAT_RX_BIP_ERR_8;
  wire STAT_RX_BIP_ERR_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27709.12-27709.29" *)
  output STAT_RX_BIP_ERR_9;
  wire STAT_RX_BIP_ERR_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27710.19-27710.37" *)
  output [19:0] STAT_RX_BLOCK_LOCK;
  wire [19:0] STAT_RX_BLOCK_LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27711.12-27711.29" *)
  output STAT_RX_BROADCAST;
  wire STAT_RX_BROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27712.18-27712.34" *)
  output [2:0] STAT_RX_FRAGMENT;
  wire [2:0] STAT_RX_FRAGMENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27713.18-27713.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_0;
  wire [1:0] STAT_RX_FRAMING_ERR_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27714.18-27714.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_1;
  wire [1:0] STAT_RX_FRAMING_ERR_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27715.18-27715.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_10;
  wire [1:0] STAT_RX_FRAMING_ERR_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27716.18-27716.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_11;
  wire [1:0] STAT_RX_FRAMING_ERR_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27717.18-27717.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_12;
  wire [1:0] STAT_RX_FRAMING_ERR_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27718.18-27718.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_13;
  wire [1:0] STAT_RX_FRAMING_ERR_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27719.18-27719.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_14;
  wire [1:0] STAT_RX_FRAMING_ERR_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27720.18-27720.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_15;
  wire [1:0] STAT_RX_FRAMING_ERR_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27721.18-27721.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_16;
  wire [1:0] STAT_RX_FRAMING_ERR_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27722.18-27722.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_17;
  wire [1:0] STAT_RX_FRAMING_ERR_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27723.18-27723.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_18;
  wire [1:0] STAT_RX_FRAMING_ERR_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27724.18-27724.40" *)
  output [1:0] STAT_RX_FRAMING_ERR_19;
  wire [1:0] STAT_RX_FRAMING_ERR_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27725.18-27725.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_2;
  wire [1:0] STAT_RX_FRAMING_ERR_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27726.18-27726.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_3;
  wire [1:0] STAT_RX_FRAMING_ERR_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27727.18-27727.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_4;
  wire [1:0] STAT_RX_FRAMING_ERR_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27728.18-27728.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_5;
  wire [1:0] STAT_RX_FRAMING_ERR_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27729.18-27729.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_6;
  wire [1:0] STAT_RX_FRAMING_ERR_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27730.18-27730.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_7;
  wire [1:0] STAT_RX_FRAMING_ERR_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27731.18-27731.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_8;
  wire [1:0] STAT_RX_FRAMING_ERR_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27732.18-27732.39" *)
  output [1:0] STAT_RX_FRAMING_ERR_9;
  wire [1:0] STAT_RX_FRAMING_ERR_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27733.12-27733.39" *)
  output STAT_RX_FRAMING_ERR_VALID_0;
  wire STAT_RX_FRAMING_ERR_VALID_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27734.12-27734.39" *)
  output STAT_RX_FRAMING_ERR_VALID_1;
  wire STAT_RX_FRAMING_ERR_VALID_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27735.12-27735.40" *)
  output STAT_RX_FRAMING_ERR_VALID_10;
  wire STAT_RX_FRAMING_ERR_VALID_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27736.12-27736.40" *)
  output STAT_RX_FRAMING_ERR_VALID_11;
  wire STAT_RX_FRAMING_ERR_VALID_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27737.12-27737.40" *)
  output STAT_RX_FRAMING_ERR_VALID_12;
  wire STAT_RX_FRAMING_ERR_VALID_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27738.12-27738.40" *)
  output STAT_RX_FRAMING_ERR_VALID_13;
  wire STAT_RX_FRAMING_ERR_VALID_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27739.12-27739.40" *)
  output STAT_RX_FRAMING_ERR_VALID_14;
  wire STAT_RX_FRAMING_ERR_VALID_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27740.12-27740.40" *)
  output STAT_RX_FRAMING_ERR_VALID_15;
  wire STAT_RX_FRAMING_ERR_VALID_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27741.12-27741.40" *)
  output STAT_RX_FRAMING_ERR_VALID_16;
  wire STAT_RX_FRAMING_ERR_VALID_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27742.12-27742.40" *)
  output STAT_RX_FRAMING_ERR_VALID_17;
  wire STAT_RX_FRAMING_ERR_VALID_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27743.12-27743.40" *)
  output STAT_RX_FRAMING_ERR_VALID_18;
  wire STAT_RX_FRAMING_ERR_VALID_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27744.12-27744.40" *)
  output STAT_RX_FRAMING_ERR_VALID_19;
  wire STAT_RX_FRAMING_ERR_VALID_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27745.12-27745.39" *)
  output STAT_RX_FRAMING_ERR_VALID_2;
  wire STAT_RX_FRAMING_ERR_VALID_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27746.12-27746.39" *)
  output STAT_RX_FRAMING_ERR_VALID_3;
  wire STAT_RX_FRAMING_ERR_VALID_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27747.12-27747.39" *)
  output STAT_RX_FRAMING_ERR_VALID_4;
  wire STAT_RX_FRAMING_ERR_VALID_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27748.12-27748.39" *)
  output STAT_RX_FRAMING_ERR_VALID_5;
  wire STAT_RX_FRAMING_ERR_VALID_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27749.12-27749.39" *)
  output STAT_RX_FRAMING_ERR_VALID_6;
  wire STAT_RX_FRAMING_ERR_VALID_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27750.12-27750.39" *)
  output STAT_RX_FRAMING_ERR_VALID_7;
  wire STAT_RX_FRAMING_ERR_VALID_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27751.12-27751.39" *)
  output STAT_RX_FRAMING_ERR_VALID_8;
  wire STAT_RX_FRAMING_ERR_VALID_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27752.12-27752.39" *)
  output STAT_RX_FRAMING_ERR_VALID_9;
  wire STAT_RX_FRAMING_ERR_VALID_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27753.12-27753.33" *)
  output STAT_RX_GOT_SIGNAL_OS;
  wire STAT_RX_GOT_SIGNAL_OS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27754.12-27754.26" *)
  output STAT_RX_HI_BER;
  wire STAT_RX_HI_BER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27755.12-27755.30" *)
  output STAT_RX_INRANGEERR;
  wire STAT_RX_INRANGEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27756.12-27756.40" *)
  output STAT_RX_INTERNAL_LOCAL_FAULT;
  wire STAT_RX_INTERNAL_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27757.12-27757.26" *)
  output STAT_RX_JABBER;
  wire STAT_RX_JABBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27758.18-27758.40" *)
  output [7:0] STAT_RX_LANE0_VLM_BIP7;
  wire [7:0] STAT_RX_LANE0_VLM_BIP7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27759.12-27759.40" *)
  output STAT_RX_LANE0_VLM_BIP7_VALID;
  wire STAT_RX_LANE0_VLM_BIP7_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27760.12-27760.31" *)
  output STAT_RX_LOCAL_FAULT;
  wire STAT_RX_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27761.19-27761.33" *)
  output [19:0] STAT_RX_MF_ERR;
  wire [19:0] STAT_RX_MF_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27762.19-27762.37" *)
  output [19:0] STAT_RX_MF_LEN_ERR;
  wire [19:0] STAT_RX_MF_LEN_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27763.19-27763.40" *)
  output [19:0] STAT_RX_MF_REPEAT_ERR;
  wire [19:0] STAT_RX_MF_REPEAT_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27764.12-27764.30" *)
  output STAT_RX_MISALIGNED;
  wire STAT_RX_MISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27765.12-27765.29" *)
  output STAT_RX_MULTICAST;
  wire STAT_RX_MULTICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27766.12-27766.28" *)
  output STAT_RX_OVERSIZE;
  wire STAT_RX_OVERSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27767.12-27767.42" *)
  output STAT_RX_PACKET_1024_1518_BYTES;
  wire STAT_RX_PACKET_1024_1518_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27768.12-27768.40" *)
  output STAT_RX_PACKET_128_255_BYTES;
  wire STAT_RX_PACKET_128_255_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27769.12-27769.42" *)
  output STAT_RX_PACKET_1519_1522_BYTES;
  wire STAT_RX_PACKET_1519_1522_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27770.12-27770.42" *)
  output STAT_RX_PACKET_1523_1548_BYTES;
  wire STAT_RX_PACKET_1523_1548_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27771.12-27771.42" *)
  output STAT_RX_PACKET_1549_2047_BYTES;
  wire STAT_RX_PACKET_1549_2047_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27772.12-27772.42" *)
  output STAT_RX_PACKET_2048_4095_BYTES;
  wire STAT_RX_PACKET_2048_4095_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27773.12-27773.40" *)
  output STAT_RX_PACKET_256_511_BYTES;
  wire STAT_RX_PACKET_256_511_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27774.12-27774.42" *)
  output STAT_RX_PACKET_4096_8191_BYTES;
  wire STAT_RX_PACKET_4096_8191_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27775.12-27775.41" *)
  output STAT_RX_PACKET_512_1023_BYTES;
  wire STAT_RX_PACKET_512_1023_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27776.12-27776.35" *)
  output STAT_RX_PACKET_64_BYTES;
  wire STAT_RX_PACKET_64_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27777.12-27777.39" *)
  output STAT_RX_PACKET_65_127_BYTES;
  wire STAT_RX_PACKET_65_127_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27778.12-27778.42" *)
  output STAT_RX_PACKET_8192_9215_BYTES;
  wire STAT_RX_PACKET_8192_9215_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27779.12-27779.34" *)
  output STAT_RX_PACKET_BAD_FCS;
  wire STAT_RX_PACKET_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27780.12-27780.32" *)
  output STAT_RX_PACKET_LARGE;
  wire STAT_RX_PACKET_LARGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27781.18-27781.38" *)
  output [2:0] STAT_RX_PACKET_SMALL;
  wire [2:0] STAT_RX_PACKET_SMALL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27782.12-27782.25" *)
  output STAT_RX_PAUSE;
  wire STAT_RX_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27783.19-27783.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA0;
  wire [15:0] STAT_RX_PAUSE_QUANTA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27784.19-27784.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA1;
  wire [15:0] STAT_RX_PAUSE_QUANTA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27785.19-27785.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA2;
  wire [15:0] STAT_RX_PAUSE_QUANTA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27786.19-27786.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA3;
  wire [15:0] STAT_RX_PAUSE_QUANTA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27787.19-27787.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA4;
  wire [15:0] STAT_RX_PAUSE_QUANTA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27788.19-27788.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA5;
  wire [15:0] STAT_RX_PAUSE_QUANTA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27789.19-27789.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA6;
  wire [15:0] STAT_RX_PAUSE_QUANTA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27790.19-27790.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA7;
  wire [15:0] STAT_RX_PAUSE_QUANTA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27791.19-27791.40" *)
  output [15:0] STAT_RX_PAUSE_QUANTA8;
  wire [15:0] STAT_RX_PAUSE_QUANTA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27792.18-27792.35" *)
  output [8:0] STAT_RX_PAUSE_REQ;
  wire [8:0] STAT_RX_PAUSE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27793.18-27793.37" *)
  output [8:0] STAT_RX_PAUSE_VALID;
  wire [8:0] STAT_RX_PAUSE_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27794.12-27794.40" *)
  output STAT_RX_RECEIVED_LOCAL_FAULT;
  wire STAT_RX_RECEIVED_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27795.12-27795.32" *)
  output STAT_RX_REMOTE_FAULT;
  wire STAT_RX_REMOTE_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27796.12-27796.34" *)
  output STAT_RX_RSFEC_AM_LOCK0;
  wire STAT_RX_RSFEC_AM_LOCK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27797.12-27797.34" *)
  output STAT_RX_RSFEC_AM_LOCK1;
  wire STAT_RX_RSFEC_AM_LOCK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27798.12-27798.34" *)
  output STAT_RX_RSFEC_AM_LOCK2;
  wire STAT_RX_RSFEC_AM_LOCK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27799.12-27799.34" *)
  output STAT_RX_RSFEC_AM_LOCK3;
  wire STAT_RX_RSFEC_AM_LOCK3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27800.12-27800.42" *)
  output STAT_RX_RSFEC_CORRECTED_CW_INC;
  wire STAT_RX_RSFEC_CORRECTED_CW_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27801.12-27801.32" *)
  output STAT_RX_RSFEC_CW_INC;
  wire STAT_RX_RSFEC_CW_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27802.18-27802.46" *)
  output [2:0] STAT_RX_RSFEC_ERR_COUNT0_INC;
  wire [2:0] STAT_RX_RSFEC_ERR_COUNT0_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27803.18-27803.46" *)
  output [2:0] STAT_RX_RSFEC_ERR_COUNT1_INC;
  wire [2:0] STAT_RX_RSFEC_ERR_COUNT1_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27804.18-27804.46" *)
  output [2:0] STAT_RX_RSFEC_ERR_COUNT2_INC;
  wire [2:0] STAT_RX_RSFEC_ERR_COUNT2_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27805.18-27805.46" *)
  output [2:0] STAT_RX_RSFEC_ERR_COUNT3_INC;
  wire [2:0] STAT_RX_RSFEC_ERR_COUNT3_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27806.12-27806.32" *)
  output STAT_RX_RSFEC_HI_SER;
  wire STAT_RX_RSFEC_HI_SER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27807.12-27807.47" *)
  output STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS;
  wire STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27808.19-27808.44" *)
  output [13:0] STAT_RX_RSFEC_LANE_FILL_0;
  wire [13:0] STAT_RX_RSFEC_LANE_FILL_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27809.19-27809.44" *)
  output [13:0] STAT_RX_RSFEC_LANE_FILL_1;
  wire [13:0] STAT_RX_RSFEC_LANE_FILL_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27810.19-27810.44" *)
  output [13:0] STAT_RX_RSFEC_LANE_FILL_2;
  wire [13:0] STAT_RX_RSFEC_LANE_FILL_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27811.19-27811.44" *)
  output [13:0] STAT_RX_RSFEC_LANE_FILL_3;
  wire [13:0] STAT_RX_RSFEC_LANE_FILL_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27812.18-27812.44" *)
  output [7:0] STAT_RX_RSFEC_LANE_MAPPING;
  wire [7:0] STAT_RX_RSFEC_LANE_MAPPING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27813.19-27813.37" *)
  output [31:0] STAT_RX_RSFEC_RSVD;
  wire [31:0] STAT_RX_RSFEC_RSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27814.12-27814.44" *)
  output STAT_RX_RSFEC_UNCORRECTED_CW_INC;
  wire STAT_RX_RSFEC_UNCORRECTED_CW_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27815.12-27815.26" *)
  output STAT_RX_STATUS;
  wire STAT_RX_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27816.18-27816.37" *)
  output [2:0] STAT_RX_STOMPED_FCS;
  wire [2:0] STAT_RX_STOMPED_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27817.19-27817.33" *)
  output [19:0] STAT_RX_SYNCED;
  wire [19:0] STAT_RX_SYNCED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27818.19-27818.37" *)
  output [19:0] STAT_RX_SYNCED_ERR;
  wire [19:0] STAT_RX_SYNCED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27819.18-27819.47" *)
  output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
  wire [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27820.12-27820.27" *)
  output STAT_RX_TOOLONG;
  wire STAT_RX_TOOLONG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27821.18-27821.37" *)
  output [6:0] STAT_RX_TOTAL_BYTES;
  wire [6:0] STAT_RX_TOTAL_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27822.19-27822.43" *)
  output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
  wire [13:0] STAT_RX_TOTAL_GOOD_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27823.12-27823.38" *)
  output STAT_RX_TOTAL_GOOD_PACKETS;
  wire STAT_RX_TOTAL_GOOD_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27824.18-27824.39" *)
  output [2:0] STAT_RX_TOTAL_PACKETS;
  wire [2:0] STAT_RX_TOTAL_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27825.12-27825.29" *)
  output STAT_RX_TRUNCATED;
  wire STAT_RX_TRUNCATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27826.18-27826.35" *)
  output [2:0] STAT_RX_UNDERSIZE;
  wire [2:0] STAT_RX_UNDERSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27827.12-27827.27" *)
  output STAT_RX_UNICAST;
  wire STAT_RX_UNICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27828.12-27828.30" *)
  output STAT_RX_USER_PAUSE;
  wire STAT_RX_USER_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27829.12-27829.24" *)
  output STAT_RX_VLAN;
  wire STAT_RX_VLAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27830.19-27830.37" *)
  output [19:0] STAT_RX_VL_DEMUXED;
  wire [19:0] STAT_RX_VL_DEMUXED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27831.18-27831.37" *)
  output [4:0] STAT_RX_VL_NUMBER_0;
  wire [4:0] STAT_RX_VL_NUMBER_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27832.18-27832.37" *)
  output [4:0] STAT_RX_VL_NUMBER_1;
  wire [4:0] STAT_RX_VL_NUMBER_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27833.18-27833.38" *)
  output [4:0] STAT_RX_VL_NUMBER_10;
  wire [4:0] STAT_RX_VL_NUMBER_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27834.18-27834.38" *)
  output [4:0] STAT_RX_VL_NUMBER_11;
  wire [4:0] STAT_RX_VL_NUMBER_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27835.18-27835.38" *)
  output [4:0] STAT_RX_VL_NUMBER_12;
  wire [4:0] STAT_RX_VL_NUMBER_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27836.18-27836.38" *)
  output [4:0] STAT_RX_VL_NUMBER_13;
  wire [4:0] STAT_RX_VL_NUMBER_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27837.18-27837.38" *)
  output [4:0] STAT_RX_VL_NUMBER_14;
  wire [4:0] STAT_RX_VL_NUMBER_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27838.18-27838.38" *)
  output [4:0] STAT_RX_VL_NUMBER_15;
  wire [4:0] STAT_RX_VL_NUMBER_15;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27839.18-27839.38" *)
  output [4:0] STAT_RX_VL_NUMBER_16;
  wire [4:0] STAT_RX_VL_NUMBER_16;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27840.18-27840.38" *)
  output [4:0] STAT_RX_VL_NUMBER_17;
  wire [4:0] STAT_RX_VL_NUMBER_17;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27841.18-27841.38" *)
  output [4:0] STAT_RX_VL_NUMBER_18;
  wire [4:0] STAT_RX_VL_NUMBER_18;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27842.18-27842.38" *)
  output [4:0] STAT_RX_VL_NUMBER_19;
  wire [4:0] STAT_RX_VL_NUMBER_19;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27843.18-27843.37" *)
  output [4:0] STAT_RX_VL_NUMBER_2;
  wire [4:0] STAT_RX_VL_NUMBER_2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27844.18-27844.37" *)
  output [4:0] STAT_RX_VL_NUMBER_3;
  wire [4:0] STAT_RX_VL_NUMBER_3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27845.18-27845.37" *)
  output [4:0] STAT_RX_VL_NUMBER_4;
  wire [4:0] STAT_RX_VL_NUMBER_4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27846.18-27846.37" *)
  output [4:0] STAT_RX_VL_NUMBER_5;
  wire [4:0] STAT_RX_VL_NUMBER_5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27847.18-27847.37" *)
  output [4:0] STAT_RX_VL_NUMBER_6;
  wire [4:0] STAT_RX_VL_NUMBER_6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27848.18-27848.37" *)
  output [4:0] STAT_RX_VL_NUMBER_7;
  wire [4:0] STAT_RX_VL_NUMBER_7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27849.18-27849.37" *)
  output [4:0] STAT_RX_VL_NUMBER_8;
  wire [4:0] STAT_RX_VL_NUMBER_8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27850.18-27850.37" *)
  output [4:0] STAT_RX_VL_NUMBER_9;
  wire [4:0] STAT_RX_VL_NUMBER_9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27851.12-27851.27" *)
  output STAT_TX_BAD_FCS;
  wire STAT_TX_BAD_FCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27852.12-27852.29" *)
  output STAT_TX_BROADCAST;
  wire STAT_TX_BROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27853.12-27853.31" *)
  output STAT_TX_FRAME_ERROR;
  wire STAT_TX_FRAME_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27854.12-27854.31" *)
  output STAT_TX_LOCAL_FAULT;
  wire STAT_TX_LOCAL_FAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27855.12-27855.29" *)
  output STAT_TX_MULTICAST;
  wire STAT_TX_MULTICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27856.12-27856.42" *)
  output STAT_TX_PACKET_1024_1518_BYTES;
  wire STAT_TX_PACKET_1024_1518_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27857.12-27857.40" *)
  output STAT_TX_PACKET_128_255_BYTES;
  wire STAT_TX_PACKET_128_255_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27858.12-27858.42" *)
  output STAT_TX_PACKET_1519_1522_BYTES;
  wire STAT_TX_PACKET_1519_1522_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27859.12-27859.42" *)
  output STAT_TX_PACKET_1523_1548_BYTES;
  wire STAT_TX_PACKET_1523_1548_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27860.12-27860.42" *)
  output STAT_TX_PACKET_1549_2047_BYTES;
  wire STAT_TX_PACKET_1549_2047_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27861.12-27861.42" *)
  output STAT_TX_PACKET_2048_4095_BYTES;
  wire STAT_TX_PACKET_2048_4095_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27862.12-27862.40" *)
  output STAT_TX_PACKET_256_511_BYTES;
  wire STAT_TX_PACKET_256_511_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27863.12-27863.42" *)
  output STAT_TX_PACKET_4096_8191_BYTES;
  wire STAT_TX_PACKET_4096_8191_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27864.12-27864.41" *)
  output STAT_TX_PACKET_512_1023_BYTES;
  wire STAT_TX_PACKET_512_1023_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27865.12-27865.35" *)
  output STAT_TX_PACKET_64_BYTES;
  wire STAT_TX_PACKET_64_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27866.12-27866.39" *)
  output STAT_TX_PACKET_65_127_BYTES;
  wire STAT_TX_PACKET_65_127_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27867.12-27867.42" *)
  output STAT_TX_PACKET_8192_9215_BYTES;
  wire STAT_TX_PACKET_8192_9215_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27868.12-27868.32" *)
  output STAT_TX_PACKET_LARGE;
  wire STAT_TX_PACKET_LARGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27869.12-27869.32" *)
  output STAT_TX_PACKET_SMALL;
  wire STAT_TX_PACKET_SMALL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27870.12-27870.25" *)
  output STAT_TX_PAUSE;
  wire STAT_TX_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27871.18-27871.37" *)
  output [8:0] STAT_TX_PAUSE_VALID;
  wire [8:0] STAT_TX_PAUSE_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27872.12-27872.39" *)
  output STAT_TX_PTP_FIFO_READ_ERROR;
  wire STAT_TX_PTP_FIFO_READ_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27873.12-27873.40" *)
  output STAT_TX_PTP_FIFO_WRITE_ERROR;
  wire STAT_TX_PTP_FIFO_WRITE_ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27874.18-27874.37" *)
  output [5:0] STAT_TX_TOTAL_BYTES;
  wire [5:0] STAT_TX_TOTAL_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27875.19-27875.43" *)
  output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
  wire [13:0] STAT_TX_TOTAL_GOOD_BYTES;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27876.12-27876.38" *)
  output STAT_TX_TOTAL_GOOD_PACKETS;
  wire STAT_TX_TOTAL_GOOD_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27877.12-27877.33" *)
  output STAT_TX_TOTAL_PACKETS;
  wire STAT_TX_TOTAL_PACKETS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27878.12-27878.27" *)
  output STAT_TX_UNICAST;
  wire STAT_TX_UNICAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27879.12-27879.30" *)
  output STAT_TX_USER_PAUSE;
  wire STAT_TX_USER_PAUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27880.12-27880.24" *)
  output STAT_TX_VLAN;
  wire STAT_TX_VLAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27996.11-27996.17" *)
  input TX_CLK;
  wire TX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27997.19-27997.29" *)
  input [127:0] TX_DATAIN0;
  wire [127:0] TX_DATAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27998.19-27998.29" *)
  input [127:0] TX_DATAIN1;
  wire [127:0] TX_DATAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27999.19-27999.29" *)
  input [127:0] TX_DATAIN2;
  wire [127:0] TX_DATAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28000.19-28000.29" *)
  input [127:0] TX_DATAIN3;
  wire [127:0] TX_DATAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28001.11-28001.20" *)
  input TX_ENAIN0;
  wire TX_ENAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28002.11-28002.20" *)
  input TX_ENAIN1;
  wire TX_ENAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28003.11-28003.20" *)
  input TX_ENAIN2;
  wire TX_ENAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28004.11-28004.20" *)
  input TX_ENAIN3;
  wire TX_ENAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28005.11-28005.20" *)
  input TX_EOPIN0;
  wire TX_EOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28006.11-28006.20" *)
  input TX_EOPIN1;
  wire TX_EOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28007.11-28007.20" *)
  input TX_EOPIN2;
  wire TX_EOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28008.11-28008.20" *)
  input TX_EOPIN3;
  wire TX_EOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28009.11-28009.20" *)
  input TX_ERRIN0;
  wire TX_ERRIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28010.11-28010.20" *)
  input TX_ERRIN1;
  wire TX_ERRIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28011.11-28011.20" *)
  input TX_ERRIN2;
  wire TX_ERRIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28012.11-28012.20" *)
  input TX_ERRIN3;
  wire TX_ERRIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28013.17-28013.26" *)
  input [3:0] TX_MTYIN0;
  wire [3:0] TX_MTYIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28014.17-28014.26" *)
  input [3:0] TX_MTYIN1;
  wire [3:0] TX_MTYIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28015.17-28015.26" *)
  input [3:0] TX_MTYIN2;
  wire [3:0] TX_MTYIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28016.17-28016.26" *)
  input [3:0] TX_MTYIN3;
  wire [3:0] TX_MTYIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27881.12-27881.21" *)
  output TX_OVFOUT;
  wire TX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28017.18-28017.26" *)
  input [55:0] TX_PREIN;
  wire [55:0] TX_PREIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28018.17-28018.33" *)
  input [1:0] TX_PTP_1588OP_IN;
  wire [1:0] TX_PTP_1588OP_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28019.18-28019.41" *)
  input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
  wire [15:0] TX_PTP_CHKSUM_OFFSET_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27882.18-27882.36" *)
  output [4:0] TX_PTP_PCSLANE_OUT;
  wire [4:0] TX_PTP_PCSLANE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28020.18-28020.36" *)
  input [63:0] TX_PTP_RXTSTAMP_IN;
  wire [63:0] TX_PTP_RXTSTAMP_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28021.18-28021.37" *)
  input [15:0] TX_PTP_TAG_FIELD_IN;
  wire [15:0] TX_PTP_TAG_FIELD_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28022.18-28022.41" *)
  input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
  wire [15:0] TX_PTP_TSTAMP_OFFSET_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27883.19-27883.36" *)
  output [79:0] TX_PTP_TSTAMP_OUT;
  wire [79:0] TX_PTP_TSTAMP_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27884.19-27884.40" *)
  output [15:0] TX_PTP_TSTAMP_TAG_OUT;
  wire [15:0] TX_PTP_TSTAMP_TAG_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27885.12-27885.35" *)
  output TX_PTP_TSTAMP_VALID_OUT;
  wire TX_PTP_TSTAMP_VALID_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28023.11-28023.31" *)
  input TX_PTP_UPD_CHKSUM_IN;
  wire TX_PTP_UPD_CHKSUM_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27886.12-27886.21" *)
  output TX_RDYOUT;
  wire TX_RDYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28024.11-28024.19" *)
  input TX_RESET;
  wire TX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27887.19-27887.38" *)
  output [15:0] TX_SERDES_ALT_DATA0;
  wire [15:0] TX_SERDES_ALT_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27888.19-27888.38" *)
  output [15:0] TX_SERDES_ALT_DATA1;
  wire [15:0] TX_SERDES_ALT_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27889.19-27889.38" *)
  output [15:0] TX_SERDES_ALT_DATA2;
  wire [15:0] TX_SERDES_ALT_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27890.19-27890.38" *)
  output [15:0] TX_SERDES_ALT_DATA3;
  wire [15:0] TX_SERDES_ALT_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27891.19-27891.34" *)
  output [63:0] TX_SERDES_DATA0;
  wire [63:0] TX_SERDES_DATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27892.19-27892.34" *)
  output [63:0] TX_SERDES_DATA1;
  wire [63:0] TX_SERDES_DATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27893.19-27893.34" *)
  output [63:0] TX_SERDES_DATA2;
  wire [63:0] TX_SERDES_DATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27894.19-27894.34" *)
  output [63:0] TX_SERDES_DATA3;
  wire [63:0] TX_SERDES_DATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27895.19-27895.34" *)
  output [31:0] TX_SERDES_DATA4;
  wire [31:0] TX_SERDES_DATA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27896.19-27896.34" *)
  output [31:0] TX_SERDES_DATA5;
  wire [31:0] TX_SERDES_DATA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27897.19-27897.34" *)
  output [31:0] TX_SERDES_DATA6;
  wire [31:0] TX_SERDES_DATA6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27898.19-27898.34" *)
  output [31:0] TX_SERDES_DATA7;
  wire [31:0] TX_SERDES_DATA7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27899.19-27899.34" *)
  output [31:0] TX_SERDES_DATA8;
  wire [31:0] TX_SERDES_DATA8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27900.19-27900.34" *)
  output [31:0] TX_SERDES_DATA9;
  wire [31:0] TX_SERDES_DATA9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28025.11-28025.20" *)
  input TX_SOPIN0;
  wire TX_SOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28026.11-28026.20" *)
  input TX_SOPIN1;
  wire TX_SOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28027.11-28027.20" *)
  input TX_SOPIN2;
  wire TX_SOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28028.11-28028.20" *)
  input TX_SOPIN3;
  wire TX_SOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27901.12-27901.21" *)
  output TX_UNFOUT;
  wire TX_UNFOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12417.1-12426.10" *)
module CRC32(CRCOUT, CRCCLK, CRCDATAVALID, CRCDATAWIDTH, CRCIN, CRCRESET);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12421.11-12421.17" *)
  input CRCCLK;
  wire CRCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12422.11-12422.23" *)
  input CRCDATAVALID;
  wire CRCDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12423.17-12423.29" *)
  input [2:0] CRCDATAWIDTH;
  wire [2:0] CRCDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12424.18-12424.23" *)
  input [31:0] CRCIN;
  wire [31:0] CRCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12419.19-12419.25" *)
  output [31:0] CRCOUT;
  wire [31:0] CRCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12425.11-12425.19" *)
  input CRCRESET;
  wire CRCRESET;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12428.1-12437.10" *)
module CRC64(CRCOUT, CRCCLK, CRCDATAVALID, CRCDATAWIDTH, CRCIN, CRCRESET);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12432.11-12432.17" *)
  input CRCCLK;
  wire CRCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12433.11-12433.23" *)
  input CRCDATAVALID;
  wire CRCDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12434.17-12434.29" *)
  input [2:0] CRCDATAWIDTH;
  wire [2:0] CRCDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12435.18-12435.23" *)
  input [63:0] CRCIN;
  wire [63:0] CRCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12430.19-12430.25" *)
  output [31:0] CRCOUT;
  wire [31:0] CRCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12436.11-12436.19" *)
  input CRCRESET;
  wire CRCRESET;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7955.1-7958.10" *)
module DCIRESET(LOCKED, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7956.12-7956.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7957.11-7957.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8176.1-8212.10" *)
module DCM(CLKFB, CLKIN, DSSEN, PSCLK, PSEN, PSINCDEC, RST, CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90, CLKDV, CLKFX, CLKFX180, LOCKED, PSDONE, STATUS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8200.12-8200.16" *)
  output CLK0;
  wire CLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8201.12-8201.18" *)
  output CLK180;
  wire CLK180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8202.12-8202.18" *)
  output CLK270;
  wire CLK270;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8203.12-8203.17" *)
  output CLK2X;
  wire CLK2X;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8204.12-8204.20" *)
  output CLK2X180;
  wire CLK2X180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8205.12-8205.17" *)
  output CLK90;
  wire CLK90;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8206.12-8206.17" *)
  output CLKDV;
  wire CLKDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8193.11-8193.16" *)
  input CLKFB;
  wire CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8207.12-8207.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8208.12-8208.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8194.11-8194.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8195.11-8195.16" *)
  input DSSEN;
  wire DSSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8209.12-8209.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8196.11-8196.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8210.12-8210.18" *)
  output PSDONE;
  wire PSDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8197.11-8197.15" *)
  input PSEN;
  wire PSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8198.11-8198.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8199.11-8199.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8211.18-8211.24" *)
  output [7:0] STATUS;
  wire [7:0] STATUS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8273.1-8315.10" *)
module DCM_ADV(CLK0, CLK180, CLK270, CLK2X180, CLK2X, CLK90, CLKDV, CLKFX180, CLKFX, DRDY, LOCKED, PSDONE, DO, CLKFB, CLKIN, DCLK, DEN, DWE, PSCLK, PSEN, PSINCDEC
, RST, DI, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8291.12-8291.16" *)
  output CLK0;
  wire CLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8292.12-8292.18" *)
  output CLK180;
  wire CLK180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8293.12-8293.18" *)
  output CLK270;
  wire CLK270;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8295.12-8295.17" *)
  output CLK2X;
  wire CLK2X;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8294.12-8294.20" *)
  output CLK2X180;
  wire CLK2X180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8296.12-8296.17" *)
  output CLK90;
  wire CLK90;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8297.12-8297.17" *)
  output CLKDV;
  wire CLKDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8304.11-8304.16" *)
  input CLKFB;
  wire CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8299.12-8299.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8298.12-8298.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8305.11-8305.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8314.17-8314.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8306.11-8306.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8307.11-8307.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8313.18-8313.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8303.19-8303.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8300.12-8300.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8308.11-8308.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8301.12-8301.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8309.11-8309.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8302.12-8302.18" *)
  output PSDONE;
  wire PSDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8310.11-8310.15" *)
  input PSEN;
  wire PSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8311.11-8311.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8312.11-8312.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8317.1-8347.10" *)
module DCM_BASE(CLK0, CLK180, CLK270, CLK2X180, CLK2X, CLK90, CLKDV, CLKFX180, CLKFX, LOCKED, CLKFB, CLKIN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8334.12-8334.16" *)
  output CLK0;
  wire CLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8335.12-8335.18" *)
  output CLK180;
  wire CLK180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8336.12-8336.18" *)
  output CLK270;
  wire CLK270;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8338.12-8338.17" *)
  output CLK2X;
  wire CLK2X;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8337.12-8337.20" *)
  output CLK2X180;
  wire CLK2X180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8339.12-8339.17" *)
  output CLK90;
  wire CLK90;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8340.12-8340.17" *)
  output CLKDV;
  wire CLKDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8344.11-8344.16" *)
  input CLKFB;
  wire CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8342.12-8342.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8341.12-8341.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8345.11-8345.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8343.12-8343.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8346.11-8346.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8251.1-8271.10" *)
module DCM_CLKGEN(CLKFX180, CLKFX, CLKFXDV, LOCKED, PROGDONE, STATUS, CLKIN, FREEZEDCM, PROGCLK, PROGDATA, PROGEN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8260.12-8260.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8259.12-8259.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8261.12-8261.19" *)
  output CLKFXDV;
  wire CLKFXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8265.11-8265.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8266.11-8266.20" *)
  input FREEZEDCM;
  wire FREEZEDCM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8262.12-8262.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8267.11-8267.18" *)
  input PROGCLK;
  wire PROGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8268.11-8268.19" *)
  input PROGDATA;
  wire PROGDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8263.12-8263.20" *)
  output PROGDONE;
  wire PROGDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8269.11-8269.17" *)
  input PROGEN;
  wire PROGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8270.11-8270.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8264.18-8264.24" *)
  output [2:1] STATUS;
  wire [2:1] STATUS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8349.1-8384.10" *)
module DCM_PS(CLK0, CLK180, CLK270, CLK2X180, CLK2X, CLK90, CLKDV, CLKFX180, CLKFX, LOCKED, PSDONE, DO, CLKFB, CLKIN, PSCLK, PSEN, PSINCDEC, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8366.12-8366.16" *)
  output CLK0;
  wire CLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8367.12-8367.18" *)
  output CLK180;
  wire CLK180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8368.12-8368.18" *)
  output CLK270;
  wire CLK270;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8370.12-8370.17" *)
  output CLK2X;
  wire CLK2X;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8369.12-8369.20" *)
  output CLK2X180;
  wire CLK2X180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8371.12-8371.17" *)
  output CLK90;
  wire CLK90;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8372.12-8372.17" *)
  output CLKDV;
  wire CLKDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8378.11-8378.16" *)
  input CLKFB;
  wire CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8374.12-8374.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8373.12-8373.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8379.11-8379.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8377.19-8377.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8375.12-8375.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8380.11-8380.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8376.12-8376.18" *)
  output PSDONE;
  wire PSDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8381.11-8381.15" *)
  input PSEN;
  wire PSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8382.11-8382.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8383.11-8383.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8214.1-8249.10" *)
module DCM_SP(CLKFB, CLKIN, DSSEN, PSCLK, PSEN, PSINCDEC, RST, CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90, CLKDV, CLKFX, CLKFX180, LOCKED, PSDONE, STATUS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8237.12-8237.16" *)
  output CLK0;
  wire CLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8238.12-8238.18" *)
  output CLK180;
  wire CLK180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8239.12-8239.18" *)
  output CLK270;
  wire CLK270;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8240.12-8240.17" *)
  output CLK2X;
  wire CLK2X;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8241.12-8241.20" *)
  output CLK2X180;
  wire CLK2X180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8242.12-8242.17" *)
  output CLK90;
  wire CLK90;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8243.12-8243.17" *)
  output CLKDV;
  wire CLKDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8230.11-8230.16" *)
  input CLKFB;
  wire CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8244.12-8244.17" *)
  output CLKFX;
  wire CLKFX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8245.12-8245.20" *)
  output CLKFX180;
  wire CLKFX180;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8231.11-8231.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8232.11-8232.16" *)
  input DSSEN;
  wire DSSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8246.12-8246.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8233.11-8233.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8247.12-8247.18" *)
  output PSDONE;
  wire PSDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8234.11-8234.15" *)
  input PSEN;
  wire PSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8235.11-8235.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8236.11-8236.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8248.18-8248.24" *)
  output [7:0] STATUS;
  wire [7:0] STATUS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9849.1-9856.10" *)
module DNA_PORT(DOUT, CLK, DIN, READ, SHIFT);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9852.11-9852.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9853.11-9853.14" *)
  input DIN;
  wire DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9851.12-9851.16" *)
  output DOUT;
  wire DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9854.11-9854.15" *)
  input READ;
  wire READ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9855.11-9855.16" *)
  input SHIFT;
  wire SHIFT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9858.1-9865.10" *)
module DNA_PORTE2(DOUT, CLK, DIN, READ, SHIFT);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9861.11-9861.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9862.11-9862.14" *)
  input DIN;
  wire DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9860.12-9860.16" *)
  output DOUT;
  wire DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9863.11-9863.15" *)
  input READ;
  wire READ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9864.11-9864.16" *)
  input SHIFT;
  wire SHIFT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2961.1-3189.10" *)
module DSP48(A, B, C, BCIN, PCIN, CARRYIN, OPMODE, SUBTRACT, CARRYINSEL, P, BCOUT, PCOUT, CLK, CEA, CEB, CEC, CEM, CECARRYIN, CECINSUB, CECTRL, CEP
, RSTA, RSTB, RSTC, RSTM, RSTCARRYIN, RSTCTRL, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2962.25-2962.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2963.25-2963.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2965.25-2965.29" *)
  input [17:0] BCIN;
  wire [17:0] BCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2972.26-2972.31" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2964.25-2964.26" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2967.11-2967.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2970.17-2970.27" *)
  input [1:0] CARRYINSEL;
  wire [1:0] CARRYINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2976.11-2976.14" *)
  input CEA;
  wire CEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2977.11-2977.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2978.11-2978.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2980.11-2980.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2981.11-2981.19" *)
  input CECINSUB;
  wire CECINSUB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2982.11-2982.17" *)
  input CECTRL;
  wire CECTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2979.11-2979.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2983.11-2983.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2975.11-2975.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2968.17-2968.23" *)
  input [6:0] OPMODE;
  wire [6:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2971.26-2971.27" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2966.25-2966.29" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2973.26-2973.31" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2984.11-2984.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2985.11-2985.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2986.11-2986.15" *)
  input RSTC;
  wire RSTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2988.11-2988.21" *)
  input RSTCARRYIN;
  wire RSTCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2989.11-2989.18" *)
  input RSTCTRL;
  wire RSTCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2987.11-2987.15" *)
  input RSTM;
  wire RSTM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2990.11-2990.15" *)
  input RSTP;
  wire RSTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2969.11-2969.19" *)
  input SUBTRACT;
  wire SUBTRACT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2565.1-2661.10" *)
module DSP48A(A, B, C, D, PCIN, CARRYIN, OPMODE, P, BCOUT, PCOUT, CARRYOUT, CLK, CEA, CEB, CEC, CED, CEM, CECARRYIN, CEOPMODE, CEP, RSTA
, RSTB, RSTC, RSTD, RSTM, RSTCARRYIN, RSTOPMODE, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2566.25-2566.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2567.25-2567.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2574.26-2574.31" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2568.25-2568.26" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2571.11-2571.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2576.12-2576.20" *)
  output CARRYOUT;
  wire CARRYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2579.11-2579.14" *)
  input CEA;
  wire CEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2580.11-2580.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2581.11-2581.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2584.11-2584.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2582.11-2582.14" *)
  input CED;
  wire CED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2583.11-2583.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2585.11-2585.19" *)
  input CEOPMODE;
  wire CEOPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2586.11-2586.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2578.11-2578.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2569.25-2569.26" *)
  input [17:0] D;
  wire [17:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2572.17-2572.23" *)
  input [7:0] OPMODE;
  wire [7:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2573.26-2573.27" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2570.25-2570.29" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2575.26-2575.31" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2587.11-2587.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2588.11-2588.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2589.11-2589.15" *)
  input RSTC;
  wire RSTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2592.11-2592.21" *)
  input RSTCARRYIN;
  wire RSTCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2590.11-2590.15" *)
  input RSTD;
  wire RSTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2591.11-2591.15" *)
  input RSTM;
  wire RSTM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2593.11-2593.20" *)
  input RSTOPMODE;
  wire RSTOPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2594.11-2594.15" *)
  input RSTP;
  wire RSTP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2665.1-2959.10" *)
module DSP48A1(A, B, C, D, PCIN, CARRYIN, OPMODE, M, P, BCOUT, PCOUT, CARRYOUT, CARRYOUTF, CLK, CEA, CEB, CEC, CED, CEM, CECARRYIN, CEOPMODE
, CEP, RSTA, RSTB, RSTC, RSTD, RSTM, RSTCARRYIN, RSTOPMODE, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2666.25-2666.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2667.25-2667.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2675.26-2675.31" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2668.25-2668.26" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2671.11-2671.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2677.12-2677.20" *)
  output CARRYOUT;
  wire CARRYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2678.12-2678.21" *)
  output CARRYOUTF;
  wire CARRYOUTF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2681.11-2681.14" *)
  input CEA;
  wire CEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2682.11-2682.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2683.11-2683.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2686.11-2686.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2684.11-2684.14" *)
  input CED;
  wire CED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2685.11-2685.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2687.11-2687.19" *)
  input CEOPMODE;
  wire CEOPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2688.11-2688.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2680.11-2680.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2669.25-2669.26" *)
  input [17:0] D;
  wire [17:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2673.26-2673.27" *)
  output [35:0] M;
  wire [35:0] M;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2672.17-2672.23" *)
  input [7:0] OPMODE;
  wire [7:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2674.26-2674.27" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2670.25-2670.29" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2676.26-2676.31" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2689.11-2689.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2690.11-2690.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2691.11-2691.15" *)
  input RSTC;
  wire RSTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2694.11-2694.21" *)
  input RSTCARRYIN;
  wire RSTCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2692.11-2692.15" *)
  input RSTD;
  wire RSTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2693.11-2693.15" *)
  input RSTM;
  wire RSTM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2695.11-2695.20" *)
  input RSTOPMODE;
  wire RSTOPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2696.11-2696.15" *)
  input RSTP;
  wire RSTP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5792.1-5862.10" *)
module DSP48E(ACOUT, BCOUT, CARRYCASCOUT, CARRYOUT, MULTSIGNOUT, OVERFLOW, P, PATTERNBDETECT, PATTERNDETECT, PCOUT, UNDERFLOW, A, ACIN, ALUMODE, B, BCIN, C, CARRYCASCIN, CARRYIN, CARRYINSEL, CEA1
, CEA2, CEALUMODE, CEB1, CEB2, CEC, CECARRYIN, CECTRL, CEM, CEMULTCARRYIN, CEP, CLK, MULTSIGNIN, OPMODE, PCIN, RSTA, RSTALLCARRYIN, RSTALUMODE, RSTB, RSTC, RSTCTRL, RSTM
, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5829.18-5829.19" *)
  input [29:0] A;
  wire [29:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5830.18-5830.22" *)
  input [29:0] ACIN;
  wire [29:0] ACIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5818.19-5818.24" *)
  output [29:0] ACOUT;
  wire [29:0] ACOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5831.17-5831.24" *)
  input [3:0] ALUMODE;
  wire [3:0] ALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5832.18-5832.19" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5833.18-5833.22" *)
  input [17:0] BCIN;
  wire [17:0] BCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5819.19-5819.24" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5834.18-5834.19" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5835.11-5835.22" *)
  input CARRYCASCIN;
  wire CARRYCASCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5820.12-5820.24" *)
  output CARRYCASCOUT;
  wire CARRYCASCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5836.11-5836.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5837.17-5837.27" *)
  input [2:0] CARRYINSEL;
  wire [2:0] CARRYINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5821.18-5821.26" *)
  output [3:0] CARRYOUT;
  wire [3:0] CARRYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5838.11-5838.15" *)
  input CEA1;
  wire CEA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5839.11-5839.15" *)
  input CEA2;
  wire CEA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5840.11-5840.20" *)
  input CEALUMODE;
  wire CEALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5841.11-5841.15" *)
  input CEB1;
  wire CEB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5842.11-5842.15" *)
  input CEB2;
  wire CEB2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5843.11-5843.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5844.11-5844.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5845.11-5845.17" *)
  input CECTRL;
  wire CECTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5846.11-5846.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5847.11-5847.24" *)
  input CEMULTCARRYIN;
  wire CEMULTCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5848.11-5848.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5850.11-5850.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5851.11-5851.21" *)
  input MULTSIGNIN;
  wire MULTSIGNIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5822.12-5822.23" *)
  output MULTSIGNOUT;
  wire MULTSIGNOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5852.17-5852.23" *)
  input [6:0] OPMODE;
  wire [6:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5823.12-5823.20" *)
  output OVERFLOW;
  wire OVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5824.19-5824.20" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5825.12-5825.26" *)
  output PATTERNBDETECT;
  wire PATTERNBDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5826.12-5826.25" *)
  output PATTERNDETECT;
  wire PATTERNDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5853.18-5853.22" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5827.19-5827.24" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5854.11-5854.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5855.11-5855.24" *)
  input RSTALLCARRYIN;
  wire RSTALLCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5856.11-5856.21" *)
  input RSTALUMODE;
  wire RSTALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5857.11-5857.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5858.11-5858.15" *)
  input RSTC;
  wire RSTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5859.11-5859.18" *)
  input RSTCTRL;
  wire RSTCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5860.11-5860.15" *)
  input RSTM;
  wire RSTM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5861.11-5861.15" *)
  input RSTP;
  wire RSTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5828.12-5828.21" *)
  output UNDERFLOW;
  wire UNDERFLOW;
endmodule

(* blackbox =  1  *)
(* abc9_box =  0  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3203.1-3946.10" *)
module DSP48E1(ACOUT, BCOUT, CARRYCASCOUT, CARRYOUT, MULTSIGNOUT, OVERFLOW, P, PATTERNBDETECT, PATTERNDETECT, PCOUT, UNDERFLOW, A, ACIN, ALUMODE, B, BCIN, C, CARRYCASCIN, CARRYIN, CARRYINSEL, CEA1
, CEA2, CEAD, CEALUMODE, CEB1, CEB2, CEC, CECARRYIN, CECTRL, CED, CEINMODE, CEM, CEP, CLK, D, INMODE, MULTSIGNIN, OPMODE, PCIN, RSTA, RSTALLCARRYIN, RSTALUMODE
, RSTB, RSTC, RSTCTRL, RSTD, RSTINMODE, RSTM, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513.21-3513.44" *)
  wire _0_;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514.22-3514.44" *)
  wire _1_;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515.21-3515.44" *)
  wire _2_;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516.22-3516.44" *)
  wire _3_;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3215.25-3215.26" *)
  input [29:0] A;
  wire [29:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3216.18-3216.22" *)
  input [29:0] ACIN;
  wire [29:0] ACIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3204.19-3204.24" *)
  output [29:0] ACOUT;
  wire [29:0] ACOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3217.17-3217.24" *)
  input [3:0] ALUMODE;
  wire [3:0] ALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3218.25-3218.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3219.18-3219.22" *)
  input [17:0] BCIN;
  wire [17:0] BCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3205.19-3205.24" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3220.18-3220.19" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3221.11-3221.22" *)
  input CARRYCASCIN;
  wire CARRYCASCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3206.16-3206.28" *)
  output CARRYCASCOUT;
  wire CARRYCASCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3222.11-3222.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3223.17-3223.27" *)
  input [2:0] CARRYINSEL;
  wire [2:0] CARRYINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3207.22-3207.30" *)
  output [3:0] CARRYOUT;
  wire [3:0] CARRYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3224.11-3224.15" *)
  input CEA1;
  wire CEA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3225.11-3225.15" *)
  input CEA2;
  wire CEA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3226.11-3226.15" *)
  input CEAD;
  wire CEAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3227.11-3227.20" *)
  input CEALUMODE;
  wire CEALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3228.11-3228.15" *)
  input CEB1;
  wire CEB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3229.11-3229.15" *)
  input CEB2;
  wire CEB2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3230.11-3230.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3231.11-3231.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3232.11-3232.17" *)
  input CECTRL;
  wire CECTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3233.11-3233.14" *)
  input CED;
  wire CED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3234.11-3234.19" *)
  input CEINMODE;
  wire CEINMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3235.11-3235.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3236.11-3236.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3237.29-3237.32" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3238.18-3238.19" *)
  input [24:0] D;
  wire [24:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3239.17-3239.23" *)
  input [4:0] INMODE;
  wire [4:0] INMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3240.11-3240.21" *)
  input MULTSIGNIN;
  wire MULTSIGNIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3208.16-3208.27" *)
  output MULTSIGNOUT;
  wire MULTSIGNOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3241.17-3241.23" *)
  input [6:0] OPMODE;
  wire [6:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3209.12-3209.20" *)
  output OVERFLOW;
  wire OVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3210.30-3210.31" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3211.16-3211.30" *)
  output PATTERNBDETECT;
  wire PATTERNBDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3212.16-3212.29" *)
  output PATTERNDETECT;
  wire PATTERNDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3242.18-3242.22" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3213.19-3213.24" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3243.11-3243.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3244.11-3244.24" *)
  input RSTALLCARRYIN;
  wire RSTALLCARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3245.11-3245.21" *)
  input RSTALUMODE;
  wire RSTALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3246.11-3246.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3247.11-3247.15" *)
  input RSTC;
  wire RSTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3248.11-3248.18" *)
  input RSTCTRL;
  wire RSTCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3249.11-3249.15" *)
  input RSTD;
  wire RSTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3250.11-3250.20" *)
  input RSTINMODE;
  wire RSTINMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3251.11-3251.15" *)
  input RSTM;
  wire RSTM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3252.11-3252.15" *)
  input RSTP;
  wire RSTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3214.12-3214.21" *)
  output UNDERFLOW;
  wire UNDERFLOW;
  assign _0_ = 1'h1 && (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513.21-3513.44" *) CEP;
  assign _1_ = 1'h0 && (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514.22-3514.44" *) CEP;
  assign _2_ = 1'h1 && (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515.21-3515.44" *) CEP;
  assign _3_ = 1'h0 && (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516.22-3516.44" *) CEP;
  specify
    $setup(A, posedge CLK, 254: 254: 254);
  endspecify
  specify
    $setup(A, negedge CLK &&& 1'h0, 254: 254: 254);
  endspecify
  specify
    $setup(B, posedge CLK, 324: 324: 324);
  endspecify
  specify
    $setup(B, negedge CLK &&& 1'h0, 324: 324: 324);
  endspecify
  specify
    $setup(C, posedge CLK, 168: 168: 168);
  endspecify
  specify
    $setup(C, negedge CLK &&& 1'h0, 168: 168: 168);
  endspecify
  specify
    $setup(D, posedge CLK, 32'shxxxxxxxx: 32'shxxxxxxxx: 32'shxxxxxxxx);
  endspecify
  specify
    $setup(D, negedge CLK &&& 1'h0, 32'shxxxxxxxx: 32'shxxxxxxxx: 32'shxxxxxxxx);
  endspecify
  specify
    $setup(PCIN, posedge CLK, 1025: 1025: 1025);
  endspecify
  specify
    $setup(PCIN, negedge CLK &&& 1'h0, 1025: 1025: 1025);
  endspecify
  specify
    if (_0_) (posedge CLK => (P : 48'hxxxxxxxxxxxx)) = (329:329:329, 329:329:329);
  endspecify
  specify
    if (_1_) (negedge CLK => (P : 48'hxxxxxxxxxxxx)) = (329:329:329, 329:329:329);
  endspecify
  specify
    if (_2_) (posedge CLK => (PCOUT : 48'hxxxxxxxxxxxx)) = (435:435:435, 435:435:435);
  endspecify
  specify
    if (_3_) (negedge CLK => (PCOUT : 48'hxxxxxxxxxxxx)) = (435:435:435, 435:435:435);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5864.1-5977.10" *)
module DSP48E2(ACOUT, BCOUT, CARRYCASCOUT, CARRYOUT, MULTSIGNOUT, OVERFLOW, P, PATTERNBDETECT, PATTERNDETECT, PCOUT, UNDERFLOW, XOROUT, A, ACIN, ALUMODE, B, BCIN, C, CARRYCASCIN, CARRYIN, CARRYINSEL
, CEA1, CEA2, CEAD, CEALUMODE, CEB1, CEB2, CEC, CECARRYIN, CECTRL, CED, CEINMODE, CEM, CEP, CLK, D, INMODE, MULTSIGNIN, OPMODE, PCIN, RSTA, RSTALLCARRYIN
, RSTALUMODE, RSTB, RSTC, RSTCTRL, RSTD, RSTINMODE, RSTM, RSTP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5923.18-5923.19" *)
  input [29:0] A;
  wire [29:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5924.18-5924.22" *)
  input [29:0] ACIN;
  wire [29:0] ACIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5911.19-5911.24" *)
  output [29:0] ACOUT;
  wire [29:0] ACOUT;
  (* invertible_pin = "IS_ALUMODE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5926.17-5926.24" *)
  input [3:0] ALUMODE;
  wire [3:0] ALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5927.18-5927.19" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5928.18-5928.22" *)
  input [17:0] BCIN;
  wire [17:0] BCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5912.19-5912.24" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5929.18-5929.19" *)
  input [47:0] C;
  wire [47:0] C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5930.11-5930.22" *)
  input CARRYCASCIN;
  wire CARRYCASCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5913.12-5913.24" *)
  output CARRYCASCOUT;
  wire CARRYCASCOUT;
  (* invertible_pin = "IS_CARRYIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5932.11-5932.18" *)
  input CARRYIN;
  wire CARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5933.17-5933.27" *)
  input [2:0] CARRYINSEL;
  wire [2:0] CARRYINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5914.18-5914.26" *)
  output [3:0] CARRYOUT;
  wire [3:0] CARRYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5934.11-5934.15" *)
  input CEA1;
  wire CEA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5935.11-5935.15" *)
  input CEA2;
  wire CEA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5936.11-5936.15" *)
  input CEAD;
  wire CEAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5937.11-5937.20" *)
  input CEALUMODE;
  wire CEALUMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5938.11-5938.15" *)
  input CEB1;
  wire CEB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5939.11-5939.15" *)
  input CEB2;
  wire CEB2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5940.11-5940.14" *)
  input CEC;
  wire CEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5941.11-5941.20" *)
  input CECARRYIN;
  wire CECARRYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5942.11-5942.17" *)
  input CECTRL;
  wire CECTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5943.11-5943.14" *)
  input CED;
  wire CED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5944.11-5944.19" *)
  input CEINMODE;
  wire CEINMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5945.11-5945.14" *)
  input CEM;
  wire CEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5946.11-5946.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5949.11-5949.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5950.18-5950.19" *)
  input [26:0] D;
  wire [26:0] D;
  (* invertible_pin = "IS_INMODE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5952.17-5952.23" *)
  input [4:0] INMODE;
  wire [4:0] INMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5953.11-5953.21" *)
  input MULTSIGNIN;
  wire MULTSIGNIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5915.12-5915.23" *)
  output MULTSIGNOUT;
  wire MULTSIGNOUT;
  (* invertible_pin = "IS_OPMODE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5955.17-5955.23" *)
  input [8:0] OPMODE;
  wire [8:0] OPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5916.12-5916.20" *)
  output OVERFLOW;
  wire OVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5917.19-5917.20" *)
  output [47:0] P;
  wire [47:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5918.12-5918.26" *)
  output PATTERNBDETECT;
  wire PATTERNBDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5919.12-5919.25" *)
  output PATTERNDETECT;
  wire PATTERNDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5956.18-5956.22" *)
  input [47:0] PCIN;
  wire [47:0] PCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5920.19-5920.24" *)
  output [47:0] PCOUT;
  wire [47:0] PCOUT;
  (* invertible_pin = "IS_RSTA_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5958.11-5958.15" *)
  input RSTA;
  wire RSTA;
  (* invertible_pin = "IS_RSTALLCARRYIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5960.11-5960.24" *)
  input RSTALLCARRYIN;
  wire RSTALLCARRYIN;
  (* invertible_pin = "IS_RSTALUMODE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5962.11-5962.21" *)
  input RSTALUMODE;
  wire RSTALUMODE;
  (* invertible_pin = "IS_RSTB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5964.11-5964.15" *)
  input RSTB;
  wire RSTB;
  (* invertible_pin = "IS_RSTC_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5966.11-5966.15" *)
  input RSTC;
  wire RSTC;
  (* invertible_pin = "IS_RSTCTRL_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5968.11-5968.18" *)
  input RSTCTRL;
  wire RSTCTRL;
  (* invertible_pin = "IS_RSTD_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5970.11-5970.15" *)
  input RSTD;
  wire RSTD;
  (* invertible_pin = "IS_RSTINMODE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5972.11-5972.20" *)
  input RSTINMODE;
  wire RSTINMODE;
  (* invertible_pin = "IS_RSTM_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5974.11-5974.15" *)
  input RSTM;
  wire RSTM;
  (* invertible_pin = "IS_RSTP_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5976.11-5976.15" *)
  input RSTP;
  wire RSTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5921.12-5921.21" *)
  output UNDERFLOW;
  wire UNDERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5922.18-5922.24" *)
  output [7:0] XOROUT;
  wire [7:0] XOROUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9990.1-9993.10" *)
module EFUSE_USR(EFUSEUSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9992.19-9992.27" *)
  output [31:0] EFUSEUSR;
  wire [31:0] EFUSEUSR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26537.1-26707.10" *)
module EMAC(DCRHOSTDONEIR, EMAC0CLIENTANINTERRUPT, EMAC0CLIENTRXBADFRAME, EMAC0CLIENTRXCLIENTCLKOUT, EMAC0CLIENTRXDVLD, EMAC0CLIENTRXDVLDMSW, EMAC0CLIENTRXDVREG6, EMAC0CLIENTRXFRAMEDROP, EMAC0CLIENTRXGOODFRAME, EMAC0CLIENTRXSTATSBYTEVLD, EMAC0CLIENTRXSTATSVLD, EMAC0CLIENTTXACK, EMAC0CLIENTTXCLIENTCLKOUT, EMAC0CLIENTTXCOLLISION, EMAC0CLIENTTXGMIIMIICLKOUT, EMAC0CLIENTTXRETRANSMIT, EMAC0CLIENTTXSTATS, EMAC0CLIENTTXSTATSBYTEVLD, EMAC0CLIENTTXSTATSVLD, EMAC0PHYENCOMMAALIGN, EMAC0PHYLOOPBACKMSB
, EMAC0PHYMCLKOUT, EMAC0PHYMDOUT, EMAC0PHYMDTRI, EMAC0PHYMGTRXRESET, EMAC0PHYMGTTXRESET, EMAC0PHYPOWERDOWN, EMAC0PHYSYNCACQSTATUS, EMAC0PHYTXCHARDISPMODE, EMAC0PHYTXCHARDISPVAL, EMAC0PHYTXCHARISK, EMAC0PHYTXCLK, EMAC0PHYTXEN, EMAC0PHYTXER, EMAC1CLIENTANINTERRUPT, EMAC1CLIENTRXBADFRAME, EMAC1CLIENTRXCLIENTCLKOUT, EMAC1CLIENTRXDVLD, EMAC1CLIENTRXDVLDMSW, EMAC1CLIENTRXDVREG6, EMAC1CLIENTRXFRAMEDROP, EMAC1CLIENTRXGOODFRAME
, EMAC1CLIENTRXSTATSBYTEVLD, EMAC1CLIENTRXSTATSVLD, EMAC1CLIENTTXACK, EMAC1CLIENTTXCLIENTCLKOUT, EMAC1CLIENTTXCOLLISION, EMAC1CLIENTTXGMIIMIICLKOUT, EMAC1CLIENTTXRETRANSMIT, EMAC1CLIENTTXSTATS, EMAC1CLIENTTXSTATSBYTEVLD, EMAC1CLIENTTXSTATSVLD, EMAC1PHYENCOMMAALIGN, EMAC1PHYLOOPBACKMSB, EMAC1PHYMCLKOUT, EMAC1PHYMDOUT, EMAC1PHYMDTRI, EMAC1PHYMGTRXRESET, EMAC1PHYMGTTXRESET, EMAC1PHYPOWERDOWN, EMAC1PHYSYNCACQSTATUS, EMAC1PHYTXCHARDISPMODE, EMAC1PHYTXCHARDISPVAL
, EMAC1PHYTXCHARISK, EMAC1PHYTXCLK, EMAC1PHYTXEN, EMAC1PHYTXER, EMACDCRACK, HOSTMIIMRDY, EMACDCRDBUS, EMAC0CLIENTRXD, EMAC1CLIENTRXD, HOSTRDDATA, EMAC0CLIENTRXSTATS, EMAC1CLIENTRXSTATS, EMAC0PHYTXD, EMAC1PHYTXD, CLIENTEMAC0DCMLOCKED, CLIENTEMAC0PAUSEREQ, CLIENTEMAC0RXCLIENTCLKIN, CLIENTEMAC0TXCLIENTCLKIN, CLIENTEMAC0TXDVLD, CLIENTEMAC0TXDVLDMSW, CLIENTEMAC0TXFIRSTBYTE
, CLIENTEMAC0TXGMIIMIICLKIN, CLIENTEMAC0TXUNDERRUN, CLIENTEMAC1DCMLOCKED, CLIENTEMAC1PAUSEREQ, CLIENTEMAC1RXCLIENTCLKIN, CLIENTEMAC1TXCLIENTCLKIN, CLIENTEMAC1TXDVLD, CLIENTEMAC1TXDVLDMSW, CLIENTEMAC1TXFIRSTBYTE, CLIENTEMAC1TXGMIIMIICLKIN, CLIENTEMAC1TXUNDERRUN, DCREMACCLK, DCREMACENABLE, DCREMACREAD, DCREMACWRITE, HOSTCLK, HOSTEMAC1SEL, HOSTMIIMSEL, HOSTREQ, PHYEMAC0COL, PHYEMAC0CRS
, PHYEMAC0GTXCLK, PHYEMAC0MCLKIN, PHYEMAC0MDIN, PHYEMAC0MIITXCLK, PHYEMAC0RXBUFERR, PHYEMAC0RXCHARISCOMMA, PHYEMAC0RXCHARISK, PHYEMAC0RXCHECKINGCRC, PHYEMAC0RXCLK, PHYEMAC0RXCOMMADET, PHYEMAC0RXDISPERR, PHYEMAC0RXDV, PHYEMAC0RXER, PHYEMAC0RXNOTINTABLE, PHYEMAC0RXRUNDISP, PHYEMAC0SIGNALDET, PHYEMAC0TXBUFERR, PHYEMAC1COL, PHYEMAC1CRS, PHYEMAC1GTXCLK, PHYEMAC1MCLKIN
, PHYEMAC1MDIN, PHYEMAC1MIITXCLK, PHYEMAC1RXBUFERR, PHYEMAC1RXCHARISCOMMA, PHYEMAC1RXCHARISK, PHYEMAC1RXCHECKINGCRC, PHYEMAC1RXCLK, PHYEMAC1RXCOMMADET, PHYEMAC1RXDISPERR, PHYEMAC1RXDV, PHYEMAC1RXER, PHYEMAC1RXNOTINTABLE, PHYEMAC1RXRUNDISP, PHYEMAC1SIGNALDET, PHYEMAC1TXBUFERR, RESET, DCREMACDBUS, CLIENTEMAC0PAUSEVAL, CLIENTEMAC0TXD, CLIENTEMAC1PAUSEVAL, CLIENTEMAC1TXD
, HOSTOPCODE, PHYEMAC0RXBUFSTATUS, PHYEMAC0RXLOSSOFSYNC, PHYEMAC1RXBUFSTATUS, PHYEMAC1RXLOSSOFSYNC, PHYEMAC0RXCLKCORCNT, PHYEMAC1RXCLKCORCNT, HOSTWRDATA, TIEEMAC0UNICASTADDR, TIEEMAC1UNICASTADDR, PHYEMAC0PHYAD, PHYEMAC1PHYAD, TIEEMAC0CONFIGVEC, TIEEMAC1CONFIGVEC, CLIENTEMAC0TXIFGDELAY, CLIENTEMAC1TXIFGDELAY, PHYEMAC0RXD, PHYEMAC1RXD, DCREMACABUS, HOSTADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26617.11-26617.31" *)
  input CLIENTEMAC0DCMLOCKED;
  wire CLIENTEMAC0DCMLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26618.11-26618.30" *)
  input CLIENTEMAC0PAUSEREQ;
  wire CLIENTEMAC0PAUSEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26683.18-26683.37" *)
  input [15:0] CLIENTEMAC0PAUSEVAL;
  wire [15:0] CLIENTEMAC0PAUSEVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26619.11-26619.35" *)
  input CLIENTEMAC0RXCLIENTCLKIN;
  wire CLIENTEMAC0RXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26620.11-26620.35" *)
  input CLIENTEMAC0TXCLIENTCLKIN;
  wire CLIENTEMAC0TXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26684.18-26684.32" *)
  input [15:0] CLIENTEMAC0TXD;
  wire [15:0] CLIENTEMAC0TXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26621.11-26621.28" *)
  input CLIENTEMAC0TXDVLD;
  wire CLIENTEMAC0TXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26622.11-26622.31" *)
  input CLIENTEMAC0TXDVLDMSW;
  wire CLIENTEMAC0TXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26623.11-26623.33" *)
  input CLIENTEMAC0TXFIRSTBYTE;
  wire CLIENTEMAC0TXFIRSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26624.11-26624.36" *)
  input CLIENTEMAC0TXGMIIMIICLKIN;
  wire CLIENTEMAC0TXGMIIMIICLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26701.17-26701.38" *)
  input [7:0] CLIENTEMAC0TXIFGDELAY;
  wire [7:0] CLIENTEMAC0TXIFGDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26625.11-26625.32" *)
  input CLIENTEMAC0TXUNDERRUN;
  wire CLIENTEMAC0TXUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26626.11-26626.31" *)
  input CLIENTEMAC1DCMLOCKED;
  wire CLIENTEMAC1DCMLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26627.11-26627.30" *)
  input CLIENTEMAC1PAUSEREQ;
  wire CLIENTEMAC1PAUSEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26685.18-26685.37" *)
  input [15:0] CLIENTEMAC1PAUSEVAL;
  wire [15:0] CLIENTEMAC1PAUSEVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26628.11-26628.35" *)
  input CLIENTEMAC1RXCLIENTCLKIN;
  wire CLIENTEMAC1RXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26629.11-26629.35" *)
  input CLIENTEMAC1TXCLIENTCLKIN;
  wire CLIENTEMAC1TXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26686.18-26686.32" *)
  input [15:0] CLIENTEMAC1TXD;
  wire [15:0] CLIENTEMAC1TXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26630.11-26630.28" *)
  input CLIENTEMAC1TXDVLD;
  wire CLIENTEMAC1TXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26631.11-26631.31" *)
  input CLIENTEMAC1TXDVLDMSW;
  wire CLIENTEMAC1TXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26632.11-26632.33" *)
  input CLIENTEMAC1TXFIRSTBYTE;
  wire CLIENTEMAC1TXFIRSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26633.11-26633.36" *)
  input CLIENTEMAC1TXGMIIMIICLKIN;
  wire CLIENTEMAC1TXGMIIMIICLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26702.17-26702.38" *)
  input [7:0] CLIENTEMAC1TXIFGDELAY;
  wire [7:0] CLIENTEMAC1TXIFGDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26634.11-26634.32" *)
  input CLIENTEMAC1TXUNDERRUN;
  wire CLIENTEMAC1TXUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26705.17-26705.28" *)
  input [8:9] DCREMACABUS;
  wire [8:9] DCREMACABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26635.11-26635.21" *)
  input DCREMACCLK;
  wire DCREMACCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26682.18-26682.29" *)
  input [0:31] DCREMACDBUS;
  wire [0:31] DCREMACDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26636.11-26636.24" *)
  input DCREMACENABLE;
  wire DCREMACENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26637.11-26637.22" *)
  input DCREMACREAD;
  wire DCREMACREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26638.11-26638.23" *)
  input DCREMACWRITE;
  wire DCREMACWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26540.12-26540.25" *)
  output DCRHOSTDONEIR;
  wire DCRHOSTDONEIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26541.12-26541.34" *)
  output EMAC0CLIENTANINTERRUPT;
  wire EMAC0CLIENTANINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26542.12-26542.33" *)
  output EMAC0CLIENTRXBADFRAME;
  wire EMAC0CLIENTRXBADFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26543.12-26543.37" *)
  output EMAC0CLIENTRXCLIENTCLKOUT;
  wire EMAC0CLIENTRXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26610.19-26610.33" *)
  output [15:0] EMAC0CLIENTRXD;
  wire [15:0] EMAC0CLIENTRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26544.12-26544.29" *)
  output EMAC0CLIENTRXDVLD;
  wire EMAC0CLIENTRXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26545.12-26545.32" *)
  output EMAC0CLIENTRXDVLDMSW;
  wire EMAC0CLIENTRXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26546.12-26546.31" *)
  output EMAC0CLIENTRXDVREG6;
  wire EMAC0CLIENTRXDVREG6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26547.12-26547.34" *)
  output EMAC0CLIENTRXFRAMEDROP;
  wire EMAC0CLIENTRXFRAMEDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26548.12-26548.34" *)
  output EMAC0CLIENTRXGOODFRAME;
  wire EMAC0CLIENTRXGOODFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26613.18-26613.36" *)
  output [6:0] EMAC0CLIENTRXSTATS;
  wire [6:0] EMAC0CLIENTRXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26549.12-26549.37" *)
  output EMAC0CLIENTRXSTATSBYTEVLD;
  wire EMAC0CLIENTRXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26550.12-26550.33" *)
  output EMAC0CLIENTRXSTATSVLD;
  wire EMAC0CLIENTRXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26551.12-26551.28" *)
  output EMAC0CLIENTTXACK;
  wire EMAC0CLIENTTXACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26552.12-26552.37" *)
  output EMAC0CLIENTTXCLIENTCLKOUT;
  wire EMAC0CLIENTTXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26553.12-26553.34" *)
  output EMAC0CLIENTTXCOLLISION;
  wire EMAC0CLIENTTXCOLLISION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26554.12-26554.38" *)
  output EMAC0CLIENTTXGMIIMIICLKOUT;
  wire EMAC0CLIENTTXGMIIMIICLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26555.12-26555.35" *)
  output EMAC0CLIENTTXRETRANSMIT;
  wire EMAC0CLIENTTXRETRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26556.12-26556.30" *)
  output EMAC0CLIENTTXSTATS;
  wire EMAC0CLIENTTXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26557.12-26557.37" *)
  output EMAC0CLIENTTXSTATSBYTEVLD;
  wire EMAC0CLIENTTXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26558.12-26558.33" *)
  output EMAC0CLIENTTXSTATSVLD;
  wire EMAC0CLIENTTXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26559.12-26559.32" *)
  output EMAC0PHYENCOMMAALIGN;
  wire EMAC0PHYENCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26560.12-26560.31" *)
  output EMAC0PHYLOOPBACKMSB;
  wire EMAC0PHYLOOPBACKMSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26561.12-26561.27" *)
  output EMAC0PHYMCLKOUT;
  wire EMAC0PHYMCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26562.12-26562.25" *)
  output EMAC0PHYMDOUT;
  wire EMAC0PHYMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26563.12-26563.25" *)
  output EMAC0PHYMDTRI;
  wire EMAC0PHYMDTRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26564.12-26564.30" *)
  output EMAC0PHYMGTRXRESET;
  wire EMAC0PHYMGTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26565.12-26565.30" *)
  output EMAC0PHYMGTTXRESET;
  wire EMAC0PHYMGTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26566.12-26566.29" *)
  output EMAC0PHYPOWERDOWN;
  wire EMAC0PHYPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26567.12-26567.33" *)
  output EMAC0PHYSYNCACQSTATUS;
  wire EMAC0PHYSYNCACQSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26568.12-26568.34" *)
  output EMAC0PHYTXCHARDISPMODE;
  wire EMAC0PHYTXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26569.12-26569.33" *)
  output EMAC0PHYTXCHARDISPVAL;
  wire EMAC0PHYTXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26570.12-26570.29" *)
  output EMAC0PHYTXCHARISK;
  wire EMAC0PHYTXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26571.12-26571.25" *)
  output EMAC0PHYTXCLK;
  wire EMAC0PHYTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26615.18-26615.29" *)
  output [7:0] EMAC0PHYTXD;
  wire [7:0] EMAC0PHYTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26572.12-26572.24" *)
  output EMAC0PHYTXEN;
  wire EMAC0PHYTXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26573.12-26573.24" *)
  output EMAC0PHYTXER;
  wire EMAC0PHYTXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26574.12-26574.34" *)
  output EMAC1CLIENTANINTERRUPT;
  wire EMAC1CLIENTANINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26575.12-26575.33" *)
  output EMAC1CLIENTRXBADFRAME;
  wire EMAC1CLIENTRXBADFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26576.12-26576.37" *)
  output EMAC1CLIENTRXCLIENTCLKOUT;
  wire EMAC1CLIENTRXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26611.19-26611.33" *)
  output [15:0] EMAC1CLIENTRXD;
  wire [15:0] EMAC1CLIENTRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26577.12-26577.29" *)
  output EMAC1CLIENTRXDVLD;
  wire EMAC1CLIENTRXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26578.12-26578.32" *)
  output EMAC1CLIENTRXDVLDMSW;
  wire EMAC1CLIENTRXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26579.12-26579.31" *)
  output EMAC1CLIENTRXDVREG6;
  wire EMAC1CLIENTRXDVREG6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26580.12-26580.34" *)
  output EMAC1CLIENTRXFRAMEDROP;
  wire EMAC1CLIENTRXFRAMEDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26581.12-26581.34" *)
  output EMAC1CLIENTRXGOODFRAME;
  wire EMAC1CLIENTRXGOODFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26614.18-26614.36" *)
  output [6:0] EMAC1CLIENTRXSTATS;
  wire [6:0] EMAC1CLIENTRXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26582.12-26582.37" *)
  output EMAC1CLIENTRXSTATSBYTEVLD;
  wire EMAC1CLIENTRXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26583.12-26583.33" *)
  output EMAC1CLIENTRXSTATSVLD;
  wire EMAC1CLIENTRXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26584.12-26584.28" *)
  output EMAC1CLIENTTXACK;
  wire EMAC1CLIENTTXACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26585.12-26585.37" *)
  output EMAC1CLIENTTXCLIENTCLKOUT;
  wire EMAC1CLIENTTXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26586.12-26586.34" *)
  output EMAC1CLIENTTXCOLLISION;
  wire EMAC1CLIENTTXCOLLISION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26587.12-26587.38" *)
  output EMAC1CLIENTTXGMIIMIICLKOUT;
  wire EMAC1CLIENTTXGMIIMIICLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26588.12-26588.35" *)
  output EMAC1CLIENTTXRETRANSMIT;
  wire EMAC1CLIENTTXRETRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26589.12-26589.30" *)
  output EMAC1CLIENTTXSTATS;
  wire EMAC1CLIENTTXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26590.12-26590.37" *)
  output EMAC1CLIENTTXSTATSBYTEVLD;
  wire EMAC1CLIENTTXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26591.12-26591.33" *)
  output EMAC1CLIENTTXSTATSVLD;
  wire EMAC1CLIENTTXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26592.12-26592.32" *)
  output EMAC1PHYENCOMMAALIGN;
  wire EMAC1PHYENCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26593.12-26593.31" *)
  output EMAC1PHYLOOPBACKMSB;
  wire EMAC1PHYLOOPBACKMSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26594.12-26594.27" *)
  output EMAC1PHYMCLKOUT;
  wire EMAC1PHYMCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26595.12-26595.25" *)
  output EMAC1PHYMDOUT;
  wire EMAC1PHYMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26596.12-26596.25" *)
  output EMAC1PHYMDTRI;
  wire EMAC1PHYMDTRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26597.12-26597.30" *)
  output EMAC1PHYMGTRXRESET;
  wire EMAC1PHYMGTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26598.12-26598.30" *)
  output EMAC1PHYMGTTXRESET;
  wire EMAC1PHYMGTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26599.12-26599.29" *)
  output EMAC1PHYPOWERDOWN;
  wire EMAC1PHYPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26600.12-26600.33" *)
  output EMAC1PHYSYNCACQSTATUS;
  wire EMAC1PHYSYNCACQSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26601.12-26601.34" *)
  output EMAC1PHYTXCHARDISPMODE;
  wire EMAC1PHYTXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26602.12-26602.33" *)
  output EMAC1PHYTXCHARDISPVAL;
  wire EMAC1PHYTXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26603.12-26603.29" *)
  output EMAC1PHYTXCHARISK;
  wire EMAC1PHYTXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26604.12-26604.25" *)
  output EMAC1PHYTXCLK;
  wire EMAC1PHYTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26616.18-26616.29" *)
  output [7:0] EMAC1PHYTXD;
  wire [7:0] EMAC1PHYTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26605.12-26605.24" *)
  output EMAC1PHYTXEN;
  wire EMAC1PHYTXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26606.12-26606.24" *)
  output EMAC1PHYTXER;
  wire EMAC1PHYTXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26607.12-26607.22" *)
  output EMACDCRACK;
  wire EMACDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26609.19-26609.30" *)
  output [0:31] EMACDCRDBUS;
  wire [0:31] EMACDCRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26706.17-26706.25" *)
  input [9:0] HOSTADDR;
  wire [9:0] HOSTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26639.11-26639.18" *)
  input HOSTCLK;
  wire HOSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26640.11-26640.23" *)
  input HOSTEMAC1SEL;
  wire HOSTEMAC1SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26608.12-26608.23" *)
  output HOSTMIIMRDY;
  wire HOSTMIIMRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26641.11-26641.22" *)
  input HOSTMIIMSEL;
  wire HOSTMIIMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26687.17-26687.27" *)
  input [1:0] HOSTOPCODE;
  wire [1:0] HOSTOPCODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26612.19-26612.29" *)
  output [31:0] HOSTRDDATA;
  wire [31:0] HOSTRDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26642.11-26642.18" *)
  input HOSTREQ;
  wire HOSTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26694.18-26694.28" *)
  input [31:0] HOSTWRDATA;
  wire [31:0] HOSTWRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26643.11-26643.22" *)
  input PHYEMAC0COL;
  wire PHYEMAC0COL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26644.11-26644.22" *)
  input PHYEMAC0CRS;
  wire PHYEMAC0CRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26645.11-26645.25" *)
  input PHYEMAC0GTXCLK;
  wire PHYEMAC0GTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26646.11-26646.25" *)
  input PHYEMAC0MCLKIN;
  wire PHYEMAC0MCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26647.11-26647.23" *)
  input PHYEMAC0MDIN;
  wire PHYEMAC0MDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26648.11-26648.27" *)
  input PHYEMAC0MIITXCLK;
  wire PHYEMAC0MIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26697.17-26697.30" *)
  input [4:0] PHYEMAC0PHYAD;
  wire [4:0] PHYEMAC0PHYAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26649.11-26649.27" *)
  input PHYEMAC0RXBUFERR;
  wire PHYEMAC0RXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26688.17-26688.36" *)
  input [1:0] PHYEMAC0RXBUFSTATUS;
  wire [1:0] PHYEMAC0RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26650.11-26650.32" *)
  input PHYEMAC0RXCHARISCOMMA;
  wire PHYEMAC0RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26651.11-26651.28" *)
  input PHYEMAC0RXCHARISK;
  wire PHYEMAC0RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26652.11-26652.32" *)
  input PHYEMAC0RXCHECKINGCRC;
  wire PHYEMAC0RXCHECKINGCRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26653.11-26653.24" *)
  input PHYEMAC0RXCLK;
  wire PHYEMAC0RXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26692.17-26692.36" *)
  input [2:0] PHYEMAC0RXCLKCORCNT;
  wire [2:0] PHYEMAC0RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26654.11-26654.29" *)
  input PHYEMAC0RXCOMMADET;
  wire PHYEMAC0RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26703.17-26703.28" *)
  input [7:0] PHYEMAC0RXD;
  wire [7:0] PHYEMAC0RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26655.11-26655.28" *)
  input PHYEMAC0RXDISPERR;
  wire PHYEMAC0RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26656.11-26656.23" *)
  input PHYEMAC0RXDV;
  wire PHYEMAC0RXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26657.11-26657.23" *)
  input PHYEMAC0RXER;
  wire PHYEMAC0RXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26689.17-26689.37" *)
  input [1:0] PHYEMAC0RXLOSSOFSYNC;
  wire [1:0] PHYEMAC0RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26658.11-26658.31" *)
  input PHYEMAC0RXNOTINTABLE;
  wire PHYEMAC0RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26659.11-26659.28" *)
  input PHYEMAC0RXRUNDISP;
  wire PHYEMAC0RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26660.11-26660.28" *)
  input PHYEMAC0SIGNALDET;
  wire PHYEMAC0SIGNALDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26661.11-26661.27" *)
  input PHYEMAC0TXBUFERR;
  wire PHYEMAC0TXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26662.11-26662.22" *)
  input PHYEMAC1COL;
  wire PHYEMAC1COL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26663.11-26663.22" *)
  input PHYEMAC1CRS;
  wire PHYEMAC1CRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26664.11-26664.25" *)
  input PHYEMAC1GTXCLK;
  wire PHYEMAC1GTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26665.11-26665.25" *)
  input PHYEMAC1MCLKIN;
  wire PHYEMAC1MCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26666.11-26666.23" *)
  input PHYEMAC1MDIN;
  wire PHYEMAC1MDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26667.11-26667.27" *)
  input PHYEMAC1MIITXCLK;
  wire PHYEMAC1MIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26698.17-26698.30" *)
  input [4:0] PHYEMAC1PHYAD;
  wire [4:0] PHYEMAC1PHYAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26668.11-26668.27" *)
  input PHYEMAC1RXBUFERR;
  wire PHYEMAC1RXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26690.17-26690.36" *)
  input [1:0] PHYEMAC1RXBUFSTATUS;
  wire [1:0] PHYEMAC1RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26669.11-26669.32" *)
  input PHYEMAC1RXCHARISCOMMA;
  wire PHYEMAC1RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26670.11-26670.28" *)
  input PHYEMAC1RXCHARISK;
  wire PHYEMAC1RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26671.11-26671.32" *)
  input PHYEMAC1RXCHECKINGCRC;
  wire PHYEMAC1RXCHECKINGCRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26672.11-26672.24" *)
  input PHYEMAC1RXCLK;
  wire PHYEMAC1RXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26693.17-26693.36" *)
  input [2:0] PHYEMAC1RXCLKCORCNT;
  wire [2:0] PHYEMAC1RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26673.11-26673.29" *)
  input PHYEMAC1RXCOMMADET;
  wire PHYEMAC1RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26704.17-26704.28" *)
  input [7:0] PHYEMAC1RXD;
  wire [7:0] PHYEMAC1RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26674.11-26674.28" *)
  input PHYEMAC1RXDISPERR;
  wire PHYEMAC1RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26675.11-26675.23" *)
  input PHYEMAC1RXDV;
  wire PHYEMAC1RXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26676.11-26676.23" *)
  input PHYEMAC1RXER;
  wire PHYEMAC1RXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26691.17-26691.37" *)
  input [1:0] PHYEMAC1RXLOSSOFSYNC;
  wire [1:0] PHYEMAC1RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26677.11-26677.31" *)
  input PHYEMAC1RXNOTINTABLE;
  wire PHYEMAC1RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26678.11-26678.28" *)
  input PHYEMAC1RXRUNDISP;
  wire PHYEMAC1RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26679.11-26679.28" *)
  input PHYEMAC1SIGNALDET;
  wire PHYEMAC1SIGNALDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26680.11-26680.27" *)
  input PHYEMAC1TXBUFERR;
  wire PHYEMAC1TXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26681.11-26681.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26699.18-26699.35" *)
  input [79:0] TIEEMAC0CONFIGVEC;
  wire [79:0] TIEEMAC0CONFIGVEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26695.18-26695.37" *)
  input [47:0] TIEEMAC0UNICASTADDR;
  wire [47:0] TIEEMAC0UNICASTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26700.18-26700.35" *)
  input [79:0] TIEEMAC1CONFIGVEC;
  wire [79:0] TIEEMAC1CONFIGVEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26696.18-26696.37" *)
  input [47:0] TIEEMAC1UNICASTADDR;
  wire [47:0] TIEEMAC1UNICASTADDR;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:672.1-718.10" *)
module FDCE(Q, C, CE, CLR, D);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:676.9-676.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:677.9-677.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:679.9-679.12" *)
  input CLR;
  wire CLR;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:681.9-681.10" *)
  input D;
  wire D;
  (* init = 1'h0 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:673.14-673.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:721.1-749.10" *)
module FDCE_1(Q, C, CE, CLR, D);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:724.9-724.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:725.9-725.11" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:726.9-726.12" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:727.9-727.10" *)
  input D;
  wire D;
  (* init = 1'h0 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:722.14-722.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:830.1-873.10" *)
module FDCPE(Q, C, CE, CLR, D, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:834.9-834.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:835.9-835.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:837.9-837.12" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:838.9-838.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_PRE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:840.9-840.12" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:831.15-831.16" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:875.1-918.10" *)
module FDCPE_1(Q, C, CE, CLR, D, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:879.9-879.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:880.9-880.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:882.9-882.12" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:883.9-883.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_PRE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:885.9-885.12" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:876.15-876.16" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5979.1-5991.10" *)
module FDDRCPE(C0, C1, CE, D0, D1, CLR, PRE, Q);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5982.11-5982.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5984.11-5984.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5985.11-5985.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5988.11-5988.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5986.11-5986.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5987.11-5987.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5989.11-5989.14" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5990.12-5990.13" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5993.1-6005.10" *)
module FDDRRSE(Q, C0, C1, CE, D0, D1, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5997.11-5997.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5999.11-5999.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6000.11-6000.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6001.11-6001.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6002.11-6002.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5995.12-5995.13" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6003.11-6003.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6004.11-6004.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:752.1-797.10" *)
module FDPE(Q, C, CE, D, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:756.9-756.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:757.9-757.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:759.9-759.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_PRE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:761.9-761.12" *)
  input PRE;
  wire PRE;
  (* init = 1'h1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:753.14-753.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:800.1-828.10" *)
module FDPE_1(Q, C, CE, D, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:803.9-803.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:804.9-804.11" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:805.9-805.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:806.9-806.12" *)
  input PRE;
  wire PRE;
  (* init = 1'h1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:801.14-801.15" *)
  output Q;
  wire Q;
endmodule

(* abc9_flop =  1  *)
(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:471.1-509.10" *)
module FDRE(Q, C, CE, D, R);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:475.9-475.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:476.9-476.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:478.9-478.10" *)
  input D;
  wire D;
  (* init = 1'h0 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:472.14-472.15" *)
  output Q;
  wire Q;
  (* invertible_pin = "IS_R_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:480.9-480.10" *)
  input R;
  wire R;
endmodule

(* blackbox =  1  *)
(* abc9_flop =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:512.1-533.10" *)
module FDRE_1(Q, C, CE, D, R);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:515.9-515.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:516.9-516.11" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:517.9-517.10" *)
  input D;
  wire D;
  (* init = 1'h0 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:513.14-513.15" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:518.9-518.10" *)
  input R;
  wire R;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:601.1-634.10" *)
module FDRSE(Q, C, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:605.9-605.10" *)
  input C;
  wire C;
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:607.9-607.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:609.9-609.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:602.14-602.15" *)
  output Q;
  wire Q;
  (* invertible_pin = "IS_R_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:611.9-611.10" *)
  input R;
  wire R;
  (* invertible_pin = "IS_S_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:613.9-613.10" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:636.1-669.10" *)
module FDRSE_1(Q, C, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:640.9-640.10" *)
  input C;
  wire C;
  (* invertible_pin = "IS_CE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:642.9-642.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:644.9-644.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:637.14-637.15" *)
  output Q;
  wire Q;
  (* invertible_pin = "IS_R_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:646.9-646.10" *)
  input R;
  wire R;
  (* invertible_pin = "IS_S_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:648.9-648.10" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* abc9_flop =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:536.1-574.10" *)
module FDSE(Q, C, CE, D, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:540.9-540.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:541.9-541.11" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:543.9-543.10" *)
  input D;
  wire D;
  (* init = 1'h1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:537.14-537.15" *)
  output Q;
  wire Q;
  (* invertible_pin = "IS_S_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:545.9-545.10" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* abc9_flop =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:577.1-599.10" *)
module FDSE_1(Q, C, CE, D, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:580.9-580.10" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:581.9-581.11" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:582.9-582.10" *)
  input D;
  wire D;
  (* init = 1'h1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:578.14-578.15" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:583.9-583.10" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34055.1-34114.10" *)
module FE(DEBUG_DOUT, DEBUG_PHASE, INTERRUPT, M_AXIS_DOUT_TDATA, M_AXIS_DOUT_TLAST, M_AXIS_DOUT_TVALID, M_AXIS_STATUS_TDATA, M_AXIS_STATUS_TVALID, SPARE_OUT, S_AXIS_CTRL_TREADY, S_AXIS_DIN_TREADY, S_AXIS_DIN_WORDS_TREADY, S_AXIS_DOUT_WORDS_TREADY, S_AXI_ARREADY, S_AXI_AWREADY, S_AXI_BVALID, S_AXI_RDATA, S_AXI_RVALID, S_AXI_WREADY, CORE_CLK, DEBUG_CLK_EN
, DEBUG_EN, DEBUG_SEL_IN, M_AXIS_DOUT_ACLK, M_AXIS_DOUT_TREADY, M_AXIS_STATUS_ACLK, M_AXIS_STATUS_TREADY, RESET_N, SPARE_IN, S_AXIS_CTRL_ACLK, S_AXIS_CTRL_TDATA, S_AXIS_CTRL_TVALID, S_AXIS_DIN_ACLK, S_AXIS_DIN_TDATA, S_AXIS_DIN_TLAST, S_AXIS_DIN_TVALID, S_AXIS_DIN_WORDS_ACLK, S_AXIS_DIN_WORDS_TDATA, S_AXIS_DIN_WORDS_TLAST, S_AXIS_DIN_WORDS_TVALID, S_AXIS_DOUT_WORDS_ACLK, S_AXIS_DOUT_WORDS_TDATA
, S_AXIS_DOUT_WORDS_TLAST, S_AXIS_DOUT_WORDS_TVALID, S_AXI_ACLK, S_AXI_ARADDR, S_AXI_ARVALID, S_AXI_AWADDR, S_AXI_AWVALID, S_AXI_BREADY, S_AXI_RREADY, S_AXI_WDATA, S_AXI_WVALID);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34080.11-34080.19" *)
  input CORE_CLK;
  wire CORE_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34081.11-34081.23" *)
  input DEBUG_CLK_EN;
  wire DEBUG_CLK_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34061.20-34061.30" *)
  output [399:0] DEBUG_DOUT;
  wire [399:0] DEBUG_DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34082.11-34082.19" *)
  input DEBUG_EN;
  wire DEBUG_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34062.12-34062.23" *)
  output DEBUG_PHASE;
  wire DEBUG_PHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34083.17-34083.29" *)
  input [3:0] DEBUG_SEL_IN;
  wire [3:0] DEBUG_SEL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34063.12-34063.21" *)
  output INTERRUPT;
  wire INTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34084.11-34084.27" *)
  input M_AXIS_DOUT_ACLK;
  wire M_AXIS_DOUT_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34064.20-34064.37" *)
  output [511:0] M_AXIS_DOUT_TDATA;
  wire [511:0] M_AXIS_DOUT_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34065.12-34065.29" *)
  output M_AXIS_DOUT_TLAST;
  wire M_AXIS_DOUT_TLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34085.11-34085.29" *)
  input M_AXIS_DOUT_TREADY;
  wire M_AXIS_DOUT_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34066.12-34066.30" *)
  output M_AXIS_DOUT_TVALID;
  wire M_AXIS_DOUT_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34086.11-34086.29" *)
  input M_AXIS_STATUS_ACLK;
  wire M_AXIS_STATUS_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34067.19-34067.38" *)
  output [31:0] M_AXIS_STATUS_TDATA;
  wire [31:0] M_AXIS_STATUS_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34087.11-34087.31" *)
  input M_AXIS_STATUS_TREADY;
  wire M_AXIS_STATUS_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34068.12-34068.32" *)
  output M_AXIS_STATUS_TVALID;
  wire M_AXIS_STATUS_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34088.11-34088.18" *)
  input RESET_N;
  wire RESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34089.18-34089.26" *)
  input [15:0] SPARE_IN;
  wire [15:0] SPARE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34069.19-34069.28" *)
  output [15:0] SPARE_OUT;
  wire [15:0] SPARE_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34090.11-34090.27" *)
  input S_AXIS_CTRL_ACLK;
  wire S_AXIS_CTRL_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34091.18-34091.35" *)
  input [31:0] S_AXIS_CTRL_TDATA;
  wire [31:0] S_AXIS_CTRL_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34070.12-34070.30" *)
  output S_AXIS_CTRL_TREADY;
  wire S_AXIS_CTRL_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34092.11-34092.29" *)
  input S_AXIS_CTRL_TVALID;
  wire S_AXIS_CTRL_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34093.11-34093.26" *)
  input S_AXIS_DIN_ACLK;
  wire S_AXIS_DIN_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34094.19-34094.35" *)
  input [511:0] S_AXIS_DIN_TDATA;
  wire [511:0] S_AXIS_DIN_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34095.11-34095.27" *)
  input S_AXIS_DIN_TLAST;
  wire S_AXIS_DIN_TLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34071.12-34071.29" *)
  output S_AXIS_DIN_TREADY;
  wire S_AXIS_DIN_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34096.11-34096.28" *)
  input S_AXIS_DIN_TVALID;
  wire S_AXIS_DIN_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34097.11-34097.32" *)
  input S_AXIS_DIN_WORDS_ACLK;
  wire S_AXIS_DIN_WORDS_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34098.18-34098.40" *)
  input [31:0] S_AXIS_DIN_WORDS_TDATA;
  wire [31:0] S_AXIS_DIN_WORDS_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34099.11-34099.33" *)
  input S_AXIS_DIN_WORDS_TLAST;
  wire S_AXIS_DIN_WORDS_TLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34072.12-34072.35" *)
  output S_AXIS_DIN_WORDS_TREADY;
  wire S_AXIS_DIN_WORDS_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34100.11-34100.34" *)
  input S_AXIS_DIN_WORDS_TVALID;
  wire S_AXIS_DIN_WORDS_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34101.11-34101.33" *)
  input S_AXIS_DOUT_WORDS_ACLK;
  wire S_AXIS_DOUT_WORDS_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34102.18-34102.41" *)
  input [31:0] S_AXIS_DOUT_WORDS_TDATA;
  wire [31:0] S_AXIS_DOUT_WORDS_TDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34103.11-34103.34" *)
  input S_AXIS_DOUT_WORDS_TLAST;
  wire S_AXIS_DOUT_WORDS_TLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34073.12-34073.36" *)
  output S_AXIS_DOUT_WORDS_TREADY;
  wire S_AXIS_DOUT_WORDS_TREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34104.11-34104.35" *)
  input S_AXIS_DOUT_WORDS_TVALID;
  wire S_AXIS_DOUT_WORDS_TVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34105.11-34105.21" *)
  input S_AXI_ACLK;
  wire S_AXI_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34106.18-34106.30" *)
  input [17:0] S_AXI_ARADDR;
  wire [17:0] S_AXI_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34074.12-34074.25" *)
  output S_AXI_ARREADY;
  wire S_AXI_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34107.11-34107.24" *)
  input S_AXI_ARVALID;
  wire S_AXI_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34108.18-34108.30" *)
  input [17:0] S_AXI_AWADDR;
  wire [17:0] S_AXI_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34075.12-34075.25" *)
  output S_AXI_AWREADY;
  wire S_AXI_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34109.11-34109.24" *)
  input S_AXI_AWVALID;
  wire S_AXI_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34110.11-34110.23" *)
  input S_AXI_BREADY;
  wire S_AXI_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34076.12-34076.24" *)
  output S_AXI_BVALID;
  wire S_AXI_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34077.19-34077.30" *)
  output [31:0] S_AXI_RDATA;
  wire [31:0] S_AXI_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34111.11-34111.23" *)
  input S_AXI_RREADY;
  wire S_AXI_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34078.12-34078.24" *)
  output S_AXI_RVALID;
  wire S_AXI_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34112.18-34112.29" *)
  input [31:0] S_AXI_WDATA;
  wire [31:0] S_AXI_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34079.12-34079.24" *)
  output S_AXI_WREADY;
  wire S_AXI_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34113.11-34113.23" *)
  input S_AXI_WVALID;
  wire S_AXI_WVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4112.1-4136.10" *)
module FIFO16(ALMOSTEMPTY, ALMOSTFULL, DO, DOP, EMPTY, FULL, RDCOUNT, RDERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, RST, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4117.12-4117.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4118.12-4118.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4127.18-4127.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4128.17-4128.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4119.19-4119.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4120.18-4120.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4121.12-4121.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4122.12-4122.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4130.11-4130.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4123.19-4123.26" *)
  output [11:0] RDCOUNT;
  wire [11:0] RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4131.11-4131.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4124.12-4124.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4132.11-4132.14" *)
  input RST;
  wire RST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4134.11-4134.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4125.19-4125.26" *)
  output [11:0] WRCOUNT;
  wire [11:0] WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4135.11-4135.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4126.12-4126.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4274.1-4301.10" *)
module FIFO18(ALMOSTEMPTY, ALMOSTFULL, DO, DOP, EMPTY, FULL, RDCOUNT, RDERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, RST, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4282.12-4282.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4283.12-4283.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4292.18-4292.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4293.17-4293.20" *)
  input [1:0] DIP;
  wire [1:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4284.19-4284.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4285.18-4285.21" *)
  output [1:0] DOP;
  wire [1:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4286.12-4286.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4287.12-4287.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4295.11-4295.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4288.19-4288.26" *)
  output [11:0] RDCOUNT;
  wire [11:0] RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4296.11-4296.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4289.12-4289.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4297.11-4297.14" *)
  input RST;
  wire RST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4299.11-4299.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4290.19-4290.26" *)
  output [11:0] WRCOUNT;
  wire [11:0] WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4300.11-4300.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4291.12-4291.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4969.1-5013.10" *)
module FIFO18E1(ALMOSTEMPTY, ALMOSTFULL, DO, DOP, EMPTY, FULL, RDCOUNT, RDERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, REGCE, RST, RSTREG, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4986.12-4986.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4987.12-4987.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4996.18-4996.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4997.17-4997.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4988.19-4988.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4989.18-4989.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4990.12-4990.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4991.12-4991.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_RDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5000.11-5000.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4992.19-4992.26" *)
  output [11:0] RDCOUNT;
  wire [11:0] RDCOUNT;
  (* invertible_pin = "IS_RDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5002.11-5002.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4993.12-4993.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5003.11-5003.16" *)
  input REGCE;
  wire REGCE;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5005.11-5005.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5007.11-5007.17" *)
  input RSTREG;
  wire RSTREG;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5010.11-5010.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4994.19-4994.26" *)
  output [11:0] WRCOUNT;
  wire [11:0] WRCOUNT;
  (* invertible_pin = "IS_WREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5012.11-5012.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4995.12-4995.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5068.1-5131.10" *)
module FIFO18E2(CASDOUT, CASDOUTP, CASNXTEMPTY, CASPRVRDEN, DOUT, DOUTP, EMPTY, FULL, PROGEMPTY, PROGFULL, RDCOUNT, RDERR, RDRSTBUSY, WRCOUNT, WRERR, WRRSTBUSY, CASDIN, CASDINP, CASDOMUX, CASDOMUXEN, CASNXTRDEN
, CASOREGIMUX, CASOREGIMUXEN, CASPRVEMPTY, DIN, DINP, RDCLK, RDEN, REGCE, RST, RSTREG, SLEEP, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5105.18-5105.24" *)
  input [31:0] CASDIN;
  wire [31:0] CASDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5106.17-5106.24" *)
  input [3:0] CASDINP;
  wire [3:0] CASDINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5107.11-5107.19" *)
  input CASDOMUX;
  wire CASDOMUX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5108.11-5108.21" *)
  input CASDOMUXEN;
  wire CASDOMUXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5089.19-5089.26" *)
  output [31:0] CASDOUT;
  wire [31:0] CASDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5090.18-5090.26" *)
  output [3:0] CASDOUTP;
  wire [3:0] CASDOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5091.12-5091.23" *)
  output CASNXTEMPTY;
  wire CASNXTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5109.11-5109.21" *)
  input CASNXTRDEN;
  wire CASNXTRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5110.11-5110.22" *)
  input CASOREGIMUX;
  wire CASOREGIMUX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5111.11-5111.24" *)
  input CASOREGIMUXEN;
  wire CASOREGIMUXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5112.11-5112.22" *)
  input CASPRVEMPTY;
  wire CASPRVEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5092.12-5092.22" *)
  output CASPRVRDEN;
  wire CASPRVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5113.18-5113.21" *)
  input [31:0] DIN;
  wire [31:0] DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5114.17-5114.21" *)
  input [3:0] DINP;
  wire [3:0] DINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5093.19-5093.23" *)
  output [31:0] DOUT;
  wire [31:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5094.18-5094.23" *)
  output [3:0] DOUTP;
  wire [3:0] DOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5095.12-5095.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5096.12-5096.16" *)
  output FULL;
  wire FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5097.12-5097.21" *)
  output PROGEMPTY;
  wire PROGEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5098.12-5098.20" *)
  output PROGFULL;
  wire PROGFULL;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_RDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5117.11-5117.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5099.19-5099.26" *)
  output [12:0] RDCOUNT;
  wire [12:0] RDCOUNT;
  (* invertible_pin = "IS_RDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5119.11-5119.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5100.12-5100.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5101.12-5101.21" *)
  output RDRSTBUSY;
  wire RDRSTBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5120.11-5120.16" *)
  input REGCE;
  wire REGCE;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5122.11-5122.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5124.11-5124.17" *)
  input RSTREG;
  wire RSTREG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5125.11-5125.16" *)
  input SLEEP;
  wire SLEEP;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5128.11-5128.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5102.19-5102.26" *)
  output [12:0] WRCOUNT;
  wire [12:0] WRCOUNT;
  (* invertible_pin = "IS_WREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5130.11-5130.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5103.12-5103.17" *)
  output WRERR;
  wire WRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5104.12-5104.21" *)
  output WRRSTBUSY;
  wire WRRSTBUSY;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4303.1-4329.10" *)
module FIFO18_36(ALMOSTEMPTY, ALMOSTFULL, DO, DOP, EMPTY, FULL, RDCOUNT, RDERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, RST, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4310.12-4310.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4311.12-4311.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4320.18-4320.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4321.17-4321.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4312.19-4312.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4313.18-4313.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4314.12-4314.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4315.12-4315.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4323.11-4323.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4316.18-4316.25" *)
  output [8:0] RDCOUNT;
  wire [8:0] RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4324.11-4324.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4317.12-4317.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4325.11-4325.14" *)
  input RST;
  wire RST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4327.11-4327.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4318.18-4318.25" *)
  output [8:0] WRCOUNT;
  wire [8:0] WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4328.11-4328.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4319.12-4319.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4331.1-4358.10" *)
module FIFO36(ALMOSTEMPTY, ALMOSTFULL, DO, DOP, EMPTY, FULL, RDCOUNT, RDERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, RST, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4339.12-4339.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4340.12-4340.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4349.18-4349.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4350.17-4350.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4341.19-4341.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4342.18-4342.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4343.12-4343.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4344.12-4344.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4352.11-4352.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4345.19-4345.26" *)
  output [12:0] RDCOUNT;
  wire [12:0] RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4353.11-4353.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4346.12-4346.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4354.11-4354.14" *)
  input RST;
  wire RST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4356.11-4356.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4347.19-4347.26" *)
  output [12:0] WRCOUNT;
  wire [12:0] WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4357.11-4357.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4348.12-4348.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5015.1-5066.10" *)
module FIFO36E1(ALMOSTEMPTY, ALMOSTFULL, DBITERR, DO, DOP, ECCPARITY, EMPTY, FULL, RDCOUNT, RDERR, SBITERR, WRCOUNT, WRERR, DI, DIP, INJECTDBITERR, INJECTSBITERR, RDCLK, RDEN, REGCE, RST
, RSTREG, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5034.12-5034.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5035.12-5035.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5036.12-5036.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5047.18-5047.20" *)
  input [63:0] DI;
  wire [63:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5048.17-5048.20" *)
  input [7:0] DIP;
  wire [7:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5037.19-5037.21" *)
  output [63:0] DO;
  wire [63:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5038.18-5038.21" *)
  output [7:0] DOP;
  wire [7:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5039.18-5039.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5040.12-5040.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5041.12-5041.16" *)
  output FULL;
  wire FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5049.11-5049.24" *)
  input INJECTDBITERR;
  wire INJECTDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5050.11-5050.24" *)
  input INJECTSBITERR;
  wire INJECTSBITERR;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_RDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5053.11-5053.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5042.19-5042.26" *)
  output [12:0] RDCOUNT;
  wire [12:0] RDCOUNT;
  (* invertible_pin = "IS_RDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5055.11-5055.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5043.12-5043.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5056.11-5056.16" *)
  input REGCE;
  wire REGCE;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5058.11-5058.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5060.11-5060.17" *)
  input RSTREG;
  wire RSTREG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5044.12-5044.19" *)
  output SBITERR;
  wire SBITERR;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5063.11-5063.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5045.19-5045.26" *)
  output [12:0] WRCOUNT;
  wire [12:0] WRCOUNT;
  (* invertible_pin = "IS_WREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5065.11-5065.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5046.12-5046.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5133.1-5204.10" *)
module FIFO36E2(CASDOUT, CASDOUTP, CASNXTEMPTY, CASPRVRDEN, DBITERR, DOUT, DOUTP, ECCPARITY, EMPTY, FULL, PROGEMPTY, PROGFULL, RDCOUNT, RDERR, RDRSTBUSY, SBITERR, WRCOUNT, WRERR, WRRSTBUSY, CASDIN, CASDINP
, CASDOMUX, CASDOMUXEN, CASNXTRDEN, CASOREGIMUX, CASOREGIMUXEN, CASPRVEMPTY, DIN, DINP, INJECTDBITERR, INJECTSBITERR, RDCLK, RDEN, REGCE, RST, RSTREG, SLEEP, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5176.18-5176.24" *)
  input [63:0] CASDIN;
  wire [63:0] CASDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5177.17-5177.24" *)
  input [7:0] CASDINP;
  wire [7:0] CASDINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5178.11-5178.19" *)
  input CASDOMUX;
  wire CASDOMUX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5179.11-5179.21" *)
  input CASDOMUXEN;
  wire CASDOMUXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5157.19-5157.26" *)
  output [63:0] CASDOUT;
  wire [63:0] CASDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5158.18-5158.26" *)
  output [7:0] CASDOUTP;
  wire [7:0] CASDOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5159.12-5159.23" *)
  output CASNXTEMPTY;
  wire CASNXTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5180.11-5180.21" *)
  input CASNXTRDEN;
  wire CASNXTRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5181.11-5181.22" *)
  input CASOREGIMUX;
  wire CASOREGIMUX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5182.11-5182.24" *)
  input CASOREGIMUXEN;
  wire CASOREGIMUXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5183.11-5183.22" *)
  input CASPRVEMPTY;
  wire CASPRVEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5160.12-5160.22" *)
  output CASPRVRDEN;
  wire CASPRVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5161.12-5161.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5184.18-5184.21" *)
  input [63:0] DIN;
  wire [63:0] DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5185.17-5185.21" *)
  input [7:0] DINP;
  wire [7:0] DINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5162.19-5162.23" *)
  output [63:0] DOUT;
  wire [63:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5163.18-5163.23" *)
  output [7:0] DOUTP;
  wire [7:0] DOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5164.18-5164.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5165.12-5165.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5166.12-5166.16" *)
  output FULL;
  wire FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5186.11-5186.24" *)
  input INJECTDBITERR;
  wire INJECTDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5187.11-5187.24" *)
  input INJECTSBITERR;
  wire INJECTSBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5167.12-5167.21" *)
  output PROGEMPTY;
  wire PROGEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5168.12-5168.20" *)
  output PROGFULL;
  wire PROGFULL;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_RDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5190.11-5190.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5169.19-5169.26" *)
  output [13:0] RDCOUNT;
  wire [13:0] RDCOUNT;
  (* invertible_pin = "IS_RDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5192.11-5192.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5170.12-5170.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5171.12-5171.21" *)
  output RDRSTBUSY;
  wire RDRSTBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5193.11-5193.16" *)
  input REGCE;
  wire REGCE;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5195.11-5195.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5197.11-5197.17" *)
  input RSTREG;
  wire RSTREG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5172.12-5172.19" *)
  output SBITERR;
  wire SBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5198.11-5198.16" *)
  input SLEEP;
  wire SLEEP;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5201.11-5201.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5173.19-5173.26" *)
  output [13:0] WRCOUNT;
  wire [13:0] WRCOUNT;
  (* invertible_pin = "IS_WREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5203.11-5203.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5174.12-5174.17" *)
  output WRERR;
  wire WRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5175.12-5175.21" *)
  output WRRSTBUSY;
  wire WRRSTBUSY;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4360.1-4391.10" *)
module FIFO36_72(ALMOSTEMPTY, ALMOSTFULL, DBITERR, DO, DOP, ECCPARITY, EMPTY, FULL, RDCOUNT, RDERR, SBITERR, WRCOUNT, WRERR, DI, DIP, RDCLK, RDEN, RST, WRCLK, WREN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4369.12-4369.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4370.12-4370.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4371.12-4371.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4382.18-4382.20" *)
  input [63:0] DI;
  wire [63:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4383.17-4383.20" *)
  input [7:0] DIP;
  wire [7:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4372.19-4372.21" *)
  output [63:0] DO;
  wire [63:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4373.18-4373.21" *)
  output [7:0] DOP;
  wire [7:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4374.18-4374.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4375.12-4375.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4376.12-4376.16" *)
  output FULL;
  wire FULL;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4385.11-4385.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4377.18-4377.25" *)
  output [8:0] RDCOUNT;
  wire [8:0] RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4386.11-4386.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4378.12-4378.17" *)
  output RDERR;
  wire RDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4387.11-4387.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4379.12-4379.19" *)
  output SBITERR;
  wire SBITERR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4389.11-4389.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4380.18-4380.25" *)
  output [8:0] WRCOUNT;
  wire [8:0] WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4390.11-4390.15" *)
  input WREN;
  wire WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4381.12-4381.17" *)
  output WRERR;
  wire WRERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9893.1-9904.10" *)
module FRAME_ECCE2(CRCERROR, ECCERROR, ECCERRORSINGLE, SYNDROMEVALID, SYNDROME, FAR, SYNBIT, SYNWORD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9896.12-9896.20" *)
  output CRCERROR;
  wire CRCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9897.12-9897.20" *)
  output ECCERROR;
  wire ECCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9898.12-9898.26" *)
  output ECCERRORSINGLE;
  wire ECCERRORSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9901.19-9901.22" *)
  output [25:0] FAR;
  wire [25:0] FAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9902.18-9902.24" *)
  output [4:0] SYNBIT;
  wire [4:0] SYNBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9900.19-9900.27" *)
  output [12:0] SYNDROME;
  wire [12:0] SYNDROME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9899.12-9899.25" *)
  output SYNDROMEVALID;
  wire SYNDROMEVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9903.18-9903.25" *)
  output [6:0] SYNWORD;
  wire [6:0] SYNWORD;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9906.1-9916.10" *)
module FRAME_ECCE3(CRCERROR, ECCERRORNOTSINGLE, ECCERRORSINGLE, ENDOFFRAME, ENDOFSCAN, FAR, FARSEL, ICAPBOTCLK, ICAPTOPCLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9907.12-9907.20" *)
  output CRCERROR;
  wire CRCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9908.12-9908.29" *)
  output ECCERRORNOTSINGLE;
  wire ECCERRORNOTSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9909.12-9909.26" *)
  output ECCERRORSINGLE;
  wire ECCERRORSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9910.12-9910.22" *)
  output ENDOFFRAME;
  wire ENDOFFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9911.12-9911.21" *)
  output ENDOFSCAN;
  wire ENDOFSCAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9912.19-9912.22" *)
  output [25:0] FAR;
  wire [25:0] FAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9913.17-9913.23" *)
  input [1:0] FARSEL;
  wire [1:0] FARSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9914.11-9914.21" *)
  input ICAPBOTCLK;
  wire ICAPBOTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9915.11-9915.21" *)
  input ICAPTOPCLK;
  wire ICAPTOPCLK;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9918.1-9928.10" *)
module FRAME_ECCE4(CRCERROR, ECCERRORNOTSINGLE, ECCERRORSINGLE, ENDOFFRAME, ENDOFSCAN, FAR, FARSEL, ICAPBOTCLK, ICAPTOPCLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9919.12-9919.20" *)
  output CRCERROR;
  wire CRCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9920.12-9920.29" *)
  output ECCERRORNOTSINGLE;
  wire ECCERRORNOTSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9921.12-9921.26" *)
  output ECCERRORSINGLE;
  wire ECCERRORSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9922.12-9922.22" *)
  output ENDOFFRAME;
  wire ENDOFFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9923.12-9923.21" *)
  output ENDOFSCAN;
  wire ENDOFSCAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9924.19-9924.22" *)
  output [26:0] FAR;
  wire [26:0] FAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9925.17-9925.23" *)
  input [1:0] FARSEL;
  wire [1:0] FARSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9926.11-9926.21" *)
  input ICAPBOTCLK;
  wire ICAPBOTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9927.11-9927.21" *)
  input ICAPTOPCLK;
  wire ICAPTOPCLK;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9867.1-9871.10" *)
module FRAME_ECC_VIRTEX4(ERROR, SYNDROME, SYNDROMEVALID);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9868.12-9868.17" *)
  output ERROR;
  wire ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9869.19-9869.27" *)
  output [11:0] SYNDROME;
  wire [11:0] SYNDROME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9870.12-9870.25" *)
  output SYNDROMEVALID;
  wire SYNDROMEVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9873.1-9878.10" *)
module FRAME_ECC_VIRTEX5(CRCERROR, ECCERROR, SYNDROMEVALID, SYNDROME);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9874.12-9874.20" *)
  output CRCERROR;
  wire CRCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9875.12-9875.20" *)
  output ECCERROR;
  wire ECCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9877.19-9877.27" *)
  output [11:0] SYNDROME;
  wire [11:0] SYNDROME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9876.12-9876.25" *)
  output SYNDROMEVALID;
  wire SYNDROMEVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9880.1-9891.10" *)
module FRAME_ECC_VIRTEX6(CRCERROR, ECCERROR, ECCERRORSINGLE, SYNDROMEVALID, SYNDROME, FAR, SYNBIT, SYNWORD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9883.12-9883.20" *)
  output CRCERROR;
  wire CRCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9884.12-9884.20" *)
  output ECCERROR;
  wire ECCERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9885.12-9885.26" *)
  output ECCERRORSINGLE;
  wire ECCERRORSINGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9888.19-9888.22" *)
  output [23:0] FAR;
  wire [23:0] FAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9889.18-9889.24" *)
  output [4:0] SYNBIT;
  wire [4:0] SYNBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9887.19-9887.27" *)
  output [12:0] SYNDROME;
  wire [12:0] SYNDROME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9886.12-9886.25" *)
  output SYNDROMEVALID;
  wire SYNDROMEVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9890.18-9890.25" *)
  output [6:0] SYNWORD;
  wire [6:0] SYNWORD;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:28.1-30.10" *)
module GND(G);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:28.19-28.20" *)
  output G;
  wire G;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11601.1-11613.10" *)
module GT11CLK(SYNCLK1OUT, SYNCLK2OUT, MGTCLKN, MGTCLKP, REFCLK, RXBCLK, SYNCLK1IN, SYNCLK2IN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11607.11-11607.18" *)
  input MGTCLKN;
  wire MGTCLKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11608.11-11608.18" *)
  input MGTCLKP;
  wire MGTCLKP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11609.11-11609.17" *)
  input REFCLK;
  wire REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11610.11-11610.17" *)
  input RXBCLK;
  wire RXBCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11611.11-11611.20" *)
  input SYNCLK1IN;
  wire SYNCLK1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11605.12-11605.22" *)
  output SYNCLK1OUT;
  wire SYNCLK1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11612.11-11612.20" *)
  input SYNCLK2IN;
  wire SYNCLK2IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11606.12-11606.22" *)
  output SYNCLK2OUT;
  wire SYNCLK2OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11615.1-11622.10" *)
module GT11CLK_MGT(SYNCLK1OUT, SYNCLK2OUT, MGTCLKN, MGTCLKP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11620.11-11620.18" *)
  input MGTCLKN;
  wire MGTCLKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11621.11-11621.18" *)
  input MGTCLKP;
  wire MGTCLKP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11618.12-11618.22" *)
  output SYNCLK1OUT;
  wire SYNCLK1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11619.12-11619.22" *)
  output SYNCLK2OUT;
  wire SYNCLK2OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10788.1-11058.10" *)
module GT11_CUSTOM(DRDY, RXBUFERR, RXCALFAIL, RXCOMMADET, RXCYCLELIMIT, RXLOCK, RXMCLK, RXPCSHCLKOUT, RXREALIGN, RXRECCLK1, RXRECCLK2, RXSIGDET, TX1N, TX1P, TXBUFERR, TXCALFAIL, TXCYCLELIMIT, TXLOCK, TXOUTCLK1, TXOUTCLK2, TXPCSHCLKOUT
, DO, RXLOSSOFSYNC, RXCRCOUT, TXCRCOUT, CHBONDO, RXSTATUS, RXDATA, RXCHARISCOMMA, RXCHARISK, RXDISPERR, RXNOTINTABLE, RXRUNDISP, TXKERR, TXRUNDISP, DCLK, DEN, DWE, ENCHANSYNC, ENMCOMMAALIGN, ENPCOMMAALIGN, GREFCLK
, POWERDOWN, REFCLK1, REFCLK2, RX1N, RX1P, RXBLOCKSYNC64B66BUSE, RXCLKSTABLE, RXCOMMADETUSE, RXCRCCLK, RXCRCDATAVALID, RXCRCINIT, RXCRCINTCLK, RXCRCPD, RXCRCRESET, RXDEC64B66BUSE, RXDEC8B10BUSE, RXDESCRAM64B66BUSE, RXIGNOREBTF, RXPMARESET, RXPOLARITY, RXRESET
, RXSLIDE, RXSYNC, RXUSRCLK2, RXUSRCLK, TXCLKSTABLE, TXCRCCLK, TXCRCDATAVALID, TXCRCINIT, TXCRCINTCLK, TXCRCPD, TXCRCRESET, TXENC64B66BUSE, TXENC8B10BUSE, TXENOOB, TXGEARBOX64B66BUSE, TXINHIBIT, TXPMARESET, TXPOLARITY, TXRESET, TXSCRAM64B66BUSE, TXSYNC
, TXUSRCLK2, TXUSRCLK, DI, LOOPBACK, RXDATAWIDTH, RXINTDATAWIDTH, TXDATAWIDTH, TXINTDATAWIDTH, RXCRCDATAWIDTH, TXCRCDATAWIDTH, CHBONDI, RXCRCIN, TXCRCIN, TXDATA, DADDR, TXBYPASS8B10B, TXCHARDISPMODE, TXCHARDISPVAL, TXCHARISK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11049.17-11049.24" *)
  input [4:0] CHBONDI;
  wire [4:0] CHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10980.18-10980.25" *)
  output [4:0] CHBONDO;
  wire [4:0] CHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11053.17-11053.22" *)
  input [7:0] DADDR;
  wire [7:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10990.11-10990.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10991.11-10991.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11041.18-11041.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10976.19-10976.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10955.12-10955.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10992.11-10992.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10993.11-10993.21" *)
  input ENCHANSYNC;
  wire ENCHANSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10994.11-10994.24" *)
  input ENMCOMMAALIGN;
  wire ENMCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10995.11-10995.24" *)
  input ENPCOMMAALIGN;
  wire ENPCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10996.11-10996.18" *)
  input GREFCLK;
  wire GREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11042.17-11042.25" *)
  input [1:0] LOOPBACK;
  wire [1:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10997.11-10997.20" *)
  input POWERDOWN;
  wire POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10998.11-10998.18" *)
  input REFCLK1;
  wire REFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10999.11-10999.18" *)
  input REFCLK2;
  wire REFCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11000.11-11000.15" *)
  input RX1N;
  wire RX1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11001.11-11001.15" *)
  input RX1P;
  wire RX1P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11002.11-11002.31" *)
  input RXBLOCKSYNC64B66BUSE;
  wire RXBLOCKSYNC64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10956.12-10956.20" *)
  output RXBUFERR;
  wire RXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10957.12-10957.21" *)
  output RXCALFAIL;
  wire RXCALFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10983.18-10983.31" *)
  output [7:0] RXCHARISCOMMA;
  wire [7:0] RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10984.18-10984.27" *)
  output [7:0] RXCHARISK;
  wire [7:0] RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11003.11-11003.22" *)
  input RXCLKSTABLE;
  wire RXCLKSTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10958.12-10958.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11004.11-11004.24" *)
  input RXCOMMADETUSE;
  wire RXCOMMADETUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11005.11-11005.19" *)
  input RXCRCCLK;
  wire RXCRCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11006.11-11006.25" *)
  input RXCRCDATAVALID;
  wire RXCRCDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11047.17-11047.31" *)
  input [2:0] RXCRCDATAWIDTH;
  wire [2:0] RXCRCDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11050.18-11050.25" *)
  input [63:0] RXCRCIN;
  wire [63:0] RXCRCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11007.11-11007.20" *)
  input RXCRCINIT;
  wire RXCRCINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11008.11-11008.22" *)
  input RXCRCINTCLK;
  wire RXCRCINTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10978.19-10978.27" *)
  output [31:0] RXCRCOUT;
  wire [31:0] RXCRCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11009.11-11009.18" *)
  input RXCRCPD;
  wire RXCRCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11010.11-11010.21" *)
  input RXCRCRESET;
  wire RXCRCRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10959.12-10959.24" *)
  output RXCYCLELIMIT;
  wire RXCYCLELIMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10982.19-10982.25" *)
  output [63:0] RXDATA;
  wire [63:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11043.17-11043.28" *)
  input [1:0] RXDATAWIDTH;
  wire [1:0] RXDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11011.11-11011.25" *)
  input RXDEC64B66BUSE;
  wire RXDEC64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11012.11-11012.24" *)
  input RXDEC8B10BUSE;
  wire RXDEC8B10BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11013.11-11013.29" *)
  input RXDESCRAM64B66BUSE;
  wire RXDESCRAM64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10985.18-10985.27" *)
  output [7:0] RXDISPERR;
  wire [7:0] RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11014.11-11014.22" *)
  input RXIGNOREBTF;
  wire RXIGNOREBTF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11044.17-11044.31" *)
  input [1:0] RXINTDATAWIDTH;
  wire [1:0] RXINTDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10960.12-10960.18" *)
  output RXLOCK;
  wire RXLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10977.18-10977.30" *)
  output [1:0] RXLOSSOFSYNC;
  wire [1:0] RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10961.12-10961.18" *)
  output RXMCLK;
  wire RXMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10986.18-10986.30" *)
  output [7:0] RXNOTINTABLE;
  wire [7:0] RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10962.12-10962.24" *)
  output RXPCSHCLKOUT;
  wire RXPCSHCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11015.11-11015.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11016.11-11016.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10963.12-10963.21" *)
  output RXREALIGN;
  wire RXREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10964.12-10964.21" *)
  output RXRECCLK1;
  wire RXRECCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10965.12-10965.21" *)
  output RXRECCLK2;
  wire RXRECCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11017.11-11017.18" *)
  input RXRESET;
  wire RXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10987.18-10987.27" *)
  output [7:0] RXRUNDISP;
  wire [7:0] RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10966.12-10966.20" *)
  output RXSIGDET;
  wire RXSIGDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11018.11-11018.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10981.18-10981.26" *)
  output [5:0] RXSTATUS;
  wire [5:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11019.11-11019.17" *)
  input RXSYNC;
  wire RXSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11021.11-11021.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11020.11-11020.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10967.12-10967.16" *)
  output TX1N;
  wire TX1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10968.12-10968.16" *)
  output TX1P;
  wire TX1P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10969.12-10969.20" *)
  output TXBUFERR;
  wire TXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11054.17-11054.30" *)
  input [7:0] TXBYPASS8B10B;
  wire [7:0] TXBYPASS8B10B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10970.12-10970.21" *)
  output TXCALFAIL;
  wire TXCALFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11055.17-11055.31" *)
  input [7:0] TXCHARDISPMODE;
  wire [7:0] TXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11056.17-11056.30" *)
  input [7:0] TXCHARDISPVAL;
  wire [7:0] TXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11057.17-11057.26" *)
  input [7:0] TXCHARISK;
  wire [7:0] TXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11022.11-11022.22" *)
  input TXCLKSTABLE;
  wire TXCLKSTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11023.11-11023.19" *)
  input TXCRCCLK;
  wire TXCRCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11024.11-11024.25" *)
  input TXCRCDATAVALID;
  wire TXCRCDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11048.17-11048.31" *)
  input [2:0] TXCRCDATAWIDTH;
  wire [2:0] TXCRCDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11051.18-11051.25" *)
  input [63:0] TXCRCIN;
  wire [63:0] TXCRCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11025.11-11025.20" *)
  input TXCRCINIT;
  wire TXCRCINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11026.11-11026.22" *)
  input TXCRCINTCLK;
  wire TXCRCINTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10979.19-10979.27" *)
  output [31:0] TXCRCOUT;
  wire [31:0] TXCRCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11027.11-11027.18" *)
  input TXCRCPD;
  wire TXCRCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11028.11-11028.21" *)
  input TXCRCRESET;
  wire TXCRCRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10971.12-10971.24" *)
  output TXCYCLELIMIT;
  wire TXCYCLELIMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11052.18-11052.24" *)
  input [63:0] TXDATA;
  wire [63:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11045.17-11045.28" *)
  input [1:0] TXDATAWIDTH;
  wire [1:0] TXDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11029.11-11029.25" *)
  input TXENC64B66BUSE;
  wire TXENC64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11030.11-11030.24" *)
  input TXENC8B10BUSE;
  wire TXENC8B10BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11031.11-11031.18" *)
  input TXENOOB;
  wire TXENOOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11032.11-11032.29" *)
  input TXGEARBOX64B66BUSE;
  wire TXGEARBOX64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11033.11-11033.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11046.17-11046.31" *)
  input [1:0] TXINTDATAWIDTH;
  wire [1:0] TXINTDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10988.18-10988.24" *)
  output [7:0] TXKERR;
  wire [7:0] TXKERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10972.12-10972.18" *)
  output TXLOCK;
  wire TXLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10973.12-10973.21" *)
  output TXOUTCLK1;
  wire TXOUTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10974.12-10974.21" *)
  output TXOUTCLK2;
  wire TXOUTCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10975.12-10975.24" *)
  output TXPCSHCLKOUT;
  wire TXPCSHCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11034.11-11034.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11035.11-11035.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11036.11-11036.18" *)
  input TXRESET;
  wire TXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10989.18-10989.27" *)
  output [7:0] TXRUNDISP;
  wire [7:0] TXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11037.11-11037.27" *)
  input TXSCRAM64B66BUSE;
  wire TXSCRAM64B66BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11038.11-11038.17" *)
  input TXSYNC;
  wire TXSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11040.11-11040.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11039.11-11039.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11060.1-11599.10" *)
module GT11_DUAL(DRDYA, DRDYB, RXBUFERRA, RXBUFERRB, RXCALFAILA, RXCALFAILB, RXCOMMADETA, RXCOMMADETB, RXCYCLELIMITA, RXCYCLELIMITB, RXLOCKA, RXLOCKB, RXMCLKA, RXMCLKB, RXPCSHCLKOUTA, RXPCSHCLKOUTB, RXREALIGNA, RXREALIGNB, RXRECCLK1A, RXRECCLK1B, RXRECCLK2A
, RXRECCLK2B, RXSIGDETA, RXSIGDETB, TX1NA, TX1NB, TX1PA, TX1PB, TXBUFERRA, TXBUFERRB, TXCALFAILA, TXCALFAILB, TXCYCLELIMITA, TXCYCLELIMITB, TXLOCKA, TXLOCKB, TXOUTCLK1A, TXOUTCLK1B, TXOUTCLK2A, TXOUTCLK2B, TXPCSHCLKOUTA, TXPCSHCLKOUTB
, DOA, DOB, RXLOSSOFSYNCA, RXLOSSOFSYNCB, RXCRCOUTA, RXCRCOUTB, TXCRCOUTA, TXCRCOUTB, CHBONDOA, CHBONDOB, RXSTATUSA, RXSTATUSB, RXDATAA, RXDATAB, RXCHARISCOMMAA, RXCHARISCOMMAB, RXCHARISKA, RXCHARISKB, RXDISPERRA, RXDISPERRB, RXNOTINTABLEA
, RXNOTINTABLEB, RXRUNDISPA, RXRUNDISPB, TXKERRA, TXKERRB, TXRUNDISPA, TXRUNDISPB, DCLKA, DCLKB, DENA, DENB, DWEA, DWEB, ENCHANSYNCA, ENCHANSYNCB, ENMCOMMAALIGNA, ENMCOMMAALIGNB, ENPCOMMAALIGNA, ENPCOMMAALIGNB, GREFCLKA, GREFCLKB
, POWERDOWNA, POWERDOWNB, REFCLK1A, REFCLK1B, REFCLK2A, REFCLK2B, RX1NA, RX1NB, RX1PA, RX1PB, RXBLOCKSYNC64B66BUSEA, RXBLOCKSYNC64B66BUSEB, RXCLKSTABLEA, RXCLKSTABLEB, RXCOMMADETUSEA, RXCOMMADETUSEB, RXCRCCLKA, RXCRCCLKB, RXCRCDATAVALIDA, RXCRCDATAVALIDB, RXCRCINITA
, RXCRCINITB, RXCRCINTCLKA, RXCRCINTCLKB, RXCRCPDA, RXCRCPDB, RXCRCRESETA, RXCRCRESETB, RXDEC64B66BUSEA, RXDEC64B66BUSEB, RXDEC8B10BUSEA, RXDEC8B10BUSEB, RXDESCRAM64B66BUSEA, RXDESCRAM64B66BUSEB, RXIGNOREBTFA, RXIGNOREBTFB, RXPMARESETA, RXPMARESETB, RXPOLARITYA, RXPOLARITYB, RXRESETA, RXRESETB
, RXSLIDEA, RXSLIDEB, RXSYNCA, RXSYNCB, RXUSRCLK2A, RXUSRCLK2B, RXUSRCLKA, RXUSRCLKB, TXCLKSTABLEA, TXCLKSTABLEB, TXCRCCLKA, TXCRCCLKB, TXCRCDATAVALIDA, TXCRCDATAVALIDB, TXCRCINITA, TXCRCINITB, TXCRCINTCLKA, TXCRCINTCLKB, TXCRCPDA, TXCRCPDB, TXCRCRESETA
, TXCRCRESETB, TXENC64B66BUSEA, TXENC64B66BUSEB, TXENC8B10BUSEA, TXENC8B10BUSEB, TXENOOBA, TXENOOBB, TXGEARBOX64B66BUSEA, TXGEARBOX64B66BUSEB, TXINHIBITA, TXINHIBITB, TXPMARESETA, TXPMARESETB, TXPOLARITYA, TXPOLARITYB, TXRESETA, TXRESETB, TXSCRAM64B66BUSEA, TXSCRAM64B66BUSEB, TXSYNCA, TXSYNCB
, TXUSRCLK2A, TXUSRCLK2B, TXUSRCLKA, TXUSRCLKB, DIA, DIB, LOOPBACKA, LOOPBACKB, RXDATAWIDTHA, RXDATAWIDTHB, RXINTDATAWIDTHA, RXINTDATAWIDTHB, TXDATAWIDTHA, TXDATAWIDTHB, TXINTDATAWIDTHA, TXINTDATAWIDTHB, RXCRCDATAWIDTHA, RXCRCDATAWIDTHB, TXCRCDATAWIDTHA, TXCRCDATAWIDTHB, CHBONDIA
, CHBONDIB, RXCRCINA, RXCRCINB, TXCRCINA, TXCRCINB, TXDATAA, TXDATAB, DADDRA, DADDRB, TXBYPASS8B10BA, TXBYPASS8B10BB, TXCHARDISPMODEA, TXCHARDISPMODEB, TXCHARDISPVALA, TXCHARDISPVALB, TXCHARISKA, TXCHARISKB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11581.17-11581.25" *)
  input [4:0] CHBONDIA;
  wire [4:0] CHBONDIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11582.17-11582.25" *)
  input [4:0] CHBONDIB;
  wire [4:0] CHBONDIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11443.18-11443.26" *)
  output [4:0] CHBONDOA;
  wire [4:0] CHBONDOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11444.18-11444.26" *)
  output [4:0] CHBONDOB;
  wire [4:0] CHBONDOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11589.17-11589.23" *)
  input [7:0] DADDRA;
  wire [7:0] DADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11590.17-11590.23" *)
  input [7:0] DADDRB;
  wire [7:0] DADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11463.11-11463.16" *)
  input DCLKA;
  wire DCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11464.11-11464.16" *)
  input DCLKB;
  wire DCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11465.11-11465.15" *)
  input DENA;
  wire DENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11466.11-11466.15" *)
  input DENB;
  wire DENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11565.18-11565.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11566.18-11566.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11435.19-11435.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11436.19-11436.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11393.12-11393.17" *)
  output DRDYA;
  wire DRDYA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11394.12-11394.17" *)
  output DRDYB;
  wire DRDYB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11467.11-11467.15" *)
  input DWEA;
  wire DWEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11468.11-11468.15" *)
  input DWEB;
  wire DWEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11469.11-11469.22" *)
  input ENCHANSYNCA;
  wire ENCHANSYNCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11470.11-11470.22" *)
  input ENCHANSYNCB;
  wire ENCHANSYNCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11471.11-11471.25" *)
  input ENMCOMMAALIGNA;
  wire ENMCOMMAALIGNA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11472.11-11472.25" *)
  input ENMCOMMAALIGNB;
  wire ENMCOMMAALIGNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11473.11-11473.25" *)
  input ENPCOMMAALIGNA;
  wire ENPCOMMAALIGNA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11474.11-11474.25" *)
  input ENPCOMMAALIGNB;
  wire ENPCOMMAALIGNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11475.11-11475.19" *)
  input GREFCLKA;
  wire GREFCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11476.11-11476.19" *)
  input GREFCLKB;
  wire GREFCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11567.17-11567.26" *)
  input [1:0] LOOPBACKA;
  wire [1:0] LOOPBACKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11568.17-11568.26" *)
  input [1:0] LOOPBACKB;
  wire [1:0] LOOPBACKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11477.11-11477.21" *)
  input POWERDOWNA;
  wire POWERDOWNA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11478.11-11478.21" *)
  input POWERDOWNB;
  wire POWERDOWNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11479.11-11479.19" *)
  input REFCLK1A;
  wire REFCLK1A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11480.11-11480.19" *)
  input REFCLK1B;
  wire REFCLK1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11481.11-11481.19" *)
  input REFCLK2A;
  wire REFCLK2A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11482.11-11482.19" *)
  input REFCLK2B;
  wire REFCLK2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11483.11-11483.16" *)
  input RX1NA;
  wire RX1NA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11484.11-11484.16" *)
  input RX1NB;
  wire RX1NB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11485.11-11485.16" *)
  input RX1PA;
  wire RX1PA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11486.11-11486.16" *)
  input RX1PB;
  wire RX1PB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11487.11-11487.32" *)
  input RXBLOCKSYNC64B66BUSEA;
  wire RXBLOCKSYNC64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11488.11-11488.32" *)
  input RXBLOCKSYNC64B66BUSEB;
  wire RXBLOCKSYNC64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11395.12-11395.21" *)
  output RXBUFERRA;
  wire RXBUFERRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11396.12-11396.21" *)
  output RXBUFERRB;
  wire RXBUFERRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11397.12-11397.22" *)
  output RXCALFAILA;
  wire RXCALFAILA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11398.12-11398.22" *)
  output RXCALFAILB;
  wire RXCALFAILB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11449.18-11449.32" *)
  output [7:0] RXCHARISCOMMAA;
  wire [7:0] RXCHARISCOMMAA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11450.18-11450.32" *)
  output [7:0] RXCHARISCOMMAB;
  wire [7:0] RXCHARISCOMMAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11451.18-11451.28" *)
  output [7:0] RXCHARISKA;
  wire [7:0] RXCHARISKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11452.18-11452.28" *)
  output [7:0] RXCHARISKB;
  wire [7:0] RXCHARISKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11489.11-11489.23" *)
  input RXCLKSTABLEA;
  wire RXCLKSTABLEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11490.11-11490.23" *)
  input RXCLKSTABLEB;
  wire RXCLKSTABLEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11399.12-11399.23" *)
  output RXCOMMADETA;
  wire RXCOMMADETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11400.12-11400.23" *)
  output RXCOMMADETB;
  wire RXCOMMADETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11491.11-11491.25" *)
  input RXCOMMADETUSEA;
  wire RXCOMMADETUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11492.11-11492.25" *)
  input RXCOMMADETUSEB;
  wire RXCOMMADETUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11493.11-11493.20" *)
  input RXCRCCLKA;
  wire RXCRCCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11494.11-11494.20" *)
  input RXCRCCLKB;
  wire RXCRCCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11495.11-11495.26" *)
  input RXCRCDATAVALIDA;
  wire RXCRCDATAVALIDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11496.11-11496.26" *)
  input RXCRCDATAVALIDB;
  wire RXCRCDATAVALIDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11577.17-11577.32" *)
  input [2:0] RXCRCDATAWIDTHA;
  wire [2:0] RXCRCDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11578.17-11578.32" *)
  input [2:0] RXCRCDATAWIDTHB;
  wire [2:0] RXCRCDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11583.18-11583.26" *)
  input [63:0] RXCRCINA;
  wire [63:0] RXCRCINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11584.18-11584.26" *)
  input [63:0] RXCRCINB;
  wire [63:0] RXCRCINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11497.11-11497.21" *)
  input RXCRCINITA;
  wire RXCRCINITA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11498.11-11498.21" *)
  input RXCRCINITB;
  wire RXCRCINITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11499.11-11499.23" *)
  input RXCRCINTCLKA;
  wire RXCRCINTCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11500.11-11500.23" *)
  input RXCRCINTCLKB;
  wire RXCRCINTCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11439.19-11439.28" *)
  output [31:0] RXCRCOUTA;
  wire [31:0] RXCRCOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11440.19-11440.28" *)
  output [31:0] RXCRCOUTB;
  wire [31:0] RXCRCOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11501.11-11501.19" *)
  input RXCRCPDA;
  wire RXCRCPDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11502.11-11502.19" *)
  input RXCRCPDB;
  wire RXCRCPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11503.11-11503.22" *)
  input RXCRCRESETA;
  wire RXCRCRESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11504.11-11504.22" *)
  input RXCRCRESETB;
  wire RXCRCRESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11401.12-11401.25" *)
  output RXCYCLELIMITA;
  wire RXCYCLELIMITA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11402.12-11402.25" *)
  output RXCYCLELIMITB;
  wire RXCYCLELIMITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11447.19-11447.26" *)
  output [63:0] RXDATAA;
  wire [63:0] RXDATAA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11448.19-11448.26" *)
  output [63:0] RXDATAB;
  wire [63:0] RXDATAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11569.17-11569.29" *)
  input [1:0] RXDATAWIDTHA;
  wire [1:0] RXDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11570.17-11570.29" *)
  input [1:0] RXDATAWIDTHB;
  wire [1:0] RXDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11505.11-11505.26" *)
  input RXDEC64B66BUSEA;
  wire RXDEC64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11506.11-11506.26" *)
  input RXDEC64B66BUSEB;
  wire RXDEC64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11507.11-11507.25" *)
  input RXDEC8B10BUSEA;
  wire RXDEC8B10BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11508.11-11508.25" *)
  input RXDEC8B10BUSEB;
  wire RXDEC8B10BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11509.11-11509.30" *)
  input RXDESCRAM64B66BUSEA;
  wire RXDESCRAM64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11510.11-11510.30" *)
  input RXDESCRAM64B66BUSEB;
  wire RXDESCRAM64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11453.18-11453.28" *)
  output [7:0] RXDISPERRA;
  wire [7:0] RXDISPERRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11454.18-11454.28" *)
  output [7:0] RXDISPERRB;
  wire [7:0] RXDISPERRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11511.11-11511.23" *)
  input RXIGNOREBTFA;
  wire RXIGNOREBTFA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11512.11-11512.23" *)
  input RXIGNOREBTFB;
  wire RXIGNOREBTFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11571.17-11571.32" *)
  input [1:0] RXINTDATAWIDTHA;
  wire [1:0] RXINTDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11572.17-11572.32" *)
  input [1:0] RXINTDATAWIDTHB;
  wire [1:0] RXINTDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11403.12-11403.19" *)
  output RXLOCKA;
  wire RXLOCKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11404.12-11404.19" *)
  output RXLOCKB;
  wire RXLOCKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11437.18-11437.31" *)
  output [1:0] RXLOSSOFSYNCA;
  wire [1:0] RXLOSSOFSYNCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11438.18-11438.31" *)
  output [1:0] RXLOSSOFSYNCB;
  wire [1:0] RXLOSSOFSYNCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11405.12-11405.19" *)
  output RXMCLKA;
  wire RXMCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11406.12-11406.19" *)
  output RXMCLKB;
  wire RXMCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11455.18-11455.31" *)
  output [7:0] RXNOTINTABLEA;
  wire [7:0] RXNOTINTABLEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11456.18-11456.31" *)
  output [7:0] RXNOTINTABLEB;
  wire [7:0] RXNOTINTABLEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11407.12-11407.25" *)
  output RXPCSHCLKOUTA;
  wire RXPCSHCLKOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11408.12-11408.25" *)
  output RXPCSHCLKOUTB;
  wire RXPCSHCLKOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11513.11-11513.22" *)
  input RXPMARESETA;
  wire RXPMARESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11514.11-11514.22" *)
  input RXPMARESETB;
  wire RXPMARESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11515.11-11515.22" *)
  input RXPOLARITYA;
  wire RXPOLARITYA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11516.11-11516.22" *)
  input RXPOLARITYB;
  wire RXPOLARITYB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11409.12-11409.22" *)
  output RXREALIGNA;
  wire RXREALIGNA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11410.12-11410.22" *)
  output RXREALIGNB;
  wire RXREALIGNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11411.12-11411.22" *)
  output RXRECCLK1A;
  wire RXRECCLK1A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11412.12-11412.22" *)
  output RXRECCLK1B;
  wire RXRECCLK1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11413.12-11413.22" *)
  output RXRECCLK2A;
  wire RXRECCLK2A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11414.12-11414.22" *)
  output RXRECCLK2B;
  wire RXRECCLK2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11517.11-11517.19" *)
  input RXRESETA;
  wire RXRESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11518.11-11518.19" *)
  input RXRESETB;
  wire RXRESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11457.18-11457.28" *)
  output [7:0] RXRUNDISPA;
  wire [7:0] RXRUNDISPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11458.18-11458.28" *)
  output [7:0] RXRUNDISPB;
  wire [7:0] RXRUNDISPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11415.12-11415.21" *)
  output RXSIGDETA;
  wire RXSIGDETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11416.12-11416.21" *)
  output RXSIGDETB;
  wire RXSIGDETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11519.11-11519.19" *)
  input RXSLIDEA;
  wire RXSLIDEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11520.11-11520.19" *)
  input RXSLIDEB;
  wire RXSLIDEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11445.18-11445.27" *)
  output [5:0] RXSTATUSA;
  wire [5:0] RXSTATUSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11446.18-11446.27" *)
  output [5:0] RXSTATUSB;
  wire [5:0] RXSTATUSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11521.11-11521.18" *)
  input RXSYNCA;
  wire RXSYNCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11522.11-11522.18" *)
  input RXSYNCB;
  wire RXSYNCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11523.11-11523.21" *)
  input RXUSRCLK2A;
  wire RXUSRCLK2A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11524.11-11524.21" *)
  input RXUSRCLK2B;
  wire RXUSRCLK2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11525.11-11525.20" *)
  input RXUSRCLKA;
  wire RXUSRCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11526.11-11526.20" *)
  input RXUSRCLKB;
  wire RXUSRCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11417.12-11417.17" *)
  output TX1NA;
  wire TX1NA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11418.12-11418.17" *)
  output TX1NB;
  wire TX1NB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11419.12-11419.17" *)
  output TX1PA;
  wire TX1PA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11420.12-11420.17" *)
  output TX1PB;
  wire TX1PB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11421.12-11421.21" *)
  output TXBUFERRA;
  wire TXBUFERRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11422.12-11422.21" *)
  output TXBUFERRB;
  wire TXBUFERRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11591.17-11591.31" *)
  input [7:0] TXBYPASS8B10BA;
  wire [7:0] TXBYPASS8B10BA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11592.17-11592.31" *)
  input [7:0] TXBYPASS8B10BB;
  wire [7:0] TXBYPASS8B10BB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11423.12-11423.22" *)
  output TXCALFAILA;
  wire TXCALFAILA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11424.12-11424.22" *)
  output TXCALFAILB;
  wire TXCALFAILB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11593.17-11593.32" *)
  input [7:0] TXCHARDISPMODEA;
  wire [7:0] TXCHARDISPMODEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11594.17-11594.32" *)
  input [7:0] TXCHARDISPMODEB;
  wire [7:0] TXCHARDISPMODEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11595.17-11595.31" *)
  input [7:0] TXCHARDISPVALA;
  wire [7:0] TXCHARDISPVALA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11596.17-11596.31" *)
  input [7:0] TXCHARDISPVALB;
  wire [7:0] TXCHARDISPVALB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11597.17-11597.27" *)
  input [7:0] TXCHARISKA;
  wire [7:0] TXCHARISKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11598.17-11598.27" *)
  input [7:0] TXCHARISKB;
  wire [7:0] TXCHARISKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11527.11-11527.23" *)
  input TXCLKSTABLEA;
  wire TXCLKSTABLEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11528.11-11528.23" *)
  input TXCLKSTABLEB;
  wire TXCLKSTABLEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11529.11-11529.20" *)
  input TXCRCCLKA;
  wire TXCRCCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11530.11-11530.20" *)
  input TXCRCCLKB;
  wire TXCRCCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11531.11-11531.26" *)
  input TXCRCDATAVALIDA;
  wire TXCRCDATAVALIDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11532.11-11532.26" *)
  input TXCRCDATAVALIDB;
  wire TXCRCDATAVALIDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11579.17-11579.32" *)
  input [2:0] TXCRCDATAWIDTHA;
  wire [2:0] TXCRCDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11580.17-11580.32" *)
  input [2:0] TXCRCDATAWIDTHB;
  wire [2:0] TXCRCDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11585.18-11585.26" *)
  input [63:0] TXCRCINA;
  wire [63:0] TXCRCINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11586.18-11586.26" *)
  input [63:0] TXCRCINB;
  wire [63:0] TXCRCINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11533.11-11533.21" *)
  input TXCRCINITA;
  wire TXCRCINITA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11534.11-11534.21" *)
  input TXCRCINITB;
  wire TXCRCINITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11535.11-11535.23" *)
  input TXCRCINTCLKA;
  wire TXCRCINTCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11536.11-11536.23" *)
  input TXCRCINTCLKB;
  wire TXCRCINTCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11441.19-11441.28" *)
  output [31:0] TXCRCOUTA;
  wire [31:0] TXCRCOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11442.19-11442.28" *)
  output [31:0] TXCRCOUTB;
  wire [31:0] TXCRCOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11537.11-11537.19" *)
  input TXCRCPDA;
  wire TXCRCPDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11538.11-11538.19" *)
  input TXCRCPDB;
  wire TXCRCPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11539.11-11539.22" *)
  input TXCRCRESETA;
  wire TXCRCRESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11540.11-11540.22" *)
  input TXCRCRESETB;
  wire TXCRCRESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11425.12-11425.25" *)
  output TXCYCLELIMITA;
  wire TXCYCLELIMITA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11426.12-11426.25" *)
  output TXCYCLELIMITB;
  wire TXCYCLELIMITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11587.18-11587.25" *)
  input [63:0] TXDATAA;
  wire [63:0] TXDATAA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11588.18-11588.25" *)
  input [63:0] TXDATAB;
  wire [63:0] TXDATAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11573.17-11573.29" *)
  input [1:0] TXDATAWIDTHA;
  wire [1:0] TXDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11574.17-11574.29" *)
  input [1:0] TXDATAWIDTHB;
  wire [1:0] TXDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11541.11-11541.26" *)
  input TXENC64B66BUSEA;
  wire TXENC64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11542.11-11542.26" *)
  input TXENC64B66BUSEB;
  wire TXENC64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11543.11-11543.25" *)
  input TXENC8B10BUSEA;
  wire TXENC8B10BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11544.11-11544.25" *)
  input TXENC8B10BUSEB;
  wire TXENC8B10BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11545.11-11545.19" *)
  input TXENOOBA;
  wire TXENOOBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11546.11-11546.19" *)
  input TXENOOBB;
  wire TXENOOBB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11547.11-11547.30" *)
  input TXGEARBOX64B66BUSEA;
  wire TXGEARBOX64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11548.11-11548.30" *)
  input TXGEARBOX64B66BUSEB;
  wire TXGEARBOX64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11549.11-11549.21" *)
  input TXINHIBITA;
  wire TXINHIBITA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11550.11-11550.21" *)
  input TXINHIBITB;
  wire TXINHIBITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11575.17-11575.32" *)
  input [1:0] TXINTDATAWIDTHA;
  wire [1:0] TXINTDATAWIDTHA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11576.17-11576.32" *)
  input [1:0] TXINTDATAWIDTHB;
  wire [1:0] TXINTDATAWIDTHB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11459.18-11459.25" *)
  output [7:0] TXKERRA;
  wire [7:0] TXKERRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11460.18-11460.25" *)
  output [7:0] TXKERRB;
  wire [7:0] TXKERRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11427.12-11427.19" *)
  output TXLOCKA;
  wire TXLOCKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11428.12-11428.19" *)
  output TXLOCKB;
  wire TXLOCKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11429.12-11429.22" *)
  output TXOUTCLK1A;
  wire TXOUTCLK1A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11430.12-11430.22" *)
  output TXOUTCLK1B;
  wire TXOUTCLK1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11431.12-11431.22" *)
  output TXOUTCLK2A;
  wire TXOUTCLK2A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11432.12-11432.22" *)
  output TXOUTCLK2B;
  wire TXOUTCLK2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11433.12-11433.25" *)
  output TXPCSHCLKOUTA;
  wire TXPCSHCLKOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11434.12-11434.25" *)
  output TXPCSHCLKOUTB;
  wire TXPCSHCLKOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11551.11-11551.22" *)
  input TXPMARESETA;
  wire TXPMARESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11552.11-11552.22" *)
  input TXPMARESETB;
  wire TXPMARESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11553.11-11553.22" *)
  input TXPOLARITYA;
  wire TXPOLARITYA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11554.11-11554.22" *)
  input TXPOLARITYB;
  wire TXPOLARITYB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11555.11-11555.19" *)
  input TXRESETA;
  wire TXRESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11556.11-11556.19" *)
  input TXRESETB;
  wire TXRESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11461.18-11461.28" *)
  output [7:0] TXRUNDISPA;
  wire [7:0] TXRUNDISPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11462.18-11462.28" *)
  output [7:0] TXRUNDISPB;
  wire [7:0] TXRUNDISPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11557.11-11557.28" *)
  input TXSCRAM64B66BUSEA;
  wire TXSCRAM64B66BUSEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11558.11-11558.28" *)
  input TXSCRAM64B66BUSEB;
  wire TXSCRAM64B66BUSEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11559.11-11559.18" *)
  input TXSYNCA;
  wire TXSYNCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11560.11-11560.18" *)
  input TXSYNCB;
  wire TXSYNCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11561.11-11561.21" *)
  input TXUSRCLK2A;
  wire TXUSRCLK2A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11562.11-11562.21" *)
  input TXUSRCLK2B;
  wire TXUSRCLK2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11563.11-11563.20" *)
  input TXUSRCLKA;
  wire TXUSRCLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11564.11-11564.20" *)
  input TXUSRCLKB;
  wire TXUSRCLKB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12439.1-12905.10" *)
module GTHE1_QUAD(DRDY, GTHINITDONE, MGMTPCSRDACK, RXCTRLACK0, RXCTRLACK1, RXCTRLACK2, RXCTRLACK3, RXDATATAP0, RXDATATAP1, RXDATATAP2, RXDATATAP3, RXPCSCLKSMPL0, RXPCSCLKSMPL1, RXPCSCLKSMPL2, RXPCSCLKSMPL3, RXUSERCLKOUT0, RXUSERCLKOUT1, RXUSERCLKOUT2, RXUSERCLKOUT3, TSTPATH, TSTREFCLKFAB
, TSTREFCLKOUT, TXCTRLACK0, TXCTRLACK1, TXCTRLACK2, TXCTRLACK3, TXDATATAP10, TXDATATAP11, TXDATATAP12, TXDATATAP13, TXDATATAP20, TXDATATAP21, TXDATATAP22, TXDATATAP23, TXN0, TXN1, TXN2, TXN3, TXP0, TXP1, TXP2, TXP3
, TXPCSCLKSMPL0, TXPCSCLKSMPL1, TXPCSCLKSMPL2, TXPCSCLKSMPL3, TXUSERCLKOUT0, TXUSERCLKOUT1, TXUSERCLKOUT2, TXUSERCLKOUT3, DRPDO, MGMTPCSRDDATA, RXDATA0, RXDATA1, RXDATA2, RXDATA3, RXCODEERR0, RXCODEERR1, RXCODEERR2, RXCODEERR3, RXCTRL0, RXCTRL1, RXCTRL2
, RXCTRL3, RXDISPERR0, RXDISPERR1, RXDISPERR2, RXDISPERR3, RXVALID0, RXVALID1, RXVALID2, RXVALID3, DCLK, DEN, DFETRAINCTRL0, DFETRAINCTRL1, DFETRAINCTRL2, DFETRAINCTRL3, DISABLEDRP, DWE, GTHINIT, GTHRESET, GTHX2LANE01, GTHX2LANE23
, GTHX4LANE, MGMTPCSREGRD, MGMTPCSREGWR, POWERDOWN0, POWERDOWN1, POWERDOWN2, POWERDOWN3, REFCLK, RXBUFRESET0, RXBUFRESET1, RXBUFRESET2, RXBUFRESET3, RXENCOMMADET0, RXENCOMMADET1, RXENCOMMADET2, RXENCOMMADET3, RXN0, RXN1, RXN2, RXN3, RXP0
, RXP1, RXP2, RXP3, RXPOLARITY0, RXPOLARITY1, RXPOLARITY2, RXPOLARITY3, RXSLIP0, RXSLIP1, RXSLIP2, RXSLIP3, RXUSERCLKIN0, RXUSERCLKIN1, RXUSERCLKIN2, RXUSERCLKIN3, TXBUFRESET0, TXBUFRESET1, TXBUFRESET2, TXBUFRESET3, TXDEEMPH0, TXDEEMPH1
, TXDEEMPH2, TXDEEMPH3, TXUSERCLKIN0, TXUSERCLKIN1, TXUSERCLKIN2, TXUSERCLKIN3, DADDR, DI, MGMTPCSREGADDR, MGMTPCSWRDATA, RXPOWERDOWN0, RXPOWERDOWN1, RXPOWERDOWN2, RXPOWERDOWN3, RXRATE0, RXRATE1, RXRATE2, RXRATE3, TXPOWERDOWN0, TXPOWERDOWN1, TXPOWERDOWN2
, TXPOWERDOWN3, TXRATE0, TXRATE1, TXRATE2, TXRATE3, PLLREFCLKSEL, SAMPLERATE0, SAMPLERATE1, SAMPLERATE2, SAMPLERATE3, TXMARGIN0, TXMARGIN1, TXMARGIN2, TXMARGIN3, MGMTPCSLANESEL, MGMTPCSMMDADDR, PLLPCSCLKDIV, TXDATA0, TXDATA1, TXDATA2, TXDATA3
, TXCTRL0, TXCTRL1, TXCTRL2, TXCTRL3, TXDATAMSB0, TXDATAMSB1, TXDATAMSB2, TXDATAMSB3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12861.18-12861.23" *)
  input [15:0] DADDR;
  wire [15:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12801.11-12801.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12802.11-12802.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12803.11-12803.24" *)
  input DFETRAINCTRL0;
  wire DFETRAINCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12804.11-12804.24" *)
  input DFETRAINCTRL1;
  wire DFETRAINCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12805.11-12805.24" *)
  input DFETRAINCTRL2;
  wire DFETRAINCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12806.11-12806.24" *)
  input DFETRAINCTRL3;
  wire DFETRAINCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12862.18-12862.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12807.11-12807.21" *)
  input DISABLEDRP;
  wire DISABLEDRP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12729.12-12729.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12779.19-12779.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12808.11-12808.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12809.11-12809.18" *)
  input GTHINIT;
  wire GTHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12730.12-12730.23" *)
  output GTHINITDONE;
  wire GTHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12810.11-12810.19" *)
  input GTHRESET;
  wire GTHRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12811.11-12811.22" *)
  input GTHX2LANE01;
  wire GTHX2LANE01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12812.11-12812.22" *)
  input GTHX2LANE23;
  wire GTHX2LANE23;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12813.11-12813.20" *)
  input GTHX4LANE;
  wire GTHX4LANE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12890.17-12890.31" *)
  input [3:0] MGMTPCSLANESEL;
  wire [3:0] MGMTPCSLANESEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12891.17-12891.31" *)
  input [4:0] MGMTPCSMMDADDR;
  wire [4:0] MGMTPCSMMDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12731.12-12731.24" *)
  output MGMTPCSRDACK;
  wire MGMTPCSRDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12780.19-12780.32" *)
  output [15:0] MGMTPCSRDDATA;
  wire [15:0] MGMTPCSRDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12863.18-12863.32" *)
  input [15:0] MGMTPCSREGADDR;
  wire [15:0] MGMTPCSREGADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12814.11-12814.23" *)
  input MGMTPCSREGRD;
  wire MGMTPCSREGRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12815.11-12815.23" *)
  input MGMTPCSREGWR;
  wire MGMTPCSREGWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12864.18-12864.31" *)
  input [15:0] MGMTPCSWRDATA;
  wire [15:0] MGMTPCSWRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12892.17-12892.29" *)
  input [5:0] PLLPCSCLKDIV;
  wire [5:0] PLLPCSCLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12881.17-12881.29" *)
  input [2:0] PLLREFCLKSEL;
  wire [2:0] PLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12816.11-12816.21" *)
  input POWERDOWN0;
  wire POWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12817.11-12817.21" *)
  input POWERDOWN1;
  wire POWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12818.11-12818.21" *)
  input POWERDOWN2;
  wire POWERDOWN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12819.11-12819.21" *)
  input POWERDOWN3;
  wire POWERDOWN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12820.11-12820.17" *)
  input REFCLK;
  wire REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12821.11-12821.22" *)
  input RXBUFRESET0;
  wire RXBUFRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12822.11-12822.22" *)
  input RXBUFRESET1;
  wire RXBUFRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12823.11-12823.22" *)
  input RXBUFRESET2;
  wire RXBUFRESET2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12824.11-12824.22" *)
  input RXBUFRESET3;
  wire RXBUFRESET3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12785.18-12785.28" *)
  output [7:0] RXCODEERR0;
  wire [7:0] RXCODEERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12786.18-12786.28" *)
  output [7:0] RXCODEERR1;
  wire [7:0] RXCODEERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12787.18-12787.28" *)
  output [7:0] RXCODEERR2;
  wire [7:0] RXCODEERR2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12788.18-12788.28" *)
  output [7:0] RXCODEERR3;
  wire [7:0] RXCODEERR3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12789.18-12789.25" *)
  output [7:0] RXCTRL0;
  wire [7:0] RXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12790.18-12790.25" *)
  output [7:0] RXCTRL1;
  wire [7:0] RXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12791.18-12791.25" *)
  output [7:0] RXCTRL2;
  wire [7:0] RXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12792.18-12792.25" *)
  output [7:0] RXCTRL3;
  wire [7:0] RXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12732.12-12732.22" *)
  output RXCTRLACK0;
  wire RXCTRLACK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12733.12-12733.22" *)
  output RXCTRLACK1;
  wire RXCTRLACK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12734.12-12734.22" *)
  output RXCTRLACK2;
  wire RXCTRLACK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12735.12-12735.22" *)
  output RXCTRLACK3;
  wire RXCTRLACK3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12781.19-12781.26" *)
  output [63:0] RXDATA0;
  wire [63:0] RXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12782.19-12782.26" *)
  output [63:0] RXDATA1;
  wire [63:0] RXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12783.19-12783.26" *)
  output [63:0] RXDATA2;
  wire [63:0] RXDATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12784.19-12784.26" *)
  output [63:0] RXDATA3;
  wire [63:0] RXDATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12736.12-12736.22" *)
  output RXDATATAP0;
  wire RXDATATAP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12737.12-12737.22" *)
  output RXDATATAP1;
  wire RXDATATAP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12738.12-12738.22" *)
  output RXDATATAP2;
  wire RXDATATAP2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12739.12-12739.22" *)
  output RXDATATAP3;
  wire RXDATATAP3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12793.18-12793.28" *)
  output [7:0] RXDISPERR0;
  wire [7:0] RXDISPERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12794.18-12794.28" *)
  output [7:0] RXDISPERR1;
  wire [7:0] RXDISPERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12795.18-12795.28" *)
  output [7:0] RXDISPERR2;
  wire [7:0] RXDISPERR2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12796.18-12796.28" *)
  output [7:0] RXDISPERR3;
  wire [7:0] RXDISPERR3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12825.11-12825.24" *)
  input RXENCOMMADET0;
  wire RXENCOMMADET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12826.11-12826.24" *)
  input RXENCOMMADET1;
  wire RXENCOMMADET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12827.11-12827.24" *)
  input RXENCOMMADET2;
  wire RXENCOMMADET2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12828.11-12828.24" *)
  input RXENCOMMADET3;
  wire RXENCOMMADET3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12829.11-12829.15" *)
  input RXN0;
  wire RXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12830.11-12830.15" *)
  input RXN1;
  wire RXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12831.11-12831.15" *)
  input RXN2;
  wire RXN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12832.11-12832.15" *)
  input RXN3;
  wire RXN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12833.11-12833.15" *)
  input RXP0;
  wire RXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12834.11-12834.15" *)
  input RXP1;
  wire RXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12835.11-12835.15" *)
  input RXP2;
  wire RXP2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12836.11-12836.15" *)
  input RXP3;
  wire RXP3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12740.12-12740.25" *)
  output RXPCSCLKSMPL0;
  wire RXPCSCLKSMPL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12741.12-12741.25" *)
  output RXPCSCLKSMPL1;
  wire RXPCSCLKSMPL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12742.12-12742.25" *)
  output RXPCSCLKSMPL2;
  wire RXPCSCLKSMPL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12743.12-12743.25" *)
  output RXPCSCLKSMPL3;
  wire RXPCSCLKSMPL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12837.11-12837.22" *)
  input RXPOLARITY0;
  wire RXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12838.11-12838.22" *)
  input RXPOLARITY1;
  wire RXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12839.11-12839.22" *)
  input RXPOLARITY2;
  wire RXPOLARITY2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12840.11-12840.22" *)
  input RXPOLARITY3;
  wire RXPOLARITY3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12865.17-12865.29" *)
  input [1:0] RXPOWERDOWN0;
  wire [1:0] RXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12866.17-12866.29" *)
  input [1:0] RXPOWERDOWN1;
  wire [1:0] RXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12867.17-12867.29" *)
  input [1:0] RXPOWERDOWN2;
  wire [1:0] RXPOWERDOWN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12868.17-12868.29" *)
  input [1:0] RXPOWERDOWN3;
  wire [1:0] RXPOWERDOWN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12869.17-12869.24" *)
  input [1:0] RXRATE0;
  wire [1:0] RXRATE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12870.17-12870.24" *)
  input [1:0] RXRATE1;
  wire [1:0] RXRATE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12871.17-12871.24" *)
  input [1:0] RXRATE2;
  wire [1:0] RXRATE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12872.17-12872.24" *)
  input [1:0] RXRATE3;
  wire [1:0] RXRATE3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12841.11-12841.18" *)
  input RXSLIP0;
  wire RXSLIP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12842.11-12842.18" *)
  input RXSLIP1;
  wire RXSLIP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12843.11-12843.18" *)
  input RXSLIP2;
  wire RXSLIP2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12844.11-12844.18" *)
  input RXSLIP3;
  wire RXSLIP3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12845.11-12845.23" *)
  input RXUSERCLKIN0;
  wire RXUSERCLKIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12846.11-12846.23" *)
  input RXUSERCLKIN1;
  wire RXUSERCLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12847.11-12847.23" *)
  input RXUSERCLKIN2;
  wire RXUSERCLKIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12848.11-12848.23" *)
  input RXUSERCLKIN3;
  wire RXUSERCLKIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12744.12-12744.25" *)
  output RXUSERCLKOUT0;
  wire RXUSERCLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12745.12-12745.25" *)
  output RXUSERCLKOUT1;
  wire RXUSERCLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12746.12-12746.25" *)
  output RXUSERCLKOUT2;
  wire RXUSERCLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12747.12-12747.25" *)
  output RXUSERCLKOUT3;
  wire RXUSERCLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12797.18-12797.26" *)
  output [7:0] RXVALID0;
  wire [7:0] RXVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12798.18-12798.26" *)
  output [7:0] RXVALID1;
  wire [7:0] RXVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12799.18-12799.26" *)
  output [7:0] RXVALID2;
  wire [7:0] RXVALID2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12800.18-12800.26" *)
  output [7:0] RXVALID3;
  wire [7:0] RXVALID3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12882.17-12882.28" *)
  input [2:0] SAMPLERATE0;
  wire [2:0] SAMPLERATE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12883.17-12883.28" *)
  input [2:0] SAMPLERATE1;
  wire [2:0] SAMPLERATE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12884.17-12884.28" *)
  input [2:0] SAMPLERATE2;
  wire [2:0] SAMPLERATE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12885.17-12885.28" *)
  input [2:0] SAMPLERATE3;
  wire [2:0] SAMPLERATE3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12748.12-12748.19" *)
  output TSTPATH;
  wire TSTPATH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12749.12-12749.24" *)
  output TSTREFCLKFAB;
  wire TSTREFCLKFAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12750.12-12750.24" *)
  output TSTREFCLKOUT;
  wire TSTREFCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12849.11-12849.22" *)
  input TXBUFRESET0;
  wire TXBUFRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12850.11-12850.22" *)
  input TXBUFRESET1;
  wire TXBUFRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12851.11-12851.22" *)
  input TXBUFRESET2;
  wire TXBUFRESET2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12852.11-12852.22" *)
  input TXBUFRESET3;
  wire TXBUFRESET3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12897.17-12897.24" *)
  input [7:0] TXCTRL0;
  wire [7:0] TXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12898.17-12898.24" *)
  input [7:0] TXCTRL1;
  wire [7:0] TXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12899.17-12899.24" *)
  input [7:0] TXCTRL2;
  wire [7:0] TXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12900.17-12900.24" *)
  input [7:0] TXCTRL3;
  wire [7:0] TXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12751.12-12751.22" *)
  output TXCTRLACK0;
  wire TXCTRLACK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12752.12-12752.22" *)
  output TXCTRLACK1;
  wire TXCTRLACK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12753.12-12753.22" *)
  output TXCTRLACK2;
  wire TXCTRLACK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12754.12-12754.22" *)
  output TXCTRLACK3;
  wire TXCTRLACK3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12893.18-12893.25" *)
  input [63:0] TXDATA0;
  wire [63:0] TXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12894.18-12894.25" *)
  input [63:0] TXDATA1;
  wire [63:0] TXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12895.18-12895.25" *)
  input [63:0] TXDATA2;
  wire [63:0] TXDATA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12896.18-12896.25" *)
  input [63:0] TXDATA3;
  wire [63:0] TXDATA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12901.17-12901.27" *)
  input [7:0] TXDATAMSB0;
  wire [7:0] TXDATAMSB0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12902.17-12902.27" *)
  input [7:0] TXDATAMSB1;
  wire [7:0] TXDATAMSB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12903.17-12903.27" *)
  input [7:0] TXDATAMSB2;
  wire [7:0] TXDATAMSB2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12904.17-12904.27" *)
  input [7:0] TXDATAMSB3;
  wire [7:0] TXDATAMSB3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12755.12-12755.23" *)
  output TXDATATAP10;
  wire TXDATATAP10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12756.12-12756.23" *)
  output TXDATATAP11;
  wire TXDATATAP11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12757.12-12757.23" *)
  output TXDATATAP12;
  wire TXDATATAP12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12758.12-12758.23" *)
  output TXDATATAP13;
  wire TXDATATAP13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12759.12-12759.23" *)
  output TXDATATAP20;
  wire TXDATATAP20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12760.12-12760.23" *)
  output TXDATATAP21;
  wire TXDATATAP21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12761.12-12761.23" *)
  output TXDATATAP22;
  wire TXDATATAP22;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12762.12-12762.23" *)
  output TXDATATAP23;
  wire TXDATATAP23;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12853.11-12853.20" *)
  input TXDEEMPH0;
  wire TXDEEMPH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12854.11-12854.20" *)
  input TXDEEMPH1;
  wire TXDEEMPH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12855.11-12855.20" *)
  input TXDEEMPH2;
  wire TXDEEMPH2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12856.11-12856.20" *)
  input TXDEEMPH3;
  wire TXDEEMPH3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12886.17-12886.26" *)
  input [2:0] TXMARGIN0;
  wire [2:0] TXMARGIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12887.17-12887.26" *)
  input [2:0] TXMARGIN1;
  wire [2:0] TXMARGIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12888.17-12888.26" *)
  input [2:0] TXMARGIN2;
  wire [2:0] TXMARGIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12889.17-12889.26" *)
  input [2:0] TXMARGIN3;
  wire [2:0] TXMARGIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12763.12-12763.16" *)
  output TXN0;
  wire TXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12764.12-12764.16" *)
  output TXN1;
  wire TXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12765.12-12765.16" *)
  output TXN2;
  wire TXN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12766.12-12766.16" *)
  output TXN3;
  wire TXN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12767.12-12767.16" *)
  output TXP0;
  wire TXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12768.12-12768.16" *)
  output TXP1;
  wire TXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12769.12-12769.16" *)
  output TXP2;
  wire TXP2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12770.12-12770.16" *)
  output TXP3;
  wire TXP3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12771.12-12771.25" *)
  output TXPCSCLKSMPL0;
  wire TXPCSCLKSMPL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12772.12-12772.25" *)
  output TXPCSCLKSMPL1;
  wire TXPCSCLKSMPL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12773.12-12773.25" *)
  output TXPCSCLKSMPL2;
  wire TXPCSCLKSMPL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12774.12-12774.25" *)
  output TXPCSCLKSMPL3;
  wire TXPCSCLKSMPL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12873.17-12873.29" *)
  input [1:0] TXPOWERDOWN0;
  wire [1:0] TXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12874.17-12874.29" *)
  input [1:0] TXPOWERDOWN1;
  wire [1:0] TXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12875.17-12875.29" *)
  input [1:0] TXPOWERDOWN2;
  wire [1:0] TXPOWERDOWN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12876.17-12876.29" *)
  input [1:0] TXPOWERDOWN3;
  wire [1:0] TXPOWERDOWN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12877.17-12877.24" *)
  input [1:0] TXRATE0;
  wire [1:0] TXRATE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12878.17-12878.24" *)
  input [1:0] TXRATE1;
  wire [1:0] TXRATE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12879.17-12879.24" *)
  input [1:0] TXRATE2;
  wire [1:0] TXRATE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12880.17-12880.24" *)
  input [1:0] TXRATE3;
  wire [1:0] TXRATE3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12857.11-12857.23" *)
  input TXUSERCLKIN0;
  wire TXUSERCLKIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12858.11-12858.23" *)
  input TXUSERCLKIN1;
  wire TXUSERCLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12859.11-12859.23" *)
  input TXUSERCLKIN2;
  wire TXUSERCLKIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12860.11-12860.23" *)
  input TXUSERCLKIN3;
  wire TXUSERCLKIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12775.12-12775.25" *)
  output TXUSERCLKOUT0;
  wire TXUSERCLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12776.12-12776.25" *)
  output TXUSERCLKOUT1;
  wire TXUSERCLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12777.12-12777.25" *)
  output TXUSERCLKOUT2;
  wire TXUSERCLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12778.12-12778.25" *)
  output TXUSERCLKOUT3;
  wire TXUSERCLKOUT3;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13280.1-13841.10" *)
module GTHE2_CHANNEL(CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DRPRDY, EYESCANDATAERROR, GTHTXN, GTHTXP, GTREFCLKMONITOR, PHYSTATUS, RSOSINTDONE, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCOMINITDET, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET, RXDFESLIDETAPSTARTED
, RXDFESLIDETAPSTROBEDONE, RXDFESLIDETAPSTROBESTARTED, RXDFESTADAPTDONE, RXDLYSRESETDONE, RXELECIDLE, RXOSINTSTARTED, RXOSINTSTROBEDONE, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPMARESETDONE, RXPRBSERR, RXQPISENN, RXQPISENP, RXRATEDONE, RXRESETDONE, RXSYNCDONE, RXSYNCOUT, RXVALID
, TXCOMFINISH, TXDLYSRESETDONE, TXGEARBOXREADY, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE, TXPMARESETDONE, TXQPISENN, TXQPISENP, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, DMONITOROUT, DRPDO, PCSRSVDOUT, RXCLKCORCNT, RXDATAVALID, RXHEADERVALID
, RXSTARTOFSEQ, TXBUFSTATUS, RXBUFSTATUS, RXSTATUS, RXCHBONDO, RXPHMONITOR, RXPHSLIPMONITOR, RXHEADER, RXDATA, RXMONITOROUT, RXCHARISCOMMA, RXCHARISK, RXDISPERR, RXNOTINTABLE, CFGRESET, CLKRSVD0, CLKRSVD1, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLRESET
, DMONFIFORESET, DMONITORCLK, DRPCLK, DRPEN, DRPWE, EYESCANMODE, EYESCANRESET, EYESCANTRIGGER, GTGREFCLK, GTHRXN, GTHRXP, GTNORTHREFCLK0, GTNORTHREFCLK1, GTREFCLK0, GTREFCLK1, GTRESETSEL, GTRXRESET, GTSOUTHREFCLK0, GTSOUTHREFCLK1, GTTXRESET, QPLLCLK
, QPLLREFCLK, RESETOVRD, RX8B10BEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCDRRESETRSV, RXCHBONDEN, RXCHBONDMASTER, RXCHBONDSLAVE, RXCOMMADETEN, RXDDIEN, RXDFEAGCHOLD, RXDFEAGCOVRDEN, RXDFECM1EN, RXDFELFHOLD, RXDFELFOVRDEN, RXDFELPMRESET, RXDFESLIDETAPADAPTEN
, RXDFESLIDETAPHOLD, RXDFESLIDETAPINITOVRDEN, RXDFESLIDETAPONLYADAPTEN, RXDFESLIDETAPOVRDEN, RXDFESLIDETAPSTROBE, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN, RXDFETAP6HOLD, RXDFETAP6OVRDEN, RXDFETAP7HOLD, RXDFETAP7OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN
, RXDFEVSEN, RXDFEXYDEN, RXDLYBYPASS, RXDLYEN, RXDLYOVRDEN, RXDLYSRESET, RXGEARBOXSLIP, RXLPMEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN, RXMCOMMAALIGNEN, RXOOBRESET, RXOSCALRESET, RXOSHOLD, RXOSINTEN, RXOSINTHOLD, RXOSINTNTRLEN, RXOSINTOVRDEN, RXOSINTSTROBE
, RXOSINTTESTOVRDEN, RXOSOVRDEN, RXPCOMMAALIGNEN, RXPCSRESET, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET, RXQPIEN, RXRATEMODE, RXSLIDE, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXUSERRDY, RXUSRCLK2, RXUSRCLK
, SETERRSTATUS, SIGVALIDCLK, TX8B10BEN, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXDEEMPH, TXDETECTRX, TXDIFFPD, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXINHIBIT, TXPCSRESET, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN
, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPISOPD, TXPMARESET, TXPOLARITY, TXPOSTCURSORINV, TXPRBSFORCEERR, TXPRECURSORINV, TXQPIBIASEN, TXQPISTRONGPDOWN, TXQPIWEAKPUP, TXRATEMODE, TXSTARTSEQ, TXSWING
, TXSYNCALLIN, TXSYNCIN, TXSYNCMODE, TXUSERRDY, TXUSRCLK2, TXUSRCLK, RXADAPTSELTEST, DRPDI, GTRSVD, PCSRSVDIN, TSTIN, RXELECIDLEMODE, RXMONITORSEL, RXPD, RXSYSCLKSEL, TXPD, TXSYSCLKSEL, CPLLREFCLKSEL, LOOPBACK, RXCHBONDLEVEL, RXOUTCLKSEL
, RXPRBSSEL, RXRATE, TXBUFDIFFCTRL, TXHEADER, TXMARGIN, TXOUTCLKSEL, TXPRBSSEL, TXRATE, RXOSINTCFG, RXOSINTID0, TXDIFFCTRL, PCSRSVDIN2, PMARSVDIN, RXCHBONDI, RXDFEAGCTRL, RXDFESLIDETAP, TXPIPPMSTEPSIZE, TXPOSTCURSOR, TXPRECURSOR, RXDFESLIDETAPID, TXDATA
, TXMAINCURSOR, TXSEQUENCE, TX8B10BBYPASS, TXCHARDISPMODE, TXCHARDISPVAL, TXCHARISK, DRPADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13626.11-13626.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* invertible_pin = "IS_CLKRSVD0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13628.11-13628.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* invertible_pin = "IS_CLKRSVD1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13630.11-13630.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13549.12-13549.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13550.12-13550.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* invertible_pin = "IS_CPLLLOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13632.11-13632.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13633.11-13633.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13634.11-13634.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13551.12-13551.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13809.17-13809.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13635.11-13635.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13636.11-13636.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* invertible_pin = "IS_DMONITORCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13638.11-13638.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13606.19-13606.30" *)
  output [14:0] DMONITOROUT;
  wire [14:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13840.17-13840.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13640.11-13640.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13799.18-13799.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13607.19-13607.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13641.11-13641.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13552.12-13552.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13642.11-13642.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13553.12-13553.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13643.11-13643.22" *)
  input EYESCANMODE;
  wire EYESCANMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13644.11-13644.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13645.11-13645.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* invertible_pin = "IS_GTGREFCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13647.11-13647.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13648.11-13648.17" *)
  input GTHRXN;
  wire GTHRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13649.11-13649.17" *)
  input GTHRXP;
  wire GTHRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13554.12-13554.18" *)
  output GTHTXN;
  wire GTHTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13555.12-13555.18" *)
  output GTHTXP;
  wire GTHTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13650.11-13650.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13651.11-13651.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13652.11-13652.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13653.11-13653.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13556.12-13556.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13654.11-13654.21" *)
  input GTRESETSEL;
  wire GTRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13800.18-13800.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13655.11-13655.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13656.11-13656.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13657.11-13657.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13658.11-13658.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13810.17-13810.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13801.18-13801.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13824.17-13824.27" *)
  input [4:0] PCSRSVDIN2;
  wire [4:0] PCSRSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13608.19-13608.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13557.12-13557.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13825.17-13825.26" *)
  input [4:0] PMARSVDIN;
  wire [4:0] PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13659.11-13659.18" *)
  input QPLLCLK;
  wire QPLLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13660.11-13660.21" *)
  input QPLLREFCLK;
  wire QPLLREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13661.11-13661.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13558.12-13558.23" *)
  output RSOSINTDONE;
  wire RSOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13662.11-13662.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13798.18-13798.32" *)
  input [13:0] RXADAPTSELTEST;
  wire [13:0] RXADAPTSELTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13663.11-13663.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13614.18-13614.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13559.12-13559.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13560.12-13560.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13664.11-13664.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13665.11-13665.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13561.12-13561.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13666.11-13666.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13667.11-13667.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13668.11-13668.24" *)
  input RXCDRRESETRSV;
  wire RXCDRRESETRSV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13562.12-13562.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13563.12-13563.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13564.12-13564.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13622.18-13622.31" *)
  output [7:0] RXCHARISCOMMA;
  wire [7:0] RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13623.18-13623.27" *)
  output [7:0] RXCHARISK;
  wire [7:0] RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13669.11-13669.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13826.17-13826.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13811.17-13811.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13670.11-13670.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13616.18-13616.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13671.11-13671.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13609.18-13609.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13565.12-13565.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13566.12-13566.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13672.11-13672.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13567.12-13567.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13568.12-13568.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13620.19-13620.25" *)
  output [63:0] RXDATA;
  wire [63:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13610.18-13610.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13673.11-13673.18" *)
  input RXDDIEN;
  wire RXDDIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13674.11-13674.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13675.11-13675.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13827.17-13827.28" *)
  input [4:0] RXDFEAGCTRL;
  wire [4:0] RXDFEAGCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13676.11-13676.21" *)
  input RXDFECM1EN;
  wire RXDFECM1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13677.11-13677.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13678.11-13678.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13679.11-13679.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13828.17-13828.30" *)
  input [4:0] RXDFESLIDETAP;
  wire [4:0] RXDFESLIDETAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13680.11-13680.31" *)
  input RXDFESLIDETAPADAPTEN;
  wire RXDFESLIDETAPADAPTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13681.11-13681.28" *)
  input RXDFESLIDETAPHOLD;
  wire RXDFESLIDETAPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13832.17-13832.32" *)
  input [5:0] RXDFESLIDETAPID;
  wire [5:0] RXDFESLIDETAPID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13682.11-13682.34" *)
  input RXDFESLIDETAPINITOVRDEN;
  wire RXDFESLIDETAPINITOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13683.11-13683.35" *)
  input RXDFESLIDETAPONLYADAPTEN;
  wire RXDFESLIDETAPONLYADAPTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13684.11-13684.30" *)
  input RXDFESLIDETAPOVRDEN;
  wire RXDFESLIDETAPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13569.12-13569.32" *)
  output RXDFESLIDETAPSTARTED;
  wire RXDFESLIDETAPSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13685.11-13685.30" *)
  input RXDFESLIDETAPSTROBE;
  wire RXDFESLIDETAPSTROBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13570.12-13570.35" *)
  output RXDFESLIDETAPSTROBEDONE;
  wire RXDFESLIDETAPSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13571.12-13571.38" *)
  output RXDFESLIDETAPSTROBESTARTED;
  wire RXDFESLIDETAPSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13572.12-13572.28" *)
  output RXDFESTADAPTDONE;
  wire RXDFESTADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13686.11-13686.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13687.11-13687.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13688.11-13688.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13689.11-13689.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13690.11-13690.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13691.11-13691.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13692.11-13692.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13693.11-13693.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13694.11-13694.24" *)
  input RXDFETAP6HOLD;
  wire RXDFETAP6HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13695.11-13695.26" *)
  input RXDFETAP6OVRDEN;
  wire RXDFETAP6OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13696.11-13696.24" *)
  input RXDFETAP7HOLD;
  wire RXDFETAP7HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13697.11-13697.26" *)
  input RXDFETAP7OVRDEN;
  wire RXDFETAP7OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13698.11-13698.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13699.11-13699.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13700.11-13700.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13701.11-13701.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13702.11-13702.20" *)
  input RXDFEVSEN;
  wire RXDFEVSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13703.11-13703.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13624.18-13624.27" *)
  output [7:0] RXDISPERR;
  wire [7:0] RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13704.11-13704.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13705.11-13705.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13706.11-13706.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13707.11-13707.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13573.12-13573.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13574.12-13574.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13803.17-13803.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13708.11-13708.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13619.18-13619.26" *)
  output [5:0] RXHEADER;
  wire [5:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13611.18-13611.31" *)
  output [1:0] RXHEADERVALID;
  wire [1:0] RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13709.11-13709.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13710.11-13710.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13711.11-13711.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13712.11-13712.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13713.11-13713.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13714.11-13714.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13621.18-13621.30" *)
  output [6:0] RXMONITOROUT;
  wire [6:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13804.17-13804.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13625.18-13625.30" *)
  output [7:0] RXNOTINTABLE;
  wire [7:0] RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13715.11-13715.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13716.11-13716.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13717.11-13717.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13821.17-13821.27" *)
  input [3:0] RXOSINTCFG;
  wire [3:0] RXOSINTCFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13718.11-13718.20" *)
  input RXOSINTEN;
  wire RXOSINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13719.11-13719.22" *)
  input RXOSINTHOLD;
  wire RXOSINTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13822.17-13822.27" *)
  input [3:0] RXOSINTID0;
  wire [3:0] RXOSINTID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13720.11-13720.24" *)
  input RXOSINTNTRLEN;
  wire RXOSINTNTRLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13721.11-13721.24" *)
  input RXOSINTOVRDEN;
  wire RXOSINTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13575.12-13575.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13722.11-13722.24" *)
  input RXOSINTSTROBE;
  wire RXOSINTSTROBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13576.12-13576.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13577.12-13577.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13723.11-13723.28" *)
  input RXOSINTTESTOVRDEN;
  wire RXOSINTTESTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13724.11-13724.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13578.12-13578.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13579.12-13579.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13580.12-13580.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13812.17-13812.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13725.11-13725.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13726.11-13726.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13805.17-13805.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13727.11-13727.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13581.12-13581.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13728.11-13728.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13729.11-13729.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13730.11-13730.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13617.18-13617.29" *)
  output [4:0] RXPHMONITOR;
  wire [4:0] RXPHMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13731.11-13731.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13618.18-13618.33" *)
  output [4:0] RXPHSLIPMONITOR;
  wire [4:0] RXPHSLIPMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13732.11-13732.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13582.12-13582.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13733.11-13733.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13734.11-13734.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13583.12-13583.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13813.17-13813.26" *)
  input [2:0] RXPRBSSEL;
  wire [2:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13735.11-13735.18" *)
  input RXQPIEN;
  wire RXQPIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13584.12-13584.21" *)
  output RXQPISENN;
  wire RXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13585.12-13585.21" *)
  output RXQPISENP;
  wire RXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13814.17-13814.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13586.12-13586.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13736.11-13736.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13587.12-13587.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13737.11-13737.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13612.18-13612.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13615.18-13615.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13738.11-13738.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13588.12-13588.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13739.11-13739.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13740.11-13740.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13589.12-13589.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13806.17-13806.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13741.11-13741.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* invertible_pin = "IS_RXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13745.11-13745.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* invertible_pin = "IS_RXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13743.11-13743.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13590.12-13590.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13746.11-13746.23" *)
  input SETERRSTATUS;
  wire SETERRSTATUS;
  (* invertible_pin = "IS_SIGVALIDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13748.11-13748.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13802.18-13802.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13836.17-13836.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13749.11-13749.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13815.17-13815.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13613.18-13613.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13837.17-13837.31" *)
  input [7:0] TXCHARDISPMODE;
  wire [7:0] TXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13838.17-13838.30" *)
  input [7:0] TXCHARDISPVAL;
  wire [7:0] TXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13839.17-13839.26" *)
  input [7:0] TXCHARISK;
  wire [7:0] TXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13591.12-13591.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13750.11-13750.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13751.11-13751.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13752.11-13752.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13833.18-13833.24" *)
  input [63:0] TXDATA;
  wire [63:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13753.11-13753.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13754.11-13754.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13823.17-13823.27" *)
  input [3:0] TXDIFFCTRL;
  wire [3:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13755.11-13755.19" *)
  input TXDIFFPD;
  wire TXDIFFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13756.11-13756.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13757.11-13757.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13758.11-13758.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13759.11-13759.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13760.11-13760.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13592.12-13592.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13761.11-13761.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13762.11-13762.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13593.12-13593.26" *)
  output TXGEARBOXREADY;
  wire TXGEARBOXREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13816.17-13816.25" *)
  input [2:0] TXHEADER;
  wire [2:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13763.11-13763.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13834.17-13834.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13817.17-13817.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13594.12-13594.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13595.12-13595.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13596.12-13596.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13818.17-13818.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13764.11-13764.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13807.17-13807.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13765.11-13765.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13766.11-13766.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13597.12-13597.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13767.11-13767.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13768.11-13768.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13769.11-13769.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* invertible_pin = "IS_TXPHDLYTSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13771.11-13771.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13772.11-13772.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13598.12-13598.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13773.11-13773.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13774.11-13774.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13775.11-13775.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13776.11-13776.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13777.11-13777.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13829.17-13829.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13778.11-13778.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13779.11-13779.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13599.12-13599.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13780.11-13780.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13830.17-13830.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13781.11-13781.26" *)
  input TXPOSTCURSORINV;
  wire TXPOSTCURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13782.11-13782.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13819.17-13819.26" *)
  input [2:0] TXPRBSSEL;
  wire [2:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13831.17-13831.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13783.11-13783.25" *)
  input TXPRECURSORINV;
  wire TXPRECURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13784.11-13784.22" *)
  input TXQPIBIASEN;
  wire TXQPIBIASEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13600.12-13600.21" *)
  output TXQPISENN;
  wire TXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13601.12-13601.21" *)
  output TXQPISENP;
  wire TXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13785.11-13785.27" *)
  input TXQPISTRONGPDOWN;
  wire TXQPISTRONGPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13786.11-13786.23" *)
  input TXQPIWEAKPUP;
  wire TXQPIWEAKPUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13820.17-13820.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13602.12-13602.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13787.11-13787.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13603.12-13603.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13835.17-13835.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13788.11-13788.21" *)
  input TXSTARTSEQ;
  wire TXSTARTSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13789.11-13789.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13790.11-13790.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13604.12-13604.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13791.11-13791.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13792.11-13792.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13605.12-13605.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13808.17-13808.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13793.11-13793.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* invertible_pin = "IS_TXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13797.11-13797.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* invertible_pin = "IS_TXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13795.11-13795.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13843.1-13911.10" *)
module GTHE2_COMMON(DRPRDY, QPLLFBCLKLOST, QPLLLOCK, QPLLOUTCLK, QPLLOUTREFCLK, QPLLREFCLKLOST, REFCLKOUTMONITOR, DRPDO, PMARSVDOUT, QPLLDMONITOR, BGBYPASSB, BGMONITORENB, BGPDB, BGRCALOVRDENB, DRPCLK, DRPEN, DRPWE, GTGREFCLK, GTNORTHREFCLK0, GTNORTHREFCLK1, GTREFCLK0
, GTREFCLK1, GTSOUTHREFCLK0, GTSOUTHREFCLK1, QPLLLOCKDETCLK, QPLLLOCKEN, QPLLOUTRESET, QPLLPD, QPLLRESET, RCALENB, DRPDI, QPLLRSVD1, QPLLREFCLKSEL, BGRCALOVRD, QPLLRSVD2, DRPADDR, PMARSVD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13881.11-13881.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13882.11-13882.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13883.11-13883.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13907.17-13907.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13884.11-13884.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13909.17-13909.24" *)
  input [7:0] DRPADDR;
  wire [7:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13886.11-13886.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13904.18-13904.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13878.19-13878.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13887.11-13887.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13871.12-13871.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13888.11-13888.16" *)
  input DRPWE;
  wire DRPWE;
  (* invertible_pin = "IS_GTGREFCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13890.11-13890.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13891.11-13891.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13892.11-13892.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13893.11-13893.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13894.11-13894.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13895.11-13895.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13896.11-13896.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13910.17-13910.24" *)
  input [7:0] PMARSVD;
  wire [7:0] PMARSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13879.19-13879.29" *)
  output [15:0] PMARSVDOUT;
  wire [15:0] PMARSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13880.18-13880.30" *)
  output [7:0] QPLLDMONITOR;
  wire [7:0] QPLLDMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13872.12-13872.25" *)
  output QPLLFBCLKLOST;
  wire QPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13873.12-13873.20" *)
  output QPLLLOCK;
  wire QPLLLOCK;
  (* invertible_pin = "IS_QPLLLOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13898.11-13898.25" *)
  input QPLLLOCKDETCLK;
  wire QPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13899.11-13899.21" *)
  input QPLLLOCKEN;
  wire QPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13874.12-13874.22" *)
  output QPLLOUTCLK;
  wire QPLLOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13875.12-13875.25" *)
  output QPLLOUTREFCLK;
  wire QPLLOUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13900.11-13900.23" *)
  input QPLLOUTRESET;
  wire QPLLOUTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13901.11-13901.17" *)
  input QPLLPD;
  wire QPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13876.12-13876.26" *)
  output QPLLREFCLKLOST;
  wire QPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13906.17-13906.30" *)
  input [2:0] QPLLREFCLKSEL;
  wire [2:0] QPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13902.11-13902.20" *)
  input QPLLRESET;
  wire QPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13905.18-13905.27" *)
  input [15:0] QPLLRSVD1;
  wire [15:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13908.17-13908.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13903.11-13903.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13877.12-13877.28" *)
  output REFCLKOUTMONITOR;
  wire REFCLKOUTMONITOR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15003.1-15721.10" *)
module GTHE3_CHANNEL(BUFGTCE, BUFGTCEMASK, BUFGTDIV, BUFGTRESET, BUFGTRSTMASK, CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DMONITOROUT, DRPDO, DRPRDY, EYESCANDATAERROR, GTHTXN, GTHTXP, GTPOWERGOOD, GTREFCLKMONITOR, PCIERATEGEN3, PCIERATEIDLE, PCIERATEQPLLPD, PCIERATEQPLLRESET, PCIESYNCTXSYNCDONE
, PCIEUSERGEN3RDY, PCIEUSERPHYSTATUSRST, PCIEUSERRATESTART, PCSRSVDOUT, PHYSTATUS, PINRSRVDAS, RESETEXCEPTION, RXBUFSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCDRPHDONE, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCHBONDO, RXCLKCORCNT, RXCOMINITDET, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET
, RXCTRL0, RXCTRL1, RXCTRL2, RXCTRL3, RXDATA, RXDATAEXTENDRSVD, RXDATAVALID, RXDLYSRESETDONE, RXELECIDLE, RXHEADER, RXHEADERVALID, RXMONITOROUT, RXOSINTDONE, RXOSINTSTARTED, RXOSINTSTROBEDONE, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPHALIGNERR
, RXPMARESETDONE, RXPRBSERR, RXPRBSLOCKED, RXPRGDIVRESETDONE, RXQPISENN, RXQPISENP, RXRATEDONE, RXRECCLKOUT, RXRESETDONE, RXSLIDERDY, RXSLIPDONE, RXSLIPOUTCLKRDY, RXSLIPPMARDY, RXSTARTOFSEQ, RXSTATUS, RXSYNCDONE, RXSYNCOUT, RXVALID, TXBUFSTATUS, TXCOMFINISH, TXDLYSRESETDONE
, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE, TXPMARESETDONE, TXPRGDIVRESETDONE, TXQPISENN, TXQPISENP, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, CFGRESET, CLKRSVD0, CLKRSVD1, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLREFCLKSEL, CPLLRESET
, DMONFIFORESET, DMONITORCLK, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, EVODDPHICALDONE, EVODDPHICALSTART, EVODDPHIDRDEN, EVODDPHIDWREN, EVODDPHIXRDEN, EVODDPHIXWREN, EYESCANMODE, EYESCANRESET, EYESCANTRIGGER, GTGREFCLK, GTHRXN, GTHRXP, GTNORTHREFCLK0, GTNORTHREFCLK1
, GTREFCLK0, GTREFCLK1, GTRESETSEL, GTRSVD, GTRXRESET, GTSOUTHREFCLK0, GTSOUTHREFCLK1, GTTXRESET, LOOPBACK, LPBKRXTXSEREN, LPBKTXRXSEREN, PCIEEQRXEQADAPTDONE, PCIERSTIDLE, PCIERSTTXSYNCSTART, PCIEUSERRATEDONE, PCSRSVDIN, PCSRSVDIN2, PMARSVDIN, QPLL0CLK, QPLL0REFCLK, QPLL1CLK
, QPLL1REFCLK, RESETOVRD, RSTCLKENTX, RX8B10BEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCDRRESETRSV, RXCHBONDEN, RXCHBONDI, RXCHBONDLEVEL, RXCHBONDMASTER, RXCHBONDSLAVE, RXCOMMADETEN, RXDFEAGCCTRL, RXDFEAGCHOLD, RXDFEAGCOVRDEN, RXDFELFHOLD, RXDFELFOVRDEN
, RXDFELPMRESET, RXDFETAP10HOLD, RXDFETAP10OVRDEN, RXDFETAP11HOLD, RXDFETAP11OVRDEN, RXDFETAP12HOLD, RXDFETAP12OVRDEN, RXDFETAP13HOLD, RXDFETAP13OVRDEN, RXDFETAP14HOLD, RXDFETAP14OVRDEN, RXDFETAP15HOLD, RXDFETAP15OVRDEN, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN
, RXDFETAP6HOLD, RXDFETAP6OVRDEN, RXDFETAP7HOLD, RXDFETAP7OVRDEN, RXDFETAP8HOLD, RXDFETAP8OVRDEN, RXDFETAP9HOLD, RXDFETAP9OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN, RXDFEVSEN, RXDFEXYDEN, RXDLYBYPASS, RXDLYEN, RXDLYOVRDEN, RXDLYSRESET, RXELECIDLEMODE, RXGEARBOXSLIP, RXLATCLK
, RXLPMEN, RXLPMGCHOLD, RXLPMGCOVRDEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN, RXLPMOSHOLD, RXLPMOSOVRDEN, RXMCOMMAALIGNEN, RXMONITORSEL, RXOOBRESET, RXOSCALRESET, RXOSHOLD, RXOSINTCFG, RXOSINTEN, RXOSINTHOLD, RXOSINTOVRDEN, RXOSINTSTROBE, RXOSINTTESTOVRDEN, RXOSOVRDEN
, RXOUTCLKSEL, RXPCOMMAALIGNEN, RXPCSRESET, RXPD, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPLLCLKSEL, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET, RXPRBSSEL, RXPROGDIVRESET, RXQPIEN, RXRATE, RXRATEMODE, RXSLIDE, RXSLIPOUTCLK, RXSLIPPMA
, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXSYSCLKSEL, RXUSERRDY, RXUSRCLK, RXUSRCLK2, SIGVALIDCLK, TSTIN, TX8B10BBYPASS, TX8B10BEN, TXBUFDIFFCTRL, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXCTRL0, TXCTRL1, TXCTRL2, TXDATA, TXDATAEXTENDRSVD, TXDEEMPH
, TXDETECTRX, TXDIFFCTRL, TXDIFFPD, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXHEADER, TXINHIBIT, TXLATCLK, TXMAINCURSOR, TXMARGIN, TXOUTCLKSEL, TXPCSRESET, TXPD, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN
, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPIPPMSTEPSIZE, TXPISOPD, TXPLLCLKSEL, TXPMARESET, TXPOLARITY, TXPOSTCURSOR, TXPOSTCURSORINV, TXPRBSFORCEERR, TXPRBSSEL, TXPRECURSOR, TXPRECURSORINV, TXPROGDIVRESET
, TXQPIBIASEN, TXQPISTRONGPDOWN, TXQPIWEAKPUP, TXRATE, TXRATEMODE, TXSEQUENCE, TXSWING, TXSYNCALLIN, TXSYNCIN, TXSYNCMODE, TXSYSCLKSEL, TXUSERRDY, TXUSRCLK, TXUSRCLK2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15392.18-15392.25" *)
  output [2:0] BUFGTCE;
  wire [2:0] BUFGTCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15393.18-15393.29" *)
  output [2:0] BUFGTCEMASK;
  wire [2:0] BUFGTCEMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15394.18-15394.26" *)
  output [8:0] BUFGTDIV;
  wire [8:0] BUFGTDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15395.18-15395.28" *)
  output [2:0] BUFGTRESET;
  wire [2:0] BUFGTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15396.18-15396.30" *)
  output [2:0] BUFGTRSTMASK;
  wire [2:0] BUFGTRSTMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15489.11-15489.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15490.11-15490.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15491.11-15491.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15397.12-15397.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15398.12-15398.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15492.11-15492.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15493.11-15493.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15494.11-15494.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15399.12-15399.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15495.17-15495.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15496.11-15496.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15497.11-15497.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15498.11-15498.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15400.19-15400.30" *)
  output [16:0] DMONITOROUT;
  wire [16:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15499.17-15499.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15500.11-15500.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15501.18-15501.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15401.19-15401.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15502.11-15502.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15402.12-15402.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15503.11-15503.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15504.11-15504.26" *)
  input EVODDPHICALDONE;
  wire EVODDPHICALDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15505.11-15505.27" *)
  input EVODDPHICALSTART;
  wire EVODDPHICALSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15506.11-15506.24" *)
  input EVODDPHIDRDEN;
  wire EVODDPHIDRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15507.11-15507.24" *)
  input EVODDPHIDWREN;
  wire EVODDPHIDWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15508.11-15508.24" *)
  input EVODDPHIXRDEN;
  wire EVODDPHIXRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15509.11-15509.24" *)
  input EVODDPHIXWREN;
  wire EVODDPHIXWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15403.12-15403.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15510.11-15510.22" *)
  input EYESCANMODE;
  wire EYESCANMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15511.11-15511.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15512.11-15512.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15513.11-15513.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15514.11-15514.17" *)
  input GTHRXN;
  wire GTHRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15515.11-15515.17" *)
  input GTHRXP;
  wire GTHRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15404.12-15404.18" *)
  output GTHTXN;
  wire GTHTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15405.12-15405.18" *)
  output GTHTXP;
  wire GTHTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15516.11-15516.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15517.11-15517.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15406.12-15406.23" *)
  output GTPOWERGOOD;
  wire GTPOWERGOOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15518.11-15518.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15519.11-15519.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15407.12-15407.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15520.11-15520.21" *)
  input GTRESETSEL;
  wire GTRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15521.18-15521.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15522.11-15522.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15523.11-15523.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15524.11-15524.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15525.11-15525.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15526.17-15526.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15527.11-15527.24" *)
  input LPBKRXTXSEREN;
  wire LPBKRXTXSEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15528.11-15528.24" *)
  input LPBKTXRXSEREN;
  wire LPBKTXRXSEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15529.11-15529.30" *)
  input PCIEEQRXEQADAPTDONE;
  wire PCIEEQRXEQADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15408.12-15408.24" *)
  output PCIERATEGEN3;
  wire PCIERATEGEN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15409.12-15409.24" *)
  output PCIERATEIDLE;
  wire PCIERATEIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15410.18-15410.32" *)
  output [1:0] PCIERATEQPLLPD;
  wire [1:0] PCIERATEQPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15411.18-15411.35" *)
  output [1:0] PCIERATEQPLLRESET;
  wire [1:0] PCIERATEQPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15530.11-15530.22" *)
  input PCIERSTIDLE;
  wire PCIERSTIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15531.11-15531.29" *)
  input PCIERSTTXSYNCSTART;
  wire PCIERSTTXSYNCSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15412.12-15412.30" *)
  output PCIESYNCTXSYNCDONE;
  wire PCIESYNCTXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15413.12-15413.27" *)
  output PCIEUSERGEN3RDY;
  wire PCIEUSERGEN3RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15414.12-15414.32" *)
  output PCIEUSERPHYSTATUSRST;
  wire PCIEUSERPHYSTATUSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15532.11-15532.27" *)
  input PCIEUSERRATEDONE;
  wire PCIEUSERRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15415.12-15415.29" *)
  output PCIEUSERRATESTART;
  wire PCIEUSERRATESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15533.18-15533.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15534.17-15534.27" *)
  input [4:0] PCSRSVDIN2;
  wire [4:0] PCSRSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15416.19-15416.29" *)
  output [11:0] PCSRSVDOUT;
  wire [11:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15417.12-15417.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15418.18-15418.28" *)
  output [7:0] PINRSRVDAS;
  wire [7:0] PINRSRVDAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15535.17-15535.26" *)
  input [4:0] PMARSVDIN;
  wire [4:0] PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15536.11-15536.19" *)
  input QPLL0CLK;
  wire QPLL0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15537.11-15537.22" *)
  input QPLL0REFCLK;
  wire QPLL0REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15538.11-15538.19" *)
  input QPLL1CLK;
  wire QPLL1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15539.11-15539.22" *)
  input QPLL1REFCLK;
  wire QPLL1REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15419.12-15419.26" *)
  output RESETEXCEPTION;
  wire RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15540.11-15540.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15541.11-15541.21" *)
  input RSTCLKENTX;
  wire RSTCLKENTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15542.11-15542.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15543.11-15543.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15420.18-15420.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15421.12-15421.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15422.12-15422.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15544.11-15544.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15545.11-15545.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15423.12-15423.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15546.11-15546.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15424.12-15424.23" *)
  output RXCDRPHDONE;
  wire RXCDRPHDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15547.11-15547.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15548.11-15548.24" *)
  input RXCDRRESETRSV;
  wire RXCDRRESETRSV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15425.12-15425.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15426.12-15426.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15427.12-15427.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15549.11-15549.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15550.17-15550.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15551.17-15551.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15552.11-15552.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15428.18-15428.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15553.11-15553.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15429.18-15429.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15430.12-15430.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15431.12-15431.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15554.11-15554.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15432.12-15432.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15433.12-15433.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15434.19-15434.26" *)
  output [15:0] RXCTRL0;
  wire [15:0] RXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15435.19-15435.26" *)
  output [15:0] RXCTRL1;
  wire [15:0] RXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15436.18-15436.25" *)
  output [7:0] RXCTRL2;
  wire [7:0] RXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15437.18-15437.25" *)
  output [7:0] RXCTRL3;
  wire [7:0] RXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15438.20-15438.26" *)
  output [127:0] RXDATA;
  wire [127:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15439.18-15439.34" *)
  output [7:0] RXDATAEXTENDRSVD;
  wire [7:0] RXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15440.18-15440.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15555.17-15555.29" *)
  input [1:0] RXDFEAGCCTRL;
  wire [1:0] RXDFEAGCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15556.11-15556.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15557.11-15557.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15558.11-15558.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15559.11-15559.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15560.11-15560.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15561.11-15561.25" *)
  input RXDFETAP10HOLD;
  wire RXDFETAP10HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15562.11-15562.27" *)
  input RXDFETAP10OVRDEN;
  wire RXDFETAP10OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15563.11-15563.25" *)
  input RXDFETAP11HOLD;
  wire RXDFETAP11HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15564.11-15564.27" *)
  input RXDFETAP11OVRDEN;
  wire RXDFETAP11OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15565.11-15565.25" *)
  input RXDFETAP12HOLD;
  wire RXDFETAP12HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15566.11-15566.27" *)
  input RXDFETAP12OVRDEN;
  wire RXDFETAP12OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15567.11-15567.25" *)
  input RXDFETAP13HOLD;
  wire RXDFETAP13HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15568.11-15568.27" *)
  input RXDFETAP13OVRDEN;
  wire RXDFETAP13OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15569.11-15569.25" *)
  input RXDFETAP14HOLD;
  wire RXDFETAP14HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15570.11-15570.27" *)
  input RXDFETAP14OVRDEN;
  wire RXDFETAP14OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15571.11-15571.25" *)
  input RXDFETAP15HOLD;
  wire RXDFETAP15HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15572.11-15572.27" *)
  input RXDFETAP15OVRDEN;
  wire RXDFETAP15OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15573.11-15573.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15574.11-15574.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15575.11-15575.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15576.11-15576.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15577.11-15577.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15578.11-15578.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15579.11-15579.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15580.11-15580.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15581.11-15581.24" *)
  input RXDFETAP6HOLD;
  wire RXDFETAP6HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15582.11-15582.26" *)
  input RXDFETAP6OVRDEN;
  wire RXDFETAP6OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15583.11-15583.24" *)
  input RXDFETAP7HOLD;
  wire RXDFETAP7HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15584.11-15584.26" *)
  input RXDFETAP7OVRDEN;
  wire RXDFETAP7OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15585.11-15585.24" *)
  input RXDFETAP8HOLD;
  wire RXDFETAP8HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15586.11-15586.26" *)
  input RXDFETAP8OVRDEN;
  wire RXDFETAP8OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15587.11-15587.24" *)
  input RXDFETAP9HOLD;
  wire RXDFETAP9HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15588.11-15588.26" *)
  input RXDFETAP9OVRDEN;
  wire RXDFETAP9OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15589.11-15589.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15590.11-15590.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15591.11-15591.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15592.11-15592.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15593.11-15593.20" *)
  input RXDFEVSEN;
  wire RXDFEVSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15594.11-15594.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15595.11-15595.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15596.11-15596.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15597.11-15597.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15598.11-15598.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15441.12-15441.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15442.12-15442.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15599.17-15599.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15600.11-15600.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15443.18-15443.26" *)
  output [5:0] RXHEADER;
  wire [5:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15444.18-15444.31" *)
  output [1:0] RXHEADERVALID;
  wire [1:0] RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15601.11-15601.19" *)
  input RXLATCLK;
  wire RXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15602.11-15602.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15603.11-15603.22" *)
  input RXLPMGCHOLD;
  wire RXLPMGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15604.11-15604.24" *)
  input RXLPMGCOVRDEN;
  wire RXLPMGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15605.11-15605.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15606.11-15606.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15607.11-15607.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15608.11-15608.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15609.11-15609.22" *)
  input RXLPMOSHOLD;
  wire RXLPMOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15610.11-15610.24" *)
  input RXLPMOSOVRDEN;
  wire RXLPMOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15611.11-15611.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15445.18-15445.30" *)
  output [6:0] RXMONITOROUT;
  wire [6:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15612.17-15612.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15613.11-15613.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15614.11-15614.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15615.11-15615.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15616.17-15616.27" *)
  input [3:0] RXOSINTCFG;
  wire [3:0] RXOSINTCFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15446.12-15446.23" *)
  output RXOSINTDONE;
  wire RXOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15617.11-15617.20" *)
  input RXOSINTEN;
  wire RXOSINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15618.11-15618.22" *)
  input RXOSINTHOLD;
  wire RXOSINTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15619.11-15619.24" *)
  input RXOSINTOVRDEN;
  wire RXOSINTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15447.12-15447.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15620.11-15620.24" *)
  input RXOSINTSTROBE;
  wire RXOSINTSTROBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15448.12-15448.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15449.12-15449.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15621.11-15621.28" *)
  input RXOSINTTESTOVRDEN;
  wire RXOSINTTESTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15622.11-15622.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15450.12-15450.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15451.12-15451.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15452.12-15452.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15623.17-15623.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15624.11-15624.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15625.11-15625.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15626.17-15626.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15627.11-15627.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15453.12-15453.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15628.11-15628.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15454.12-15454.24" *)
  output RXPHALIGNERR;
  wire RXPHALIGNERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15629.11-15629.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15630.11-15630.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15631.11-15631.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15632.17-15632.28" *)
  input [1:0] RXPLLCLKSEL;
  wire [1:0] RXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15633.11-15633.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15455.12-15455.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15634.11-15634.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15635.11-15635.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15456.12-15456.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15457.12-15457.24" *)
  output RXPRBSLOCKED;
  wire RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15636.17-15636.26" *)
  input [3:0] RXPRBSSEL;
  wire [3:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15458.12-15458.29" *)
  output RXPRGDIVRESETDONE;
  wire RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15637.11-15637.25" *)
  input RXPROGDIVRESET;
  wire RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15638.11-15638.18" *)
  input RXQPIEN;
  wire RXQPIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15459.12-15459.21" *)
  output RXQPISENN;
  wire RXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15460.12-15460.21" *)
  output RXQPISENP;
  wire RXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15639.17-15639.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15461.12-15461.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15640.11-15640.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15462.12-15462.23" *)
  output RXRECCLKOUT;
  wire RXRECCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15463.12-15463.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15641.11-15641.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15464.12-15464.22" *)
  output RXSLIDERDY;
  wire RXSLIDERDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15465.12-15465.22" *)
  output RXSLIPDONE;
  wire RXSLIPDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15642.11-15642.23" *)
  input RXSLIPOUTCLK;
  wire RXSLIPOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15466.12-15466.27" *)
  output RXSLIPOUTCLKRDY;
  wire RXSLIPOUTCLKRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15643.11-15643.20" *)
  input RXSLIPPMA;
  wire RXSLIPPMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15467.12-15467.24" *)
  output RXSLIPPMARDY;
  wire RXSLIPPMARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15468.18-15468.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15469.18-15469.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15644.11-15644.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15470.12-15470.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15645.11-15645.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15646.11-15646.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15471.12-15471.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15647.17-15647.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15648.11-15648.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15649.11-15649.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15650.11-15650.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15472.12-15472.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15651.11-15651.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15652.18-15652.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15653.17-15653.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15654.11-15654.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15655.17-15655.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15473.18-15473.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15474.12-15474.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15656.11-15656.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15657.11-15657.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15658.11-15658.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15659.18-15659.25" *)
  input [15:0] TXCTRL0;
  wire [15:0] TXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15660.18-15660.25" *)
  input [15:0] TXCTRL1;
  wire [15:0] TXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15661.17-15661.24" *)
  input [7:0] TXCTRL2;
  wire [7:0] TXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15662.19-15662.25" *)
  input [127:0] TXDATA;
  wire [127:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15663.17-15663.33" *)
  input [7:0] TXDATAEXTENDRSVD;
  wire [7:0] TXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15664.11-15664.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15665.11-15665.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15666.17-15666.27" *)
  input [3:0] TXDIFFCTRL;
  wire [3:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15667.11-15667.19" *)
  input TXDIFFPD;
  wire TXDIFFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15668.11-15668.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15669.11-15669.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15670.11-15670.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15671.11-15671.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15672.11-15672.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15475.12-15475.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15673.11-15673.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15674.11-15674.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15675.17-15675.25" *)
  input [5:0] TXHEADER;
  wire [5:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15676.11-15676.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15677.11-15677.19" *)
  input TXLATCLK;
  wire TXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15678.17-15678.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15679.17-15679.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15476.12-15476.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15477.12-15477.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15478.12-15478.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15680.17-15680.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15681.11-15681.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15682.17-15682.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15683.11-15683.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15684.11-15684.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15479.12-15479.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15685.11-15685.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15686.11-15686.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15687.11-15687.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15688.11-15688.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15689.11-15689.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15480.12-15480.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15690.11-15690.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15691.11-15691.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15692.11-15692.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15693.11-15693.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15694.11-15694.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15695.17-15695.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15696.11-15696.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15697.17-15697.28" *)
  input [1:0] TXPLLCLKSEL;
  wire [1:0] TXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15698.11-15698.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15481.12-15481.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15699.11-15699.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15700.17-15700.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15701.11-15701.26" *)
  input TXPOSTCURSORINV;
  wire TXPOSTCURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15702.11-15702.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15703.17-15703.26" *)
  input [3:0] TXPRBSSEL;
  wire [3:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15704.17-15704.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15705.11-15705.25" *)
  input TXPRECURSORINV;
  wire TXPRECURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15482.12-15482.29" *)
  output TXPRGDIVRESETDONE;
  wire TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15706.11-15706.25" *)
  input TXPROGDIVRESET;
  wire TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15707.11-15707.22" *)
  input TXQPIBIASEN;
  wire TXQPIBIASEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15483.12-15483.21" *)
  output TXQPISENN;
  wire TXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15484.12-15484.21" *)
  output TXQPISENP;
  wire TXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15708.11-15708.27" *)
  input TXQPISTRONGPDOWN;
  wire TXQPISTRONGPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15709.11-15709.23" *)
  input TXQPIWEAKPUP;
  wire TXQPIWEAKPUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15710.17-15710.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15485.12-15485.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15711.11-15711.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15486.12-15486.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15712.17-15712.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15713.11-15713.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15714.11-15714.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15487.12-15487.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15715.11-15715.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15716.11-15716.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15488.12-15488.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15717.17-15717.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15718.11-15718.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15719.11-15719.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15720.11-15720.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15723.1-15863.10" *)
module GTHE3_COMMON(DRPDO, DRPRDY, PMARSVDOUT0, PMARSVDOUT1, QPLL0FBCLKLOST, QPLL0LOCK, QPLL0OUTCLK, QPLL0OUTREFCLK, QPLL0REFCLKLOST, QPLL1FBCLKLOST, QPLL1LOCK, QPLL1OUTCLK, QPLL1OUTREFCLK, QPLL1REFCLKLOST, QPLLDMONITOR0, QPLLDMONITOR1, REFCLKOUTMONITOR0, REFCLKOUTMONITOR1, RXRECCLK0_SEL, RXRECCLK1_SEL, BGBYPASSB
, BGMONITORENB, BGPDB, BGRCALOVRD, BGRCALOVRDENB, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, GTGREFCLK0, GTGREFCLK1, GTNORTHREFCLK00, GTNORTHREFCLK01, GTNORTHREFCLK10, GTNORTHREFCLK11, GTREFCLK00, GTREFCLK01, GTREFCLK10, GTREFCLK11, GTSOUTHREFCLK00, GTSOUTHREFCLK01
, GTSOUTHREFCLK10, GTSOUTHREFCLK11, PMARSVD0, PMARSVD1, QPLL0CLKRSVD0, QPLL0CLKRSVD1, QPLL0LOCKDETCLK, QPLL0LOCKEN, QPLL0PD, QPLL0REFCLKSEL, QPLL0RESET, QPLL1CLKRSVD0, QPLL1CLKRSVD1, QPLL1LOCKDETCLK, QPLL1LOCKEN, QPLL1PD, QPLL1REFCLKSEL, QPLL1RESET, QPLLRSVD1, QPLLRSVD2, QPLLRSVD3
, QPLLRSVD4, RCALENB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15818.11-15818.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15819.11-15819.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15820.11-15820.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15821.17-15821.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15822.11-15822.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15823.17-15823.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15824.11-15824.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15825.18-15825.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15798.19-15798.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15826.11-15826.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15799.12-15799.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15827.11-15827.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15828.11-15828.21" *)
  input GTGREFCLK0;
  wire GTGREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15829.11-15829.21" *)
  input GTGREFCLK1;
  wire GTGREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15830.11-15830.26" *)
  input GTNORTHREFCLK00;
  wire GTNORTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15831.11-15831.26" *)
  input GTNORTHREFCLK01;
  wire GTNORTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15832.11-15832.26" *)
  input GTNORTHREFCLK10;
  wire GTNORTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15833.11-15833.26" *)
  input GTNORTHREFCLK11;
  wire GTNORTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15834.11-15834.21" *)
  input GTREFCLK00;
  wire GTREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15835.11-15835.21" *)
  input GTREFCLK01;
  wire GTREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15836.11-15836.21" *)
  input GTREFCLK10;
  wire GTREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15837.11-15837.21" *)
  input GTREFCLK11;
  wire GTREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15838.11-15838.26" *)
  input GTSOUTHREFCLK00;
  wire GTSOUTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15839.11-15839.26" *)
  input GTSOUTHREFCLK01;
  wire GTSOUTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15840.11-15840.26" *)
  input GTSOUTHREFCLK10;
  wire GTSOUTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15841.11-15841.26" *)
  input GTSOUTHREFCLK11;
  wire GTSOUTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15842.17-15842.25" *)
  input [7:0] PMARSVD0;
  wire [7:0] PMARSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15843.17-15843.25" *)
  input [7:0] PMARSVD1;
  wire [7:0] PMARSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15800.18-15800.29" *)
  output [7:0] PMARSVDOUT0;
  wire [7:0] PMARSVDOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15801.18-15801.29" *)
  output [7:0] PMARSVDOUT1;
  wire [7:0] PMARSVDOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15844.11-15844.24" *)
  input QPLL0CLKRSVD0;
  wire QPLL0CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15845.11-15845.24" *)
  input QPLL0CLKRSVD1;
  wire QPLL0CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15802.12-15802.26" *)
  output QPLL0FBCLKLOST;
  wire QPLL0FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15803.12-15803.21" *)
  output QPLL0LOCK;
  wire QPLL0LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15846.11-15846.26" *)
  input QPLL0LOCKDETCLK;
  wire QPLL0LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15847.11-15847.22" *)
  input QPLL0LOCKEN;
  wire QPLL0LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15804.12-15804.23" *)
  output QPLL0OUTCLK;
  wire QPLL0OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15805.12-15805.26" *)
  output QPLL0OUTREFCLK;
  wire QPLL0OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15848.11-15848.18" *)
  input QPLL0PD;
  wire QPLL0PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15806.12-15806.27" *)
  output QPLL0REFCLKLOST;
  wire QPLL0REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15849.17-15849.31" *)
  input [2:0] QPLL0REFCLKSEL;
  wire [2:0] QPLL0REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15850.11-15850.21" *)
  input QPLL0RESET;
  wire QPLL0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15851.11-15851.24" *)
  input QPLL1CLKRSVD0;
  wire QPLL1CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15852.11-15852.24" *)
  input QPLL1CLKRSVD1;
  wire QPLL1CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15807.12-15807.26" *)
  output QPLL1FBCLKLOST;
  wire QPLL1FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15808.12-15808.21" *)
  output QPLL1LOCK;
  wire QPLL1LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15853.11-15853.26" *)
  input QPLL1LOCKDETCLK;
  wire QPLL1LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15854.11-15854.22" *)
  input QPLL1LOCKEN;
  wire QPLL1LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15809.12-15809.23" *)
  output QPLL1OUTCLK;
  wire QPLL1OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15810.12-15810.26" *)
  output QPLL1OUTREFCLK;
  wire QPLL1OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15855.11-15855.18" *)
  input QPLL1PD;
  wire QPLL1PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15811.12-15811.27" *)
  output QPLL1REFCLKLOST;
  wire QPLL1REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15856.17-15856.31" *)
  input [2:0] QPLL1REFCLKSEL;
  wire [2:0] QPLL1REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15857.11-15857.21" *)
  input QPLL1RESET;
  wire QPLL1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15812.18-15812.31" *)
  output [7:0] QPLLDMONITOR0;
  wire [7:0] QPLLDMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15813.18-15813.31" *)
  output [7:0] QPLLDMONITOR1;
  wire [7:0] QPLLDMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15858.17-15858.26" *)
  input [7:0] QPLLRSVD1;
  wire [7:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15859.17-15859.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15860.17-15860.26" *)
  input [4:0] QPLLRSVD3;
  wire [4:0] QPLLRSVD3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15861.17-15861.26" *)
  input [7:0] QPLLRSVD4;
  wire [7:0] QPLLRSVD4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15862.11-15862.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15814.12-15814.29" *)
  output REFCLKOUTMONITOR0;
  wire REFCLKOUTMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15815.12-15815.29" *)
  output REFCLKOUTMONITOR1;
  wire REFCLKOUTMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15816.18-15816.31" *)
  output [1:0] RXRECCLK0_SEL;
  wire [1:0] RXRECCLK0_SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15817.18-15817.31" *)
  output [1:0] RXRECCLK1_SEL;
  wire [1:0] RXRECCLK1_SEL;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16850.1-17696.10" *)
module GTHE4_CHANNEL(BUFGTCE, BUFGTCEMASK, BUFGTDIV, BUFGTRESET, BUFGTRSTMASK, CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DMONITOROUT, DMONITOROUTCLK, DRPDO, DRPRDY, EYESCANDATAERROR, GTHTXN, GTHTXP, GTPOWERGOOD, GTREFCLKMONITOR, PCIERATEGEN3, PCIERATEIDLE, PCIERATEQPLLPD, PCIERATEQPLLRESET
, PCIESYNCTXSYNCDONE, PCIEUSERGEN3RDY, PCIEUSERPHYSTATUSRST, PCIEUSERRATESTART, PCSRSVDOUT, PHYSTATUS, PINRSRVDAS, POWERPRESENT, RESETEXCEPTION, RXBUFSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCDRPHDONE, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCHBONDO, RXCKCALDONE, RXCLKCORCNT, RXCOMINITDET
, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET, RXCTRL0, RXCTRL1, RXCTRL2, RXCTRL3, RXDATA, RXDATAEXTENDRSVD, RXDATAVALID, RXDLYSRESETDONE, RXELECIDLE, RXHEADER, RXHEADERVALID, RXLFPSTRESETDET, RXLFPSU2LPEXITDET, RXLFPSU3WAKEDET, RXMONITOROUT, RXOSINTDONE, RXOSINTSTARTED, RXOSINTSTROBEDONE
, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPHALIGNERR, RXPMARESETDONE, RXPRBSERR, RXPRBSLOCKED, RXPRGDIVRESETDONE, RXQPISENN, RXQPISENP, RXRATEDONE, RXRECCLKOUT, RXRESETDONE, RXSLIDERDY, RXSLIPDONE, RXSLIPOUTCLKRDY, RXSLIPPMARDY, RXSTARTOFSEQ, RXSTATUS
, RXSYNCDONE, RXSYNCOUT, RXVALID, TXBUFSTATUS, TXCOMFINISH, TXDCCDONE, TXDLYSRESETDONE, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE, TXPMARESETDONE, TXPRGDIVRESETDONE, TXQPISENN, TXQPISENP, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, CDRSTEPDIR
, CDRSTEPSQ, CDRSTEPSX, CFGRESET, CLKRSVD0, CLKRSVD1, CPLLFREQLOCK, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLREFCLKSEL, CPLLRESET, DMONFIFORESET, DMONITORCLK, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPRST, DRPWE, EYESCANRESET, EYESCANTRIGGER
, FREQOS, GTGREFCLK, GTHRXN, GTHRXP, GTNORTHREFCLK0, GTNORTHREFCLK1, GTREFCLK0, GTREFCLK1, GTRSVD, GTRXRESET, GTRXRESETSEL, GTSOUTHREFCLK0, GTSOUTHREFCLK1, GTTXRESET, GTTXRESETSEL, INCPCTRL, LOOPBACK, PCIEEQRXEQADAPTDONE, PCIERSTIDLE, PCIERSTTXSYNCSTART, PCIEUSERRATEDONE
, PCSRSVDIN, QPLL0CLK, QPLL0FREQLOCK, QPLL0REFCLK, QPLL1CLK, QPLL1FREQLOCK, QPLL1REFCLK, RESETOVRD, RX8B10BEN, RXAFECFOKEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCHBONDEN, RXCHBONDI, RXCHBONDLEVEL, RXCHBONDMASTER, RXCHBONDSLAVE, RXCKCALRESET
, RXCKCALSTART, RXCOMMADETEN, RXDFEAGCCTRL, RXDFEAGCHOLD, RXDFEAGCOVRDEN, RXDFECFOKFCNUM, RXDFECFOKFEN, RXDFECFOKFPULSE, RXDFECFOKHOLD, RXDFECFOKOVREN, RXDFEKHHOLD, RXDFEKHOVRDEN, RXDFELFHOLD, RXDFELFOVRDEN, RXDFELPMRESET, RXDFETAP10HOLD, RXDFETAP10OVRDEN, RXDFETAP11HOLD, RXDFETAP11OVRDEN, RXDFETAP12HOLD, RXDFETAP12OVRDEN
, RXDFETAP13HOLD, RXDFETAP13OVRDEN, RXDFETAP14HOLD, RXDFETAP14OVRDEN, RXDFETAP15HOLD, RXDFETAP15OVRDEN, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN, RXDFETAP6HOLD, RXDFETAP6OVRDEN, RXDFETAP7HOLD, RXDFETAP7OVRDEN, RXDFETAP8HOLD, RXDFETAP8OVRDEN, RXDFETAP9HOLD
, RXDFETAP9OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN, RXDFEXYDEN, RXDLYBYPASS, RXDLYEN, RXDLYOVRDEN, RXDLYSRESET, RXELECIDLEMODE, RXEQTRAINING, RXGEARBOXSLIP, RXLATCLK, RXLPMEN, RXLPMGCHOLD, RXLPMGCOVRDEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN
, RXLPMOSHOLD, RXLPMOSOVRDEN, RXMCOMMAALIGNEN, RXMONITORSEL, RXOOBRESET, RXOSCALRESET, RXOSHOLD, RXOSOVRDEN, RXOUTCLKSEL, RXPCOMMAALIGNEN, RXPCSRESET, RXPD, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPLLCLKSEL, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET
, RXPRBSSEL, RXPROGDIVRESET, RXQPIEN, RXRATE, RXRATEMODE, RXSLIDE, RXSLIPOUTCLK, RXSLIPPMA, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXSYSCLKSEL, RXTERMINATION, RXUSERRDY, RXUSRCLK, RXUSRCLK2, SIGVALIDCLK, TSTIN, TX8B10BBYPASS, TX8B10BEN, TXCOMINIT
, TXCOMSAS, TXCOMWAKE, TXCTRL0, TXCTRL1, TXCTRL2, TXDATA, TXDATAEXTENDRSVD, TXDCCFORCESTART, TXDCCRESET, TXDEEMPH, TXDETECTRX, TXDIFFCTRL, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXHEADER, TXINHIBIT
, TXLATCLK, TXLFPSTRESET, TXLFPSU2LPEXIT, TXLFPSU3WAKE, TXMAINCURSOR, TXMARGIN, TXMUXDCDEXHOLD, TXMUXDCDORWREN, TXONESZEROS, TXOUTCLKSEL, TXPCSRESET, TXPD, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN
, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPIPPMSTEPSIZE, TXPISOPD, TXPLLCLKSEL, TXPMARESET, TXPOLARITY, TXPOSTCURSOR, TXPRBSFORCEERR, TXPRBSSEL, TXPRECURSOR, TXPROGDIVRESET, TXQPIBIASEN, TXQPIWEAKPUP, TXRATE, TXRATEMODE, TXSEQUENCE, TXSWING, TXSYNCALLIN, TXSYNCIN
, TXSYNCMODE, TXSYSCLKSEL, TXUSERRDY, TXUSRCLK, TXUSRCLK2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17355.12-17355.19" *)
  output BUFGTCE;
  wire BUFGTCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17356.18-17356.29" *)
  output [2:0] BUFGTCEMASK;
  wire [2:0] BUFGTCEMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17357.18-17357.26" *)
  output [8:0] BUFGTDIV;
  wire [8:0] BUFGTDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17358.12-17358.22" *)
  output BUFGTRESET;
  wire BUFGTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17359.18-17359.30" *)
  output [2:0] BUFGTRSTMASK;
  wire [2:0] BUFGTRSTMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17459.11-17459.21" *)
  input CDRSTEPDIR;
  wire CDRSTEPDIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17460.11-17460.20" *)
  input CDRSTEPSQ;
  wire CDRSTEPSQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17461.11-17461.20" *)
  input CDRSTEPSX;
  wire CDRSTEPSX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17462.11-17462.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17463.11-17463.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17464.11-17464.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17360.12-17360.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17465.11-17465.23" *)
  input CPLLFREQLOCK;
  wire CPLLFREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17361.12-17361.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17466.11-17466.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17467.11-17467.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17468.11-17468.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17362.12-17362.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17469.17-17469.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17470.11-17470.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17471.11-17471.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17472.11-17472.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17363.19-17363.30" *)
  output [15:0] DMONITOROUT;
  wire [15:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17364.12-17364.26" *)
  output DMONITOROUTCLK;
  wire DMONITOROUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17473.17-17473.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17474.11-17474.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17475.18-17475.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17365.19-17365.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17476.11-17476.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17366.12-17366.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17477.11-17477.17" *)
  input DRPRST;
  wire DRPRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17478.11-17478.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17367.12-17367.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17479.11-17479.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17480.11-17480.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17481.11-17481.17" *)
  input FREQOS;
  wire FREQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17482.11-17482.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17483.11-17483.17" *)
  input GTHRXN;
  wire GTHRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17484.11-17484.17" *)
  input GTHRXP;
  wire GTHRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17368.12-17368.18" *)
  output GTHTXN;
  wire GTHTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17369.12-17369.18" *)
  output GTHTXP;
  wire GTHTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17485.11-17485.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17486.11-17486.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17370.12-17370.23" *)
  output GTPOWERGOOD;
  wire GTPOWERGOOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17487.11-17487.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17488.11-17488.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17371.12-17371.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17489.18-17489.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17490.11-17490.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17491.11-17491.23" *)
  input GTRXRESETSEL;
  wire GTRXRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17492.11-17492.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17493.11-17493.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17494.11-17494.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17495.11-17495.23" *)
  input GTTXRESETSEL;
  wire GTTXRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17496.11-17496.19" *)
  input INCPCTRL;
  wire INCPCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17497.17-17497.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17498.11-17498.30" *)
  input PCIEEQRXEQADAPTDONE;
  wire PCIEEQRXEQADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17372.12-17372.24" *)
  output PCIERATEGEN3;
  wire PCIERATEGEN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17373.12-17373.24" *)
  output PCIERATEIDLE;
  wire PCIERATEIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17374.18-17374.32" *)
  output [1:0] PCIERATEQPLLPD;
  wire [1:0] PCIERATEQPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17375.18-17375.35" *)
  output [1:0] PCIERATEQPLLRESET;
  wire [1:0] PCIERATEQPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17499.11-17499.22" *)
  input PCIERSTIDLE;
  wire PCIERSTIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17500.11-17500.29" *)
  input PCIERSTTXSYNCSTART;
  wire PCIERSTTXSYNCSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17376.12-17376.30" *)
  output PCIESYNCTXSYNCDONE;
  wire PCIESYNCTXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17377.12-17377.27" *)
  output PCIEUSERGEN3RDY;
  wire PCIEUSERGEN3RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17378.12-17378.32" *)
  output PCIEUSERPHYSTATUSRST;
  wire PCIEUSERPHYSTATUSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17501.11-17501.27" *)
  input PCIEUSERRATEDONE;
  wire PCIEUSERRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17379.12-17379.29" *)
  output PCIEUSERRATESTART;
  wire PCIEUSERRATESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17502.18-17502.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17380.19-17380.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17381.12-17381.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17382.19-17382.29" *)
  output [15:0] PINRSRVDAS;
  wire [15:0] PINRSRVDAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17383.12-17383.24" *)
  output POWERPRESENT;
  wire POWERPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17503.11-17503.19" *)
  input QPLL0CLK;
  wire QPLL0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17504.11-17504.24" *)
  input QPLL0FREQLOCK;
  wire QPLL0FREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17505.11-17505.22" *)
  input QPLL0REFCLK;
  wire QPLL0REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17506.11-17506.19" *)
  input QPLL1CLK;
  wire QPLL1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17507.11-17507.24" *)
  input QPLL1FREQLOCK;
  wire QPLL1FREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17508.11-17508.22" *)
  input QPLL1REFCLK;
  wire QPLL1REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17384.12-17384.26" *)
  output RESETEXCEPTION;
  wire RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17509.11-17509.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17510.11-17510.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17511.11-17511.22" *)
  input RXAFECFOKEN;
  wire RXAFECFOKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17512.11-17512.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17385.18-17385.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17386.12-17386.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17387.12-17387.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17513.11-17513.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17514.11-17514.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17388.12-17388.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17515.11-17515.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17389.12-17389.23" *)
  output RXCDRPHDONE;
  wire RXCDRPHDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17516.11-17516.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17390.12-17390.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17391.12-17391.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17392.12-17392.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17517.11-17517.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17518.17-17518.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17519.17-17519.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17520.11-17520.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17393.18-17393.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17521.11-17521.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17394.12-17394.23" *)
  output RXCKCALDONE;
  wire RXCKCALDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17522.11-17522.23" *)
  input RXCKCALRESET;
  wire RXCKCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17523.17-17523.29" *)
  input [6:0] RXCKCALSTART;
  wire [6:0] RXCKCALSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17395.18-17395.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17396.12-17396.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17397.12-17397.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17524.11-17524.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17398.12-17398.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17399.12-17399.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17400.19-17400.26" *)
  output [15:0] RXCTRL0;
  wire [15:0] RXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17401.19-17401.26" *)
  output [15:0] RXCTRL1;
  wire [15:0] RXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17402.18-17402.25" *)
  output [7:0] RXCTRL2;
  wire [7:0] RXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17403.18-17403.25" *)
  output [7:0] RXCTRL3;
  wire [7:0] RXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17404.20-17404.26" *)
  output [127:0] RXDATA;
  wire [127:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17405.18-17405.34" *)
  output [7:0] RXDATAEXTENDRSVD;
  wire [7:0] RXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17406.18-17406.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17525.17-17525.29" *)
  input [1:0] RXDFEAGCCTRL;
  wire [1:0] RXDFEAGCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17526.11-17526.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17527.11-17527.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17528.17-17528.31" *)
  input [3:0] RXDFECFOKFCNUM;
  wire [3:0] RXDFECFOKFCNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17529.11-17529.23" *)
  input RXDFECFOKFEN;
  wire RXDFECFOKFEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17530.11-17530.26" *)
  input RXDFECFOKFPULSE;
  wire RXDFECFOKFPULSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17531.11-17531.24" *)
  input RXDFECFOKHOLD;
  wire RXDFECFOKHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17532.11-17532.25" *)
  input RXDFECFOKOVREN;
  wire RXDFECFOKOVREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17533.11-17533.22" *)
  input RXDFEKHHOLD;
  wire RXDFEKHHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17534.11-17534.24" *)
  input RXDFEKHOVRDEN;
  wire RXDFEKHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17535.11-17535.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17536.11-17536.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17537.11-17537.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17538.11-17538.25" *)
  input RXDFETAP10HOLD;
  wire RXDFETAP10HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17539.11-17539.27" *)
  input RXDFETAP10OVRDEN;
  wire RXDFETAP10OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17540.11-17540.25" *)
  input RXDFETAP11HOLD;
  wire RXDFETAP11HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17541.11-17541.27" *)
  input RXDFETAP11OVRDEN;
  wire RXDFETAP11OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17542.11-17542.25" *)
  input RXDFETAP12HOLD;
  wire RXDFETAP12HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17543.11-17543.27" *)
  input RXDFETAP12OVRDEN;
  wire RXDFETAP12OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17544.11-17544.25" *)
  input RXDFETAP13HOLD;
  wire RXDFETAP13HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17545.11-17545.27" *)
  input RXDFETAP13OVRDEN;
  wire RXDFETAP13OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17546.11-17546.25" *)
  input RXDFETAP14HOLD;
  wire RXDFETAP14HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17547.11-17547.27" *)
  input RXDFETAP14OVRDEN;
  wire RXDFETAP14OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17548.11-17548.25" *)
  input RXDFETAP15HOLD;
  wire RXDFETAP15HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17549.11-17549.27" *)
  input RXDFETAP15OVRDEN;
  wire RXDFETAP15OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17550.11-17550.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17551.11-17551.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17552.11-17552.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17553.11-17553.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17554.11-17554.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17555.11-17555.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17556.11-17556.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17557.11-17557.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17558.11-17558.24" *)
  input RXDFETAP6HOLD;
  wire RXDFETAP6HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17559.11-17559.26" *)
  input RXDFETAP6OVRDEN;
  wire RXDFETAP6OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17560.11-17560.24" *)
  input RXDFETAP7HOLD;
  wire RXDFETAP7HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17561.11-17561.26" *)
  input RXDFETAP7OVRDEN;
  wire RXDFETAP7OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17562.11-17562.24" *)
  input RXDFETAP8HOLD;
  wire RXDFETAP8HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17563.11-17563.26" *)
  input RXDFETAP8OVRDEN;
  wire RXDFETAP8OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17564.11-17564.24" *)
  input RXDFETAP9HOLD;
  wire RXDFETAP9HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17565.11-17565.26" *)
  input RXDFETAP9OVRDEN;
  wire RXDFETAP9OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17566.11-17566.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17567.11-17567.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17568.11-17568.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17569.11-17569.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17570.11-17570.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17571.11-17571.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17572.11-17572.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17573.11-17573.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17574.11-17574.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17407.12-17407.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17408.12-17408.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17575.17-17575.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17576.11-17576.23" *)
  input RXEQTRAINING;
  wire RXEQTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17577.11-17577.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17409.18-17409.26" *)
  output [5:0] RXHEADER;
  wire [5:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17410.18-17410.31" *)
  output [1:0] RXHEADERVALID;
  wire [1:0] RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17578.11-17578.19" *)
  input RXLATCLK;
  wire RXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17411.12-17411.27" *)
  output RXLFPSTRESETDET;
  wire RXLFPSTRESETDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17412.12-17412.29" *)
  output RXLFPSU2LPEXITDET;
  wire RXLFPSU2LPEXITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17413.12-17413.27" *)
  output RXLFPSU3WAKEDET;
  wire RXLFPSU3WAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17579.11-17579.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17580.11-17580.22" *)
  input RXLPMGCHOLD;
  wire RXLPMGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17581.11-17581.24" *)
  input RXLPMGCOVRDEN;
  wire RXLPMGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17582.11-17582.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17583.11-17583.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17584.11-17584.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17585.11-17585.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17586.11-17586.22" *)
  input RXLPMOSHOLD;
  wire RXLPMOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17587.11-17587.24" *)
  input RXLPMOSOVRDEN;
  wire RXLPMOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17588.11-17588.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17414.18-17414.30" *)
  output [7:0] RXMONITOROUT;
  wire [7:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17589.17-17589.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17590.11-17590.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17591.11-17591.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17592.11-17592.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17415.12-17415.23" *)
  output RXOSINTDONE;
  wire RXOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17416.12-17416.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17417.12-17417.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17418.12-17418.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17593.11-17593.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17419.12-17419.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17420.12-17420.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17421.12-17421.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17594.17-17594.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17595.11-17595.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17596.11-17596.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17597.17-17597.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17598.11-17598.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17422.12-17422.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17599.11-17599.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17423.12-17423.24" *)
  output RXPHALIGNERR;
  wire RXPHALIGNERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17600.11-17600.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17601.11-17601.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17602.11-17602.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17603.17-17603.28" *)
  input [1:0] RXPLLCLKSEL;
  wire [1:0] RXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17604.11-17604.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17424.12-17424.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17605.11-17605.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17606.11-17606.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17425.12-17425.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17426.12-17426.24" *)
  output RXPRBSLOCKED;
  wire RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17607.17-17607.26" *)
  input [3:0] RXPRBSSEL;
  wire [3:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17427.12-17427.29" *)
  output RXPRGDIVRESETDONE;
  wire RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17608.11-17608.25" *)
  input RXPROGDIVRESET;
  wire RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17609.11-17609.18" *)
  input RXQPIEN;
  wire RXQPIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17428.12-17428.21" *)
  output RXQPISENN;
  wire RXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17429.12-17429.21" *)
  output RXQPISENP;
  wire RXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17610.17-17610.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17430.12-17430.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17611.11-17611.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17431.12-17431.23" *)
  output RXRECCLKOUT;
  wire RXRECCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17432.12-17432.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17612.11-17612.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17433.12-17433.22" *)
  output RXSLIDERDY;
  wire RXSLIDERDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17434.12-17434.22" *)
  output RXSLIPDONE;
  wire RXSLIPDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17613.11-17613.23" *)
  input RXSLIPOUTCLK;
  wire RXSLIPOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17435.12-17435.27" *)
  output RXSLIPOUTCLKRDY;
  wire RXSLIPOUTCLKRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17614.11-17614.20" *)
  input RXSLIPPMA;
  wire RXSLIPPMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17436.12-17436.24" *)
  output RXSLIPPMARDY;
  wire RXSLIPPMARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17437.18-17437.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17438.18-17438.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17615.11-17615.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17439.12-17439.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17616.11-17616.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17617.11-17617.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17440.12-17440.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17618.17-17618.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17619.11-17619.24" *)
  input RXTERMINATION;
  wire RXTERMINATION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17620.11-17620.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17621.11-17621.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17622.11-17622.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17441.12-17441.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17623.11-17623.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17624.18-17624.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17625.17-17625.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17626.11-17626.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17442.18-17442.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17443.12-17443.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17627.11-17627.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17628.11-17628.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17629.11-17629.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17630.18-17630.25" *)
  input [15:0] TXCTRL0;
  wire [15:0] TXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17631.18-17631.25" *)
  input [15:0] TXCTRL1;
  wire [15:0] TXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17632.17-17632.24" *)
  input [7:0] TXCTRL2;
  wire [7:0] TXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17633.19-17633.25" *)
  input [127:0] TXDATA;
  wire [127:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17634.17-17634.33" *)
  input [7:0] TXDATAEXTENDRSVD;
  wire [7:0] TXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17444.12-17444.21" *)
  output TXDCCDONE;
  wire TXDCCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17635.11-17635.26" *)
  input TXDCCFORCESTART;
  wire TXDCCFORCESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17636.11-17636.21" *)
  input TXDCCRESET;
  wire TXDCCRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17637.17-17637.25" *)
  input [1:0] TXDEEMPH;
  wire [1:0] TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17638.11-17638.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17639.17-17639.27" *)
  input [4:0] TXDIFFCTRL;
  wire [4:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17640.11-17640.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17641.11-17641.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17642.11-17642.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17643.11-17643.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17644.11-17644.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17445.12-17445.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17645.11-17645.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17646.11-17646.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17647.17-17647.25" *)
  input [5:0] TXHEADER;
  wire [5:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17648.11-17648.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17649.11-17649.19" *)
  input TXLATCLK;
  wire TXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17650.11-17650.23" *)
  input TXLFPSTRESET;
  wire TXLFPSTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17651.11-17651.25" *)
  input TXLFPSU2LPEXIT;
  wire TXLFPSU2LPEXIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17652.11-17652.23" *)
  input TXLFPSU3WAKE;
  wire TXLFPSU3WAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17653.17-17653.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17654.17-17654.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17655.11-17655.25" *)
  input TXMUXDCDEXHOLD;
  wire TXMUXDCDEXHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17656.11-17656.25" *)
  input TXMUXDCDORWREN;
  wire TXMUXDCDORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17657.11-17657.22" *)
  input TXONESZEROS;
  wire TXONESZEROS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17446.12-17446.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17447.12-17447.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17448.12-17448.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17658.17-17658.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17659.11-17659.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17660.17-17660.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17661.11-17661.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17662.11-17662.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17449.12-17449.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17663.11-17663.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17664.11-17664.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17665.11-17665.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17666.11-17666.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17667.11-17667.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17450.12-17450.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17668.11-17668.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17669.11-17669.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17670.11-17670.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17671.11-17671.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17672.11-17672.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17673.17-17673.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17674.11-17674.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17675.17-17675.28" *)
  input [1:0] TXPLLCLKSEL;
  wire [1:0] TXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17676.11-17676.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17451.12-17451.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17677.11-17677.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17678.17-17678.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17679.11-17679.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17680.17-17680.26" *)
  input [3:0] TXPRBSSEL;
  wire [3:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17681.17-17681.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17452.12-17452.29" *)
  output TXPRGDIVRESETDONE;
  wire TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17682.11-17682.25" *)
  input TXPROGDIVRESET;
  wire TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17683.11-17683.22" *)
  input TXQPIBIASEN;
  wire TXQPIBIASEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17453.12-17453.21" *)
  output TXQPISENN;
  wire TXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17454.12-17454.21" *)
  output TXQPISENP;
  wire TXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17684.11-17684.23" *)
  input TXQPIWEAKPUP;
  wire TXQPIWEAKPUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17685.17-17685.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17455.12-17455.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17686.11-17686.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17456.12-17456.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17687.17-17687.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17688.11-17688.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17689.11-17689.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17457.12-17457.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17690.11-17690.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17691.11-17691.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17458.12-17458.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17692.17-17692.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17693.11-17693.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17694.11-17694.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17695.11-17695.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17698.1-17868.10" *)
module GTHE4_COMMON(DRPDO, DRPRDY, PMARSVDOUT0, PMARSVDOUT1, QPLL0FBCLKLOST, QPLL0LOCK, QPLL0OUTCLK, QPLL0OUTREFCLK, QPLL0REFCLKLOST, QPLL1FBCLKLOST, QPLL1LOCK, QPLL1OUTCLK, QPLL1OUTREFCLK, QPLL1REFCLKLOST, QPLLDMONITOR0, QPLLDMONITOR1, REFCLKOUTMONITOR0, REFCLKOUTMONITOR1, RXRECCLK0SEL, RXRECCLK1SEL, SDM0FINALOUT
, SDM0TESTDATA, SDM1FINALOUT, SDM1TESTDATA, TCONGPO, TCONRSVDOUT0, BGBYPASSB, BGMONITORENB, BGPDB, BGRCALOVRD, BGRCALOVRDENB, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, GTGREFCLK0, GTGREFCLK1, GTNORTHREFCLK00, GTNORTHREFCLK01, GTNORTHREFCLK10, GTNORTHREFCLK11
, GTREFCLK00, GTREFCLK01, GTREFCLK10, GTREFCLK11, GTSOUTHREFCLK00, GTSOUTHREFCLK01, GTSOUTHREFCLK10, GTSOUTHREFCLK11, PCIERATEQPLL0, PCIERATEQPLL1, PMARSVD0, PMARSVD1, QPLL0CLKRSVD0, QPLL0CLKRSVD1, QPLL0FBDIV, QPLL0LOCKDETCLK, QPLL0LOCKEN, QPLL0PD, QPLL0REFCLKSEL, QPLL0RESET, QPLL1CLKRSVD0
, QPLL1CLKRSVD1, QPLL1FBDIV, QPLL1LOCKDETCLK, QPLL1LOCKEN, QPLL1PD, QPLL1REFCLKSEL, QPLL1RESET, QPLLRSVD1, QPLLRSVD2, QPLLRSVD3, QPLLRSVD4, RCALENB, SDM0DATA, SDM0RESET, SDM0TOGGLE, SDM0WIDTH, SDM1DATA, SDM1RESET, SDM1TOGGLE, SDM1WIDTH, TCONGPI
, TCONPOWERUP, TCONRESET, TCONRSVDIN1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17807.11-17807.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17808.11-17808.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17809.11-17809.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17810.17-17810.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17811.11-17811.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17812.18-17812.25" *)
  input [15:0] DRPADDR;
  wire [15:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17813.11-17813.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17814.18-17814.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17781.19-17781.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17815.11-17815.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17782.12-17782.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17816.11-17816.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17817.11-17817.21" *)
  input GTGREFCLK0;
  wire GTGREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17818.11-17818.21" *)
  input GTGREFCLK1;
  wire GTGREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17819.11-17819.26" *)
  input GTNORTHREFCLK00;
  wire GTNORTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17820.11-17820.26" *)
  input GTNORTHREFCLK01;
  wire GTNORTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17821.11-17821.26" *)
  input GTNORTHREFCLK10;
  wire GTNORTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17822.11-17822.26" *)
  input GTNORTHREFCLK11;
  wire GTNORTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17823.11-17823.21" *)
  input GTREFCLK00;
  wire GTREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17824.11-17824.21" *)
  input GTREFCLK01;
  wire GTREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17825.11-17825.21" *)
  input GTREFCLK10;
  wire GTREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17826.11-17826.21" *)
  input GTREFCLK11;
  wire GTREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17827.11-17827.26" *)
  input GTSOUTHREFCLK00;
  wire GTSOUTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17828.11-17828.26" *)
  input GTSOUTHREFCLK01;
  wire GTSOUTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17829.11-17829.26" *)
  input GTSOUTHREFCLK10;
  wire GTSOUTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17830.11-17830.26" *)
  input GTSOUTHREFCLK11;
  wire GTSOUTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17831.17-17831.30" *)
  input [2:0] PCIERATEQPLL0;
  wire [2:0] PCIERATEQPLL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17832.17-17832.30" *)
  input [2:0] PCIERATEQPLL1;
  wire [2:0] PCIERATEQPLL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17833.17-17833.25" *)
  input [7:0] PMARSVD0;
  wire [7:0] PMARSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17834.17-17834.25" *)
  input [7:0] PMARSVD1;
  wire [7:0] PMARSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17783.18-17783.29" *)
  output [7:0] PMARSVDOUT0;
  wire [7:0] PMARSVDOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17784.18-17784.29" *)
  output [7:0] PMARSVDOUT1;
  wire [7:0] PMARSVDOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17835.11-17835.24" *)
  input QPLL0CLKRSVD0;
  wire QPLL0CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17836.11-17836.24" *)
  input QPLL0CLKRSVD1;
  wire QPLL0CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17785.12-17785.26" *)
  output QPLL0FBCLKLOST;
  wire QPLL0FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17837.17-17837.27" *)
  input [7:0] QPLL0FBDIV;
  wire [7:0] QPLL0FBDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17786.12-17786.21" *)
  output QPLL0LOCK;
  wire QPLL0LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17838.11-17838.26" *)
  input QPLL0LOCKDETCLK;
  wire QPLL0LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17839.11-17839.22" *)
  input QPLL0LOCKEN;
  wire QPLL0LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17787.12-17787.23" *)
  output QPLL0OUTCLK;
  wire QPLL0OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17788.12-17788.26" *)
  output QPLL0OUTREFCLK;
  wire QPLL0OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17840.11-17840.18" *)
  input QPLL0PD;
  wire QPLL0PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17789.12-17789.27" *)
  output QPLL0REFCLKLOST;
  wire QPLL0REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17841.17-17841.31" *)
  input [2:0] QPLL0REFCLKSEL;
  wire [2:0] QPLL0REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17842.11-17842.21" *)
  input QPLL0RESET;
  wire QPLL0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17843.11-17843.24" *)
  input QPLL1CLKRSVD0;
  wire QPLL1CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17844.11-17844.24" *)
  input QPLL1CLKRSVD1;
  wire QPLL1CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17790.12-17790.26" *)
  output QPLL1FBCLKLOST;
  wire QPLL1FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17845.17-17845.27" *)
  input [7:0] QPLL1FBDIV;
  wire [7:0] QPLL1FBDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17791.12-17791.21" *)
  output QPLL1LOCK;
  wire QPLL1LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17846.11-17846.26" *)
  input QPLL1LOCKDETCLK;
  wire QPLL1LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17847.11-17847.22" *)
  input QPLL1LOCKEN;
  wire QPLL1LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17792.12-17792.23" *)
  output QPLL1OUTCLK;
  wire QPLL1OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17793.12-17793.26" *)
  output QPLL1OUTREFCLK;
  wire QPLL1OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17848.11-17848.18" *)
  input QPLL1PD;
  wire QPLL1PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17794.12-17794.27" *)
  output QPLL1REFCLKLOST;
  wire QPLL1REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17849.17-17849.31" *)
  input [2:0] QPLL1REFCLKSEL;
  wire [2:0] QPLL1REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17850.11-17850.21" *)
  input QPLL1RESET;
  wire QPLL1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17795.18-17795.31" *)
  output [7:0] QPLLDMONITOR0;
  wire [7:0] QPLLDMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17796.18-17796.31" *)
  output [7:0] QPLLDMONITOR1;
  wire [7:0] QPLLDMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17851.17-17851.26" *)
  input [7:0] QPLLRSVD1;
  wire [7:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17852.17-17852.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17853.17-17853.26" *)
  input [4:0] QPLLRSVD3;
  wire [4:0] QPLLRSVD3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17854.17-17854.26" *)
  input [7:0] QPLLRSVD4;
  wire [7:0] QPLLRSVD4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17855.11-17855.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17797.12-17797.29" *)
  output REFCLKOUTMONITOR0;
  wire REFCLKOUTMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17798.12-17798.29" *)
  output REFCLKOUTMONITOR1;
  wire REFCLKOUTMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17799.18-17799.30" *)
  output [1:0] RXRECCLK0SEL;
  wire [1:0] RXRECCLK0SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17800.18-17800.30" *)
  output [1:0] RXRECCLK1SEL;
  wire [1:0] RXRECCLK1SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17856.18-17856.26" *)
  input [24:0] SDM0DATA;
  wire [24:0] SDM0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17801.18-17801.30" *)
  output [3:0] SDM0FINALOUT;
  wire [3:0] SDM0FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17857.11-17857.20" *)
  input SDM0RESET;
  wire SDM0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17802.19-17802.31" *)
  output [14:0] SDM0TESTDATA;
  wire [14:0] SDM0TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17858.11-17858.21" *)
  input SDM0TOGGLE;
  wire SDM0TOGGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17859.17-17859.26" *)
  input [1:0] SDM0WIDTH;
  wire [1:0] SDM0WIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17860.18-17860.26" *)
  input [24:0] SDM1DATA;
  wire [24:0] SDM1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17803.18-17803.30" *)
  output [3:0] SDM1FINALOUT;
  wire [3:0] SDM1FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17861.11-17861.20" *)
  input SDM1RESET;
  wire SDM1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17804.19-17804.31" *)
  output [14:0] SDM1TESTDATA;
  wire [14:0] SDM1TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17862.11-17862.21" *)
  input SDM1TOGGLE;
  wire SDM1TOGGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17863.17-17863.26" *)
  input [1:0] SDM1WIDTH;
  wire [1:0] SDM1WIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17864.17-17864.24" *)
  input [9:0] TCONGPI;
  wire [9:0] TCONGPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17805.18-17805.25" *)
  output [9:0] TCONGPO;
  wire [9:0] TCONGPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17865.11-17865.22" *)
  input TCONPOWERUP;
  wire TCONPOWERUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17866.17-17866.26" *)
  input [1:0] TCONRESET;
  wire [1:0] TCONRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17867.17-17867.28" *)
  input [1:0] TCONRSVDIN1;
  wire [1:0] TCONRSVDIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17806.12-17806.24" *)
  output TCONRSVDOUT0;
  wire TCONRSVDOUT0;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18928.1-19573.10" *)
module GTM_DUAL(CH0_AXISTDATA, CH0_AXISTLAST, CH0_AXISTVALID, CH0_DMONITOROUT, CH0_DMONITOROUTCLK, CH0_GTMTXN, CH0_GTMTXP, CH0_PCSRSVDOUT, CH0_PMARSVDOUT, CH0_RESETEXCEPTION, CH0_RXBUFSTATUS, CH0_RXDATA, CH0_RXDATAFLAGS, CH0_RXDATAISAM, CH0_RXDATASTART, CH0_RXOUTCLK, CH0_RXPMARESETDONE, CH0_RXPRBSERR, CH0_RXPRBSLOCKED, CH0_RXPRGDIVRESETDONE, CH0_RXPROGDIVCLK
, CH0_RXRESETDONE, CH0_TXBUFSTATUS, CH0_TXOUTCLK, CH0_TXPMARESETDONE, CH0_TXPRGDIVRESETDONE, CH0_TXPROGDIVCLK, CH0_TXRESETDONE, CH1_AXISTDATA, CH1_AXISTLAST, CH1_AXISTVALID, CH1_DMONITOROUT, CH1_DMONITOROUTCLK, CH1_GTMTXN, CH1_GTMTXP, CH1_PCSRSVDOUT, CH1_PMARSVDOUT, CH1_RESETEXCEPTION, CH1_RXBUFSTATUS, CH1_RXDATA, CH1_RXDATAFLAGS, CH1_RXDATAISAM
, CH1_RXDATASTART, CH1_RXOUTCLK, CH1_RXPMARESETDONE, CH1_RXPRBSERR, CH1_RXPRBSLOCKED, CH1_RXPRGDIVRESETDONE, CH1_RXPROGDIVCLK, CH1_RXRESETDONE, CH1_TXBUFSTATUS, CH1_TXOUTCLK, CH1_TXPMARESETDONE, CH1_TXPRGDIVRESETDONE, CH1_TXPROGDIVCLK, CH1_TXRESETDONE, CLKTESTSIG2PAD, DMONITOROUTPLLCLK, DRPDO, DRPRDY, FECRX0ALIGNED, FECRX0CORRCWINC, FECRX0CWINC
, FECRX0UNCORRCWINC, FECRX1ALIGNED, FECRX1CORRCWINC, FECRX1CWINC, FECRX1UNCORRCWINC, FECRXLN0BITERR0TO1INC, FECRXLN0BITERR1TO0INC, FECRXLN0DLY, FECRXLN0ERRCNTINC, FECRXLN0MAPPING, FECRXLN1BITERR0TO1INC, FECRXLN1BITERR1TO0INC, FECRXLN1DLY, FECRXLN1ERRCNTINC, FECRXLN1MAPPING, FECRXLN2BITERR0TO1INC, FECRXLN2BITERR1TO0INC, FECRXLN2DLY, FECRXLN2ERRCNTINC, FECRXLN2MAPPING, FECRXLN3BITERR0TO1INC
, FECRXLN3BITERR1TO0INC, FECRXLN3DLY, FECRXLN3ERRCNTINC, FECRXLN3MAPPING, FECTRXLN0LOCK, FECTRXLN1LOCK, FECTRXLN2LOCK, FECTRXLN3LOCK, GTPOWERGOOD, PLLFBCLKLOST, PLLLOCK, PLLREFCLKLOST, PLLREFCLKMONITOR, PLLRESETDONE, PLLRSVDOUT, RCALCMP, RCALOUT, RXRECCLK0, RXRECCLK1, BGBYPASSB, BGMONITORENB
, BGPDB, BGRCALOVRD, BGRCALOVRDENB, CH0_AXISEN, CH0_AXISRST, CH0_AXISTRDY, CH0_CFGRESET, CH0_DMONFIFORESET, CH0_DMONITORCLK, CH0_GTMRXN, CH0_GTMRXP, CH0_GTRXRESET, CH0_GTTXRESET, CH0_LOOPBACK, CH0_PCSRSVDIN, CH0_PMARSVDIN, CH0_RESETOVRD, CH0_RXADAPTRESET, CH0_RXADCCALRESET, CH0_RXADCCLKGENRESET, CH0_RXBUFRESET
, CH0_RXCDRFREQOS, CH0_RXCDRFRRESET, CH0_RXCDRHOLD, CH0_RXCDRINCPCTRL, CH0_RXCDROVRDEN, CH0_RXCDRPHRESET, CH0_RXDFERESET, CH0_RXDSPRESET, CH0_RXEQTRAINING, CH0_RXEYESCANRESET, CH0_RXFECRESET, CH0_RXOUTCLKSEL, CH0_RXPCSRESET, CH0_RXPCSRESETMASK, CH0_RXPMARESET, CH0_RXPMARESETMASK, CH0_RXPOLARITY, CH0_RXPRBSCNTSTOP, CH0_RXPRBSCSCNTRST, CH0_RXPRBSPTN, CH0_RXPROGDIVRESET
, CH0_RXQPRBSEN, CH0_RXRESETMODE, CH0_RXSPCSEQADV, CH0_RXUSRCLK, CH0_RXUSRCLK2, CH0_RXUSRRDY, CH0_RXUSRSTART, CH0_RXUSRSTOP, CH0_TXCKALRESET, CH0_TXCTLFIRDAT, CH0_TXDATA, CH0_TXDATASTART, CH0_TXDRVAMP, CH0_TXEMPMAIN, CH0_TXEMPPOST, CH0_TXEMPPRE, CH0_TXEMPPRE2, CH0_TXFECRESET, CH0_TXINHIBIT, CH0_TXMUXDCDEXHOLD, CH0_TXMUXDCDORWREN
, CH0_TXOUTCLKSEL, CH0_TXPCSRESET, CH0_TXPCSRESETMASK, CH0_TXPMARESET, CH0_TXPMARESETMASK, CH0_TXPOLARITY, CH0_TXPRBSINERR, CH0_TXPRBSPTN, CH0_TXPROGDIVRESET, CH0_TXQPRBSEN, CH0_TXRESETMODE, CH0_TXSPCSEQADV, CH0_TXUSRCLK, CH0_TXUSRCLK2, CH0_TXUSRRDY, CH1_AXISEN, CH1_AXISRST, CH1_AXISTRDY, CH1_CFGRESET, CH1_DMONFIFORESET, CH1_DMONITORCLK
, CH1_GTMRXN, CH1_GTMRXP, CH1_GTRXRESET, CH1_GTTXRESET, CH1_LOOPBACK, CH1_PCSRSVDIN, CH1_PMARSVDIN, CH1_RESETOVRD, CH1_RXADAPTRESET, CH1_RXADCCALRESET, CH1_RXADCCLKGENRESET, CH1_RXBUFRESET, CH1_RXCDRFREQOS, CH1_RXCDRFRRESET, CH1_RXCDRHOLD, CH1_RXCDRINCPCTRL, CH1_RXCDROVRDEN, CH1_RXCDRPHRESET, CH1_RXDFERESET, CH1_RXDSPRESET, CH1_RXEQTRAINING
, CH1_RXEYESCANRESET, CH1_RXFECRESET, CH1_RXOUTCLKSEL, CH1_RXPCSRESET, CH1_RXPCSRESETMASK, CH1_RXPMARESET, CH1_RXPMARESETMASK, CH1_RXPOLARITY, CH1_RXPRBSCNTSTOP, CH1_RXPRBSCSCNTRST, CH1_RXPRBSPTN, CH1_RXPROGDIVRESET, CH1_RXQPRBSEN, CH1_RXRESETMODE, CH1_RXSPCSEQADV, CH1_RXUSRCLK, CH1_RXUSRCLK2, CH1_RXUSRRDY, CH1_RXUSRSTART, CH1_RXUSRSTOP, CH1_TXCKALRESET
, CH1_TXCTLFIRDAT, CH1_TXDATA, CH1_TXDATASTART, CH1_TXDRVAMP, CH1_TXEMPMAIN, CH1_TXEMPPOST, CH1_TXEMPPRE, CH1_TXEMPPRE2, CH1_TXFECRESET, CH1_TXINHIBIT, CH1_TXMUXDCDEXHOLD, CH1_TXMUXDCDORWREN, CH1_TXOUTCLKSEL, CH1_TXPCSRESET, CH1_TXPCSRESETMASK, CH1_TXPMARESET, CH1_TXPMARESETMASK, CH1_TXPOLARITY, CH1_TXPRBSINERR, CH1_TXPRBSPTN, CH1_TXPROGDIVRESET
, CH1_TXQPRBSEN, CH1_TXRESETMODE, CH1_TXSPCSEQADV, CH1_TXUSRCLK, CH1_TXUSRCLK2, CH1_TXUSRRDY, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPRST, DRPWE, FECCTRLRX0BITSLIPFS, FECCTRLRX1BITSLIPFS, GTGREFCLK2PLL, GTNORTHREFCLK, GTREFCLK, GTSOUTHREFCLK, PLLFBDIV, PLLMONCLK, PLLPD
, PLLREFCLKSEL, PLLRESET, PLLRESETBYPASSMODE, PLLRESETMASK, PLLRSVDIN, RCALENB, SDMDATA, SDMTOGGLE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19395.11-19395.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19396.11-19396.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19397.11-19397.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19398.17-19398.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19399.11-19399.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19400.11-19400.21" *)
  input CH0_AXISEN;
  wire CH0_AXISEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19401.11-19401.22" *)
  input CH0_AXISRST;
  wire CH0_AXISRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19292.19-19292.32" *)
  output [27:0] CH0_AXISTDATA;
  wire [27:0] CH0_AXISTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19293.12-19293.25" *)
  output CH0_AXISTLAST;
  wire CH0_AXISTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19402.11-19402.23" *)
  input CH0_AXISTRDY;
  wire CH0_AXISTRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19294.12-19294.26" *)
  output CH0_AXISTVALID;
  wire CH0_AXISTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19403.11-19403.23" *)
  input CH0_CFGRESET;
  wire CH0_CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19404.11-19404.28" *)
  input CH0_DMONFIFORESET;
  wire CH0_DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19405.11-19405.26" *)
  input CH0_DMONITORCLK;
  wire CH0_DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19295.19-19295.34" *)
  output [31:0] CH0_DMONITOROUT;
  wire [31:0] CH0_DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19296.12-19296.30" *)
  output CH0_DMONITOROUTCLK;
  wire CH0_DMONITOROUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19406.11-19406.21" *)
  input CH0_GTMRXN;
  wire CH0_GTMRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19407.11-19407.21" *)
  input CH0_GTMRXP;
  wire CH0_GTMRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19297.12-19297.22" *)
  output CH0_GTMTXN;
  wire CH0_GTMTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19298.12-19298.22" *)
  output CH0_GTMTXP;
  wire CH0_GTMTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19408.11-19408.24" *)
  input CH0_GTRXRESET;
  wire CH0_GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19409.11-19409.24" *)
  input CH0_GTTXRESET;
  wire CH0_GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19410.17-19410.29" *)
  input [2:0] CH0_LOOPBACK;
  wire [2:0] CH0_LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19411.18-19411.31" *)
  input [15:0] CH0_PCSRSVDIN;
  wire [15:0] CH0_PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19299.19-19299.33" *)
  output [15:0] CH0_PCSRSVDOUT;
  wire [15:0] CH0_PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19412.18-19412.31" *)
  input [15:0] CH0_PMARSVDIN;
  wire [15:0] CH0_PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19300.19-19300.33" *)
  output [15:0] CH0_PMARSVDOUT;
  wire [15:0] CH0_PMARSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19301.12-19301.30" *)
  output CH0_RESETEXCEPTION;
  wire CH0_RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19413.11-19413.24" *)
  input CH0_RESETOVRD;
  wire CH0_RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19414.11-19414.27" *)
  input CH0_RXADAPTRESET;
  wire CH0_RXADAPTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19415.11-19415.28" *)
  input CH0_RXADCCALRESET;
  wire CH0_RXADCCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19416.11-19416.31" *)
  input CH0_RXADCCLKGENRESET;
  wire CH0_RXADCCLKGENRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19417.11-19417.25" *)
  input CH0_RXBUFRESET;
  wire CH0_RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19302.18-19302.33" *)
  output [2:0] CH0_RXBUFSTATUS;
  wire [2:0] CH0_RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19418.11-19418.26" *)
  input CH0_RXCDRFREQOS;
  wire CH0_RXCDRFREQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19419.11-19419.27" *)
  input CH0_RXCDRFRRESET;
  wire CH0_RXCDRFRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19420.11-19420.24" *)
  input CH0_RXCDRHOLD;
  wire CH0_RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19421.11-19421.28" *)
  input CH0_RXCDRINCPCTRL;
  wire CH0_RXCDRINCPCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19422.11-19422.26" *)
  input CH0_RXCDROVRDEN;
  wire CH0_RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19423.11-19423.27" *)
  input CH0_RXCDRPHRESET;
  wire CH0_RXCDRPHRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19303.20-19303.30" *)
  output [255:0] CH0_RXDATA;
  wire [255:0] CH0_RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19304.18-19304.33" *)
  output [3:0] CH0_RXDATAFLAGS;
  wire [3:0] CH0_RXDATAFLAGS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19305.12-19305.26" *)
  output CH0_RXDATAISAM;
  wire CH0_RXDATAISAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19306.12-19306.27" *)
  output CH0_RXDATASTART;
  wire CH0_RXDATASTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19424.11-19424.25" *)
  input CH0_RXDFERESET;
  wire CH0_RXDFERESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19425.11-19425.25" *)
  input CH0_RXDSPRESET;
  wire CH0_RXDSPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19426.11-19426.27" *)
  input CH0_RXEQTRAINING;
  wire CH0_RXEQTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19427.11-19427.29" *)
  input CH0_RXEYESCANRESET;
  wire CH0_RXEYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19428.11-19428.25" *)
  input CH0_RXFECRESET;
  wire CH0_RXFECRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19307.12-19307.24" *)
  output CH0_RXOUTCLK;
  wire CH0_RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19429.17-19429.32" *)
  input [2:0] CH0_RXOUTCLKSEL;
  wire [2:0] CH0_RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19430.11-19430.25" *)
  input CH0_RXPCSRESET;
  wire CH0_RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19431.17-19431.35" *)
  input [3:0] CH0_RXPCSRESETMASK;
  wire [3:0] CH0_RXPCSRESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19432.11-19432.25" *)
  input CH0_RXPMARESET;
  wire CH0_RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19308.12-19308.30" *)
  output CH0_RXPMARESETDONE;
  wire CH0_RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19433.17-19433.35" *)
  input [7:0] CH0_RXPMARESETMASK;
  wire [7:0] CH0_RXPMARESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19434.11-19434.25" *)
  input CH0_RXPOLARITY;
  wire CH0_RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19435.11-19435.28" *)
  input CH0_RXPRBSCNTSTOP;
  wire CH0_RXPRBSCNTSTOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19436.11-19436.29" *)
  input CH0_RXPRBSCSCNTRST;
  wire CH0_RXPRBSCSCNTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19309.12-19309.25" *)
  output CH0_RXPRBSERR;
  wire CH0_RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19310.12-19310.28" *)
  output CH0_RXPRBSLOCKED;
  wire CH0_RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19437.17-19437.30" *)
  input [3:0] CH0_RXPRBSPTN;
  wire [3:0] CH0_RXPRBSPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19311.12-19311.33" *)
  output CH0_RXPRGDIVRESETDONE;
  wire CH0_RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19312.12-19312.28" *)
  output CH0_RXPROGDIVCLK;
  wire CH0_RXPROGDIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19438.11-19438.29" *)
  input CH0_RXPROGDIVRESET;
  wire CH0_RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19439.11-19439.24" *)
  input CH0_RXQPRBSEN;
  wire CH0_RXQPRBSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19313.12-19313.27" *)
  output CH0_RXRESETDONE;
  wire CH0_RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19440.17-19440.32" *)
  input [1:0] CH0_RXRESETMODE;
  wire [1:0] CH0_RXRESETMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19441.11-19441.26" *)
  input CH0_RXSPCSEQADV;
  wire CH0_RXSPCSEQADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19442.11-19442.23" *)
  input CH0_RXUSRCLK;
  wire CH0_RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19443.11-19443.24" *)
  input CH0_RXUSRCLK2;
  wire CH0_RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19444.11-19444.23" *)
  input CH0_RXUSRRDY;
  wire CH0_RXUSRRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19445.11-19445.25" *)
  input CH0_RXUSRSTART;
  wire CH0_RXUSRSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19446.11-19446.24" *)
  input CH0_RXUSRSTOP;
  wire CH0_RXUSRSTOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19314.18-19314.33" *)
  output [1:0] CH0_TXBUFSTATUS;
  wire [1:0] CH0_TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19447.11-19447.26" *)
  input CH0_TXCKALRESET;
  wire CH0_TXCKALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19448.17-19448.32" *)
  input [5:0] CH0_TXCTLFIRDAT;
  wire [5:0] CH0_TXCTLFIRDAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19449.19-19449.29" *)
  input [255:0] CH0_TXDATA;
  wire [255:0] CH0_TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19450.11-19450.26" *)
  input CH0_TXDATASTART;
  wire CH0_TXDATASTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19451.17-19451.29" *)
  input [4:0] CH0_TXDRVAMP;
  wire [4:0] CH0_TXDRVAMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19452.17-19452.30" *)
  input [5:0] CH0_TXEMPMAIN;
  wire [5:0] CH0_TXEMPMAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19453.17-19453.30" *)
  input [4:0] CH0_TXEMPPOST;
  wire [4:0] CH0_TXEMPPOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19454.17-19454.29" *)
  input [4:0] CH0_TXEMPPRE;
  wire [4:0] CH0_TXEMPPRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19455.17-19455.30" *)
  input [3:0] CH0_TXEMPPRE2;
  wire [3:0] CH0_TXEMPPRE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19456.11-19456.25" *)
  input CH0_TXFECRESET;
  wire CH0_TXFECRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19457.11-19457.24" *)
  input CH0_TXINHIBIT;
  wire CH0_TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19458.11-19458.29" *)
  input CH0_TXMUXDCDEXHOLD;
  wire CH0_TXMUXDCDEXHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19459.11-19459.29" *)
  input CH0_TXMUXDCDORWREN;
  wire CH0_TXMUXDCDORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19315.12-19315.24" *)
  output CH0_TXOUTCLK;
  wire CH0_TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19460.17-19460.32" *)
  input [2:0] CH0_TXOUTCLKSEL;
  wire [2:0] CH0_TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19461.11-19461.25" *)
  input CH0_TXPCSRESET;
  wire CH0_TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19462.17-19462.35" *)
  input [1:0] CH0_TXPCSRESETMASK;
  wire [1:0] CH0_TXPCSRESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19463.11-19463.25" *)
  input CH0_TXPMARESET;
  wire CH0_TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19316.12-19316.30" *)
  output CH0_TXPMARESETDONE;
  wire CH0_TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19464.17-19464.35" *)
  input [1:0] CH0_TXPMARESETMASK;
  wire [1:0] CH0_TXPMARESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19465.11-19465.25" *)
  input CH0_TXPOLARITY;
  wire CH0_TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19466.11-19466.26" *)
  input CH0_TXPRBSINERR;
  wire CH0_TXPRBSINERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19467.17-19467.30" *)
  input [3:0] CH0_TXPRBSPTN;
  wire [3:0] CH0_TXPRBSPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19317.12-19317.33" *)
  output CH0_TXPRGDIVRESETDONE;
  wire CH0_TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19318.12-19318.28" *)
  output CH0_TXPROGDIVCLK;
  wire CH0_TXPROGDIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19468.11-19468.29" *)
  input CH0_TXPROGDIVRESET;
  wire CH0_TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19469.11-19469.24" *)
  input CH0_TXQPRBSEN;
  wire CH0_TXQPRBSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19319.12-19319.27" *)
  output CH0_TXRESETDONE;
  wire CH0_TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19470.17-19470.32" *)
  input [1:0] CH0_TXRESETMODE;
  wire [1:0] CH0_TXRESETMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19471.11-19471.26" *)
  input CH0_TXSPCSEQADV;
  wire CH0_TXSPCSEQADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19472.11-19472.23" *)
  input CH0_TXUSRCLK;
  wire CH0_TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19473.11-19473.24" *)
  input CH0_TXUSRCLK2;
  wire CH0_TXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19474.11-19474.23" *)
  input CH0_TXUSRRDY;
  wire CH0_TXUSRRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19475.11-19475.21" *)
  input CH1_AXISEN;
  wire CH1_AXISEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19476.11-19476.22" *)
  input CH1_AXISRST;
  wire CH1_AXISRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19320.19-19320.32" *)
  output [27:0] CH1_AXISTDATA;
  wire [27:0] CH1_AXISTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19321.12-19321.25" *)
  output CH1_AXISTLAST;
  wire CH1_AXISTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19477.11-19477.23" *)
  input CH1_AXISTRDY;
  wire CH1_AXISTRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19322.12-19322.26" *)
  output CH1_AXISTVALID;
  wire CH1_AXISTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19478.11-19478.23" *)
  input CH1_CFGRESET;
  wire CH1_CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19479.11-19479.28" *)
  input CH1_DMONFIFORESET;
  wire CH1_DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19480.11-19480.26" *)
  input CH1_DMONITORCLK;
  wire CH1_DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19323.19-19323.34" *)
  output [31:0] CH1_DMONITOROUT;
  wire [31:0] CH1_DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19324.12-19324.30" *)
  output CH1_DMONITOROUTCLK;
  wire CH1_DMONITOROUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19481.11-19481.21" *)
  input CH1_GTMRXN;
  wire CH1_GTMRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19482.11-19482.21" *)
  input CH1_GTMRXP;
  wire CH1_GTMRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19325.12-19325.22" *)
  output CH1_GTMTXN;
  wire CH1_GTMTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19326.12-19326.22" *)
  output CH1_GTMTXP;
  wire CH1_GTMTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19483.11-19483.24" *)
  input CH1_GTRXRESET;
  wire CH1_GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19484.11-19484.24" *)
  input CH1_GTTXRESET;
  wire CH1_GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19485.17-19485.29" *)
  input [2:0] CH1_LOOPBACK;
  wire [2:0] CH1_LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19486.18-19486.31" *)
  input [15:0] CH1_PCSRSVDIN;
  wire [15:0] CH1_PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19327.19-19327.33" *)
  output [15:0] CH1_PCSRSVDOUT;
  wire [15:0] CH1_PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19487.18-19487.31" *)
  input [15:0] CH1_PMARSVDIN;
  wire [15:0] CH1_PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19328.19-19328.33" *)
  output [15:0] CH1_PMARSVDOUT;
  wire [15:0] CH1_PMARSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19329.12-19329.30" *)
  output CH1_RESETEXCEPTION;
  wire CH1_RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19488.11-19488.24" *)
  input CH1_RESETOVRD;
  wire CH1_RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19489.11-19489.27" *)
  input CH1_RXADAPTRESET;
  wire CH1_RXADAPTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19490.11-19490.28" *)
  input CH1_RXADCCALRESET;
  wire CH1_RXADCCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19491.11-19491.31" *)
  input CH1_RXADCCLKGENRESET;
  wire CH1_RXADCCLKGENRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19492.11-19492.25" *)
  input CH1_RXBUFRESET;
  wire CH1_RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19330.18-19330.33" *)
  output [2:0] CH1_RXBUFSTATUS;
  wire [2:0] CH1_RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19493.11-19493.26" *)
  input CH1_RXCDRFREQOS;
  wire CH1_RXCDRFREQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19494.11-19494.27" *)
  input CH1_RXCDRFRRESET;
  wire CH1_RXCDRFRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19495.11-19495.24" *)
  input CH1_RXCDRHOLD;
  wire CH1_RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19496.11-19496.28" *)
  input CH1_RXCDRINCPCTRL;
  wire CH1_RXCDRINCPCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19497.11-19497.26" *)
  input CH1_RXCDROVRDEN;
  wire CH1_RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19498.11-19498.27" *)
  input CH1_RXCDRPHRESET;
  wire CH1_RXCDRPHRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19331.20-19331.30" *)
  output [255:0] CH1_RXDATA;
  wire [255:0] CH1_RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19332.18-19332.33" *)
  output [3:0] CH1_RXDATAFLAGS;
  wire [3:0] CH1_RXDATAFLAGS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19333.12-19333.26" *)
  output CH1_RXDATAISAM;
  wire CH1_RXDATAISAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19334.12-19334.27" *)
  output CH1_RXDATASTART;
  wire CH1_RXDATASTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19499.11-19499.25" *)
  input CH1_RXDFERESET;
  wire CH1_RXDFERESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19500.11-19500.25" *)
  input CH1_RXDSPRESET;
  wire CH1_RXDSPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19501.11-19501.27" *)
  input CH1_RXEQTRAINING;
  wire CH1_RXEQTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19502.11-19502.29" *)
  input CH1_RXEYESCANRESET;
  wire CH1_RXEYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19503.11-19503.25" *)
  input CH1_RXFECRESET;
  wire CH1_RXFECRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19335.12-19335.24" *)
  output CH1_RXOUTCLK;
  wire CH1_RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19504.17-19504.32" *)
  input [2:0] CH1_RXOUTCLKSEL;
  wire [2:0] CH1_RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19505.11-19505.25" *)
  input CH1_RXPCSRESET;
  wire CH1_RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19506.17-19506.35" *)
  input [3:0] CH1_RXPCSRESETMASK;
  wire [3:0] CH1_RXPCSRESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19507.11-19507.25" *)
  input CH1_RXPMARESET;
  wire CH1_RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19336.12-19336.30" *)
  output CH1_RXPMARESETDONE;
  wire CH1_RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19508.17-19508.35" *)
  input [7:0] CH1_RXPMARESETMASK;
  wire [7:0] CH1_RXPMARESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19509.11-19509.25" *)
  input CH1_RXPOLARITY;
  wire CH1_RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19510.11-19510.28" *)
  input CH1_RXPRBSCNTSTOP;
  wire CH1_RXPRBSCNTSTOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19511.11-19511.29" *)
  input CH1_RXPRBSCSCNTRST;
  wire CH1_RXPRBSCSCNTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19337.12-19337.25" *)
  output CH1_RXPRBSERR;
  wire CH1_RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19338.12-19338.28" *)
  output CH1_RXPRBSLOCKED;
  wire CH1_RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19512.17-19512.30" *)
  input [3:0] CH1_RXPRBSPTN;
  wire [3:0] CH1_RXPRBSPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19339.12-19339.33" *)
  output CH1_RXPRGDIVRESETDONE;
  wire CH1_RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19340.12-19340.28" *)
  output CH1_RXPROGDIVCLK;
  wire CH1_RXPROGDIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19513.11-19513.29" *)
  input CH1_RXPROGDIVRESET;
  wire CH1_RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19514.11-19514.24" *)
  input CH1_RXQPRBSEN;
  wire CH1_RXQPRBSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19341.12-19341.27" *)
  output CH1_RXRESETDONE;
  wire CH1_RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19515.17-19515.32" *)
  input [1:0] CH1_RXRESETMODE;
  wire [1:0] CH1_RXRESETMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19516.11-19516.26" *)
  input CH1_RXSPCSEQADV;
  wire CH1_RXSPCSEQADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19517.11-19517.23" *)
  input CH1_RXUSRCLK;
  wire CH1_RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19518.11-19518.24" *)
  input CH1_RXUSRCLK2;
  wire CH1_RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19519.11-19519.23" *)
  input CH1_RXUSRRDY;
  wire CH1_RXUSRRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19520.11-19520.25" *)
  input CH1_RXUSRSTART;
  wire CH1_RXUSRSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19521.11-19521.24" *)
  input CH1_RXUSRSTOP;
  wire CH1_RXUSRSTOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19342.18-19342.33" *)
  output [1:0] CH1_TXBUFSTATUS;
  wire [1:0] CH1_TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19522.11-19522.26" *)
  input CH1_TXCKALRESET;
  wire CH1_TXCKALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19523.17-19523.32" *)
  input [5:0] CH1_TXCTLFIRDAT;
  wire [5:0] CH1_TXCTLFIRDAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19524.19-19524.29" *)
  input [255:0] CH1_TXDATA;
  wire [255:0] CH1_TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19525.11-19525.26" *)
  input CH1_TXDATASTART;
  wire CH1_TXDATASTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19526.17-19526.29" *)
  input [4:0] CH1_TXDRVAMP;
  wire [4:0] CH1_TXDRVAMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19527.17-19527.30" *)
  input [5:0] CH1_TXEMPMAIN;
  wire [5:0] CH1_TXEMPMAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19528.17-19528.30" *)
  input [4:0] CH1_TXEMPPOST;
  wire [4:0] CH1_TXEMPPOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19529.17-19529.29" *)
  input [4:0] CH1_TXEMPPRE;
  wire [4:0] CH1_TXEMPPRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19530.17-19530.30" *)
  input [3:0] CH1_TXEMPPRE2;
  wire [3:0] CH1_TXEMPPRE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19531.11-19531.25" *)
  input CH1_TXFECRESET;
  wire CH1_TXFECRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19532.11-19532.24" *)
  input CH1_TXINHIBIT;
  wire CH1_TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19533.11-19533.29" *)
  input CH1_TXMUXDCDEXHOLD;
  wire CH1_TXMUXDCDEXHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19534.11-19534.29" *)
  input CH1_TXMUXDCDORWREN;
  wire CH1_TXMUXDCDORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19343.12-19343.24" *)
  output CH1_TXOUTCLK;
  wire CH1_TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19535.17-19535.32" *)
  input [2:0] CH1_TXOUTCLKSEL;
  wire [2:0] CH1_TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19536.11-19536.25" *)
  input CH1_TXPCSRESET;
  wire CH1_TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19537.17-19537.35" *)
  input [1:0] CH1_TXPCSRESETMASK;
  wire [1:0] CH1_TXPCSRESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19538.11-19538.25" *)
  input CH1_TXPMARESET;
  wire CH1_TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19344.12-19344.30" *)
  output CH1_TXPMARESETDONE;
  wire CH1_TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19539.17-19539.35" *)
  input [1:0] CH1_TXPMARESETMASK;
  wire [1:0] CH1_TXPMARESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19540.11-19540.25" *)
  input CH1_TXPOLARITY;
  wire CH1_TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19541.11-19541.26" *)
  input CH1_TXPRBSINERR;
  wire CH1_TXPRBSINERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19542.17-19542.30" *)
  input [3:0] CH1_TXPRBSPTN;
  wire [3:0] CH1_TXPRBSPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19345.12-19345.33" *)
  output CH1_TXPRGDIVRESETDONE;
  wire CH1_TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19346.12-19346.28" *)
  output CH1_TXPROGDIVCLK;
  wire CH1_TXPROGDIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19543.11-19543.29" *)
  input CH1_TXPROGDIVRESET;
  wire CH1_TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19544.11-19544.24" *)
  input CH1_TXQPRBSEN;
  wire CH1_TXQPRBSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19347.12-19347.27" *)
  output CH1_TXRESETDONE;
  wire CH1_TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19545.17-19545.32" *)
  input [1:0] CH1_TXRESETMODE;
  wire [1:0] CH1_TXRESETMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19546.11-19546.26" *)
  input CH1_TXSPCSEQADV;
  wire CH1_TXSPCSEQADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19547.11-19547.23" *)
  input CH1_TXUSRCLK;
  wire CH1_TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19548.11-19548.24" *)
  input CH1_TXUSRCLK2;
  wire CH1_TXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19549.11-19549.23" *)
  input CH1_TXUSRRDY;
  wire CH1_TXUSRRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19348.12-19348.26" *)
  output CLKTESTSIG2PAD;
  wire CLKTESTSIG2PAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19349.12-19349.29" *)
  output DMONITOROUTPLLCLK;
  wire DMONITOROUTPLLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19550.18-19550.25" *)
  input [10:0] DRPADDR;
  wire [10:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19551.11-19551.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19552.18-19552.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19350.19-19350.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19553.11-19553.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19351.12-19351.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19554.11-19554.17" *)
  input DRPRST;
  wire DRPRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19555.11-19555.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19556.11-19556.30" *)
  input FECCTRLRX0BITSLIPFS;
  wire FECCTRLRX0BITSLIPFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19557.11-19557.30" *)
  input FECCTRLRX1BITSLIPFS;
  wire FECCTRLRX1BITSLIPFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19352.12-19352.25" *)
  output FECRX0ALIGNED;
  wire FECRX0ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19353.12-19353.27" *)
  output FECRX0CORRCWINC;
  wire FECRX0CORRCWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19354.12-19354.23" *)
  output FECRX0CWINC;
  wire FECRX0CWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19355.12-19355.29" *)
  output FECRX0UNCORRCWINC;
  wire FECRX0UNCORRCWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19356.12-19356.25" *)
  output FECRX1ALIGNED;
  wire FECRX1ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19357.12-19357.27" *)
  output FECRX1CORRCWINC;
  wire FECRX1CORRCWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19358.12-19358.23" *)
  output FECRX1CWINC;
  wire FECRX1CWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19359.12-19359.29" *)
  output FECRX1UNCORRCWINC;
  wire FECRX1UNCORRCWINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19360.18-19360.39" *)
  output [7:0] FECRXLN0BITERR0TO1INC;
  wire [7:0] FECRXLN0BITERR0TO1INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19361.18-19361.39" *)
  output [7:0] FECRXLN0BITERR1TO0INC;
  wire [7:0] FECRXLN0BITERR1TO0INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19362.19-19362.30" *)
  output [14:0] FECRXLN0DLY;
  wire [14:0] FECRXLN0DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19363.18-19363.35" *)
  output [3:0] FECRXLN0ERRCNTINC;
  wire [3:0] FECRXLN0ERRCNTINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19364.18-19364.33" *)
  output [1:0] FECRXLN0MAPPING;
  wire [1:0] FECRXLN0MAPPING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19365.18-19365.39" *)
  output [7:0] FECRXLN1BITERR0TO1INC;
  wire [7:0] FECRXLN1BITERR0TO1INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19366.18-19366.39" *)
  output [7:0] FECRXLN1BITERR1TO0INC;
  wire [7:0] FECRXLN1BITERR1TO0INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19367.19-19367.30" *)
  output [14:0] FECRXLN1DLY;
  wire [14:0] FECRXLN1DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19368.18-19368.35" *)
  output [3:0] FECRXLN1ERRCNTINC;
  wire [3:0] FECRXLN1ERRCNTINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19369.18-19369.33" *)
  output [1:0] FECRXLN1MAPPING;
  wire [1:0] FECRXLN1MAPPING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19370.18-19370.39" *)
  output [7:0] FECRXLN2BITERR0TO1INC;
  wire [7:0] FECRXLN2BITERR0TO1INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19371.18-19371.39" *)
  output [7:0] FECRXLN2BITERR1TO0INC;
  wire [7:0] FECRXLN2BITERR1TO0INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19372.19-19372.30" *)
  output [14:0] FECRXLN2DLY;
  wire [14:0] FECRXLN2DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19373.18-19373.35" *)
  output [3:0] FECRXLN2ERRCNTINC;
  wire [3:0] FECRXLN2ERRCNTINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19374.18-19374.33" *)
  output [1:0] FECRXLN2MAPPING;
  wire [1:0] FECRXLN2MAPPING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19375.18-19375.39" *)
  output [7:0] FECRXLN3BITERR0TO1INC;
  wire [7:0] FECRXLN3BITERR0TO1INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19376.18-19376.39" *)
  output [7:0] FECRXLN3BITERR1TO0INC;
  wire [7:0] FECRXLN3BITERR1TO0INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19377.19-19377.30" *)
  output [14:0] FECRXLN3DLY;
  wire [14:0] FECRXLN3DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19378.18-19378.35" *)
  output [3:0] FECRXLN3ERRCNTINC;
  wire [3:0] FECRXLN3ERRCNTINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19379.18-19379.33" *)
  output [1:0] FECRXLN3MAPPING;
  wire [1:0] FECRXLN3MAPPING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19380.12-19380.25" *)
  output FECTRXLN0LOCK;
  wire FECTRXLN0LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19381.12-19381.25" *)
  output FECTRXLN1LOCK;
  wire FECTRXLN1LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19382.12-19382.25" *)
  output FECTRXLN2LOCK;
  wire FECTRXLN2LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19383.12-19383.25" *)
  output FECTRXLN3LOCK;
  wire FECTRXLN3LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19558.11-19558.24" *)
  input GTGREFCLK2PLL;
  wire GTGREFCLK2PLL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19559.11-19559.24" *)
  input GTNORTHREFCLK;
  wire GTNORTHREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19384.12-19384.23" *)
  output GTPOWERGOOD;
  wire GTPOWERGOOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19560.11-19560.19" *)
  input GTREFCLK;
  wire GTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19561.11-19561.24" *)
  input GTSOUTHREFCLK;
  wire GTSOUTHREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19385.12-19385.24" *)
  output PLLFBCLKLOST;
  wire PLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19562.17-19562.25" *)
  input [7:0] PLLFBDIV;
  wire [7:0] PLLFBDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19386.12-19386.19" *)
  output PLLLOCK;
  wire PLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19563.11-19563.20" *)
  input PLLMONCLK;
  wire PLLMONCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19564.11-19564.16" *)
  input PLLPD;
  wire PLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19387.12-19387.25" *)
  output PLLREFCLKLOST;
  wire PLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19388.12-19388.28" *)
  output PLLREFCLKMONITOR;
  wire PLLREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19565.17-19565.29" *)
  input [2:0] PLLREFCLKSEL;
  wire [2:0] PLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19566.11-19566.19" *)
  input PLLRESET;
  wire PLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19567.11-19567.29" *)
  input PLLRESETBYPASSMODE;
  wire PLLRESETBYPASSMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19389.12-19389.24" *)
  output PLLRESETDONE;
  wire PLLRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19568.17-19568.29" *)
  input [1:0] PLLRESETMASK;
  wire [1:0] PLLRESETMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19569.18-19569.27" *)
  input [15:0] PLLRSVDIN;
  wire [15:0] PLLRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19390.19-19390.29" *)
  output [15:0] PLLRSVDOUT;
  wire [15:0] PLLRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19391.12-19391.19" *)
  output RCALCMP;
  wire RCALCMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19570.11-19570.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19392.18-19392.25" *)
  output [4:0] RCALOUT;
  wire [4:0] RCALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19393.12-19393.21" *)
  output RXRECCLK0;
  wire RXRECCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19394.12-19394.21" *)
  output RXRECCLK1;
  wire RXRECCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19571.18-19571.25" *)
  input [25:0] SDMDATA;
  wire [25:0] SDMDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19572.11-19572.20" *)
  input SDMTOGGLE;
  wire SDMTOGGLE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10336.1-10786.10" *)
module GTPA1_DUAL(DRDY, PHYSTATUS0, PHYSTATUS1, PLLLKDET0, PLLLKDET1, REFCLKOUT0, REFCLKOUT1, REFCLKPLL0, REFCLKPLL1, RESETDONE0, RESETDONE1, RXBYTEISALIGNED0, RXBYTEISALIGNED1, RXBYTEREALIGN0, RXBYTEREALIGN1, RXCHANBONDSEQ0, RXCHANBONDSEQ1, RXCHANISALIGNED0, RXCHANISALIGNED1, RXCHANREALIGN0, RXCHANREALIGN1
, RXCOMMADET0, RXCOMMADET1, RXELECIDLE0, RXELECIDLE1, RXPRBSERR0, RXPRBSERR1, RXRECCLK0, RXRECCLK1, RXVALID0, RXVALID1, TXN0, TXN1, TXOUTCLK0, TXOUTCLK1, TXP0, TXP1, DRPDO, GTPCLKFBEAST, GTPCLKFBWEST, GTPCLKOUT0, GTPCLKOUT1
, RXLOSSOFSYNC0, RXLOSSOFSYNC1, TXBUFSTATUS0, TXBUFSTATUS1, RXBUFSTATUS0, RXBUFSTATUS1, RXCHBONDO, RXCLKCORCNT0, RXCLKCORCNT1, RXSTATUS0, RXSTATUS1, RXDATA0, RXDATA1, RXCHARISCOMMA0, RXCHARISCOMMA1, RXCHARISK0, RXCHARISK1, RXDISPERR0, RXDISPERR1, RXNOTINTABLE0, RXNOTINTABLE1
, RXRUNDISP0, RXRUNDISP1, TXKERR0, TXKERR1, TXRUNDISP0, TXRUNDISP1, RCALOUTEAST, RCALOUTWEST, TSTOUT0, TSTOUT1, CLK00, CLK01, CLK10, CLK11, CLKINEAST0, CLKINEAST1, CLKINWEST0, CLKINWEST1, DCLK, DEN, DWE
, GATERXELECIDLE0, GATERXELECIDLE1, GCLK00, GCLK01, GCLK10, GCLK11, GTPRESET0, GTPRESET1, IGNORESIGDET0, IGNORESIGDET1, INTDATAWIDTH0, INTDATAWIDTH1, PLLCLK00, PLLCLK01, PLLCLK10, PLLCLK11, PLLLKDETEN0, PLLLKDETEN1, PLLPOWERDOWN0, PLLPOWERDOWN1, PRBSCNTRESET0
, PRBSCNTRESET1, REFCLKPWRDNB0, REFCLKPWRDNB1, RXBUFRESET0, RXBUFRESET1, RXCDRRESET0, RXCDRRESET1, RXCHBONDMASTER0, RXCHBONDMASTER1, RXCHBONDSLAVE0, RXCHBONDSLAVE1, RXCOMMADETUSE0, RXCOMMADETUSE1, RXDEC8B10BUSE0, RXDEC8B10BUSE1, RXENCHANSYNC0, RXENCHANSYNC1, RXENMCOMMAALIGN0, RXENMCOMMAALIGN1, RXENPCOMMAALIGN0, RXENPCOMMAALIGN1
, RXENPMAPHASEALIGN0, RXENPMAPHASEALIGN1, RXN0, RXN1, RXP0, RXP1, RXPMASETPHASE0, RXPMASETPHASE1, RXPOLARITY0, RXPOLARITY1, RXRESET0, RXRESET1, RXSLIDE0, RXSLIDE1, RXUSRCLK0, RXUSRCLK1, RXUSRCLK20, RXUSRCLK21, TSTCLK0, TSTCLK1, TXCOMSTART0
, TXCOMSTART1, TXCOMTYPE0, TXCOMTYPE1, TXDETECTRX0, TXDETECTRX1, TXELECIDLE0, TXELECIDLE1, TXENC8B10BUSE0, TXENC8B10BUSE1, TXENPMAPHASEALIGN0, TXENPMAPHASEALIGN1, TXINHIBIT0, TXINHIBIT1, TXPDOWNASYNCH0, TXPDOWNASYNCH1, TXPMASETPHASE0, TXPMASETPHASE1, TXPOLARITY0, TXPOLARITY1, TXPRBSFORCEERR0, TXPRBSFORCEERR1
, TXRESET0, TXRESET1, TXUSRCLK0, TXUSRCLK1, TXUSRCLK20, TXUSRCLK21, USRCODEERR0, USRCODEERR1, TSTIN0, TSTIN1, DI, GTPCLKFBSEL0EAST, GTPCLKFBSEL0WEST, GTPCLKFBSEL1EAST, GTPCLKFBSEL1WEST, RXDATAWIDTH0, RXDATAWIDTH1, RXEQMIX0, RXEQMIX1, RXPOWERDOWN0, RXPOWERDOWN1
, TXDATAWIDTH0, TXDATAWIDTH1, TXPOWERDOWN0, TXPOWERDOWN1, LOOPBACK0, LOOPBACK1, REFSELDYPLL0, REFSELDYPLL1, RXCHBONDI, RXENPRBSTST0, RXENPRBSTST1, TXBUFDIFFCTRL0, TXBUFDIFFCTRL1, TXENPRBSTST0, TXENPRBSTST1, TXPREEMPHASIS0, TXPREEMPHASIS1, TXDATA0, TXDATA1, TXBYPASS8B10B0, TXBYPASS8B10B1
, TXCHARDISPMODE0, TXCHARDISPMODE1, TXCHARDISPVAL0, TXCHARDISPVAL1, TXCHARISK0, TXCHARISK1, TXDIFFCTRL0, TXDIFFCTRL1, RCALINEAST, RCALINWEST, DADDR, GTPTEST0, GTPTEST1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10636.11-10636.16" *)
  input CLK00;
  wire CLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10637.11-10637.16" *)
  input CLK01;
  wire CLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10638.11-10638.16" *)
  input CLK10;
  wire CLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10639.11-10639.16" *)
  input CLK11;
  wire CLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10640.11-10640.21" *)
  input CLKINEAST0;
  wire CLKINEAST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10641.11-10641.21" *)
  input CLKINEAST1;
  wire CLKINEAST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10642.11-10642.21" *)
  input CLKINWEST0;
  wire CLKINWEST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10643.11-10643.21" *)
  input CLKINWEST1;
  wire CLKINWEST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10783.17-10783.22" *)
  input [7:0] DADDR;
  wire [7:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10644.11-10644.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10645.11-10645.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10741.18-10741.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10563.12-10563.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10600.19-10600.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10646.11-10646.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10647.11-10647.26" *)
  input GATERXELECIDLE0;
  wire GATERXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10648.11-10648.26" *)
  input GATERXELECIDLE1;
  wire GATERXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10649.11-10649.17" *)
  input GCLK00;
  wire GCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10650.11-10650.17" *)
  input GCLK01;
  wire GCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10651.11-10651.17" *)
  input GCLK10;
  wire GCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10652.11-10652.17" *)
  input GCLK11;
  wire GCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10601.18-10601.30" *)
  output [1:0] GTPCLKFBEAST;
  wire [1:0] GTPCLKFBEAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10742.17-10742.33" *)
  input [1:0] GTPCLKFBSEL0EAST;
  wire [1:0] GTPCLKFBSEL0EAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10743.17-10743.33" *)
  input [1:0] GTPCLKFBSEL0WEST;
  wire [1:0] GTPCLKFBSEL0WEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10744.17-10744.33" *)
  input [1:0] GTPCLKFBSEL1EAST;
  wire [1:0] GTPCLKFBSEL1EAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10745.17-10745.33" *)
  input [1:0] GTPCLKFBSEL1WEST;
  wire [1:0] GTPCLKFBSEL1WEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10602.18-10602.30" *)
  output [1:0] GTPCLKFBWEST;
  wire [1:0] GTPCLKFBWEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10603.18-10603.28" *)
  output [1:0] GTPCLKOUT0;
  wire [1:0] GTPCLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10604.18-10604.28" *)
  output [1:0] GTPCLKOUT1;
  wire [1:0] GTPCLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10653.11-10653.20" *)
  input GTPRESET0;
  wire GTPRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10654.11-10654.20" *)
  input GTPRESET1;
  wire GTPRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10784.17-10784.25" *)
  input [7:0] GTPTEST0;
  wire [7:0] GTPTEST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10785.17-10785.25" *)
  input [7:0] GTPTEST1;
  wire [7:0] GTPTEST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10655.11-10655.24" *)
  input IGNORESIGDET0;
  wire IGNORESIGDET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10656.11-10656.24" *)
  input IGNORESIGDET1;
  wire IGNORESIGDET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10657.11-10657.24" *)
  input INTDATAWIDTH0;
  wire INTDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10658.11-10658.24" *)
  input INTDATAWIDTH1;
  wire INTDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10756.17-10756.26" *)
  input [2:0] LOOPBACK0;
  wire [2:0] LOOPBACK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10757.17-10757.26" *)
  input [2:0] LOOPBACK1;
  wire [2:0] LOOPBACK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10564.12-10564.22" *)
  output PHYSTATUS0;
  wire PHYSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10565.12-10565.22" *)
  output PHYSTATUS1;
  wire PHYSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10659.11-10659.19" *)
  input PLLCLK00;
  wire PLLCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10660.11-10660.19" *)
  input PLLCLK01;
  wire PLLCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10661.11-10661.19" *)
  input PLLCLK10;
  wire PLLCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10662.11-10662.19" *)
  input PLLCLK11;
  wire PLLCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10566.12-10566.21" *)
  output PLLLKDET0;
  wire PLLLKDET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10567.12-10567.21" *)
  output PLLLKDET1;
  wire PLLLKDET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10663.11-10663.22" *)
  input PLLLKDETEN0;
  wire PLLLKDETEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10664.11-10664.22" *)
  input PLLLKDETEN1;
  wire PLLLKDETEN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10665.11-10665.24" *)
  input PLLPOWERDOWN0;
  wire PLLPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10666.11-10666.24" *)
  input PLLPOWERDOWN1;
  wire PLLPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10667.11-10667.24" *)
  input PRBSCNTRESET0;
  wire PRBSCNTRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10668.11-10668.24" *)
  input PRBSCNTRESET1;
  wire PRBSCNTRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10781.17-10781.27" *)
  input [4:0] RCALINEAST;
  wire [4:0] RCALINEAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10782.17-10782.27" *)
  input [4:0] RCALINWEST;
  wire [4:0] RCALINWEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10632.18-10632.29" *)
  output [4:0] RCALOUTEAST;
  wire [4:0] RCALOUTEAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10633.18-10633.29" *)
  output [4:0] RCALOUTWEST;
  wire [4:0] RCALOUTWEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10568.12-10568.22" *)
  output REFCLKOUT0;
  wire REFCLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10569.12-10569.22" *)
  output REFCLKOUT1;
  wire REFCLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10570.12-10570.22" *)
  output REFCLKPLL0;
  wire REFCLKPLL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10571.12-10571.22" *)
  output REFCLKPLL1;
  wire REFCLKPLL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10669.11-10669.24" *)
  input REFCLKPWRDNB0;
  wire REFCLKPWRDNB0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10670.11-10670.24" *)
  input REFCLKPWRDNB1;
  wire REFCLKPWRDNB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10758.17-10758.29" *)
  input [2:0] REFSELDYPLL0;
  wire [2:0] REFSELDYPLL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10759.17-10759.29" *)
  input [2:0] REFSELDYPLL1;
  wire [2:0] REFSELDYPLL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10572.12-10572.22" *)
  output RESETDONE0;
  wire RESETDONE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10573.12-10573.22" *)
  output RESETDONE1;
  wire RESETDONE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10671.11-10671.22" *)
  input RXBUFRESET0;
  wire RXBUFRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10672.11-10672.22" *)
  input RXBUFRESET1;
  wire RXBUFRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10609.18-10609.30" *)
  output [2:0] RXBUFSTATUS0;
  wire [2:0] RXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10610.18-10610.30" *)
  output [2:0] RXBUFSTATUS1;
  wire [2:0] RXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10574.12-10574.28" *)
  output RXBYTEISALIGNED0;
  wire RXBYTEISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10575.12-10575.28" *)
  output RXBYTEISALIGNED1;
  wire RXBYTEISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10576.12-10576.26" *)
  output RXBYTEREALIGN0;
  wire RXBYTEREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10577.12-10577.26" *)
  output RXBYTEREALIGN1;
  wire RXBYTEREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10673.11-10673.22" *)
  input RXCDRRESET0;
  wire RXCDRRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10674.11-10674.22" *)
  input RXCDRRESET1;
  wire RXCDRRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10578.12-10578.26" *)
  output RXCHANBONDSEQ0;
  wire RXCHANBONDSEQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10579.12-10579.26" *)
  output RXCHANBONDSEQ1;
  wire RXCHANBONDSEQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10580.12-10580.28" *)
  output RXCHANISALIGNED0;
  wire RXCHANISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10581.12-10581.28" *)
  output RXCHANISALIGNED1;
  wire RXCHANISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10582.12-10582.26" *)
  output RXCHANREALIGN0;
  wire RXCHANREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10583.12-10583.26" *)
  output RXCHANREALIGN1;
  wire RXCHANREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10618.18-10618.32" *)
  output [3:0] RXCHARISCOMMA0;
  wire [3:0] RXCHARISCOMMA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10619.18-10619.32" *)
  output [3:0] RXCHARISCOMMA1;
  wire [3:0] RXCHARISCOMMA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10620.18-10620.28" *)
  output [3:0] RXCHARISK0;
  wire [3:0] RXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10621.18-10621.28" *)
  output [3:0] RXCHARISK1;
  wire [3:0] RXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10760.17-10760.26" *)
  input [2:0] RXCHBONDI;
  wire [2:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10675.11-10675.26" *)
  input RXCHBONDMASTER0;
  wire RXCHBONDMASTER0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10676.11-10676.26" *)
  input RXCHBONDMASTER1;
  wire RXCHBONDMASTER1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10611.18-10611.27" *)
  output [2:0] RXCHBONDO;
  wire [2:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10677.11-10677.25" *)
  input RXCHBONDSLAVE0;
  wire RXCHBONDSLAVE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10678.11-10678.25" *)
  input RXCHBONDSLAVE1;
  wire RXCHBONDSLAVE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10612.18-10612.30" *)
  output [2:0] RXCLKCORCNT0;
  wire [2:0] RXCLKCORCNT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10613.18-10613.30" *)
  output [2:0] RXCLKCORCNT1;
  wire [2:0] RXCLKCORCNT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10584.12-10584.23" *)
  output RXCOMMADET0;
  wire RXCOMMADET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10585.12-10585.23" *)
  output RXCOMMADET1;
  wire RXCOMMADET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10679.11-10679.25" *)
  input RXCOMMADETUSE0;
  wire RXCOMMADETUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10680.11-10680.25" *)
  input RXCOMMADETUSE1;
  wire RXCOMMADETUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10616.19-10616.26" *)
  output [31:0] RXDATA0;
  wire [31:0] RXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10617.19-10617.26" *)
  output [31:0] RXDATA1;
  wire [31:0] RXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10746.17-10746.29" *)
  input [1:0] RXDATAWIDTH0;
  wire [1:0] RXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10747.17-10747.29" *)
  input [1:0] RXDATAWIDTH1;
  wire [1:0] RXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10681.11-10681.25" *)
  input RXDEC8B10BUSE0;
  wire RXDEC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10682.11-10682.25" *)
  input RXDEC8B10BUSE1;
  wire RXDEC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10622.18-10622.28" *)
  output [3:0] RXDISPERR0;
  wire [3:0] RXDISPERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10623.18-10623.28" *)
  output [3:0] RXDISPERR1;
  wire [3:0] RXDISPERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10586.12-10586.23" *)
  output RXELECIDLE0;
  wire RXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10587.12-10587.23" *)
  output RXELECIDLE1;
  wire RXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10683.11-10683.24" *)
  input RXENCHANSYNC0;
  wire RXENCHANSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10684.11-10684.24" *)
  input RXENCHANSYNC1;
  wire RXENCHANSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10685.11-10685.27" *)
  input RXENMCOMMAALIGN0;
  wire RXENMCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10686.11-10686.27" *)
  input RXENMCOMMAALIGN1;
  wire RXENMCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10687.11-10687.27" *)
  input RXENPCOMMAALIGN0;
  wire RXENPCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10688.11-10688.27" *)
  input RXENPCOMMAALIGN1;
  wire RXENPCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10689.11-10689.29" *)
  input RXENPMAPHASEALIGN0;
  wire RXENPMAPHASEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10690.11-10690.29" *)
  input RXENPMAPHASEALIGN1;
  wire RXENPMAPHASEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10761.17-10761.29" *)
  input [2:0] RXENPRBSTST0;
  wire [2:0] RXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10762.17-10762.29" *)
  input [2:0] RXENPRBSTST1;
  wire [2:0] RXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10748.17-10748.25" *)
  input [1:0] RXEQMIX0;
  wire [1:0] RXEQMIX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10749.17-10749.25" *)
  input [1:0] RXEQMIX1;
  wire [1:0] RXEQMIX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10605.18-10605.31" *)
  output [1:0] RXLOSSOFSYNC0;
  wire [1:0] RXLOSSOFSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10606.18-10606.31" *)
  output [1:0] RXLOSSOFSYNC1;
  wire [1:0] RXLOSSOFSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10691.11-10691.15" *)
  input RXN0;
  wire RXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10692.11-10692.15" *)
  input RXN1;
  wire RXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10624.18-10624.31" *)
  output [3:0] RXNOTINTABLE0;
  wire [3:0] RXNOTINTABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10625.18-10625.31" *)
  output [3:0] RXNOTINTABLE1;
  wire [3:0] RXNOTINTABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10693.11-10693.15" *)
  input RXP0;
  wire RXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10694.11-10694.15" *)
  input RXP1;
  wire RXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10695.11-10695.25" *)
  input RXPMASETPHASE0;
  wire RXPMASETPHASE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10696.11-10696.25" *)
  input RXPMASETPHASE1;
  wire RXPMASETPHASE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10697.11-10697.22" *)
  input RXPOLARITY0;
  wire RXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10698.11-10698.22" *)
  input RXPOLARITY1;
  wire RXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10750.17-10750.29" *)
  input [1:0] RXPOWERDOWN0;
  wire [1:0] RXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10751.17-10751.29" *)
  input [1:0] RXPOWERDOWN1;
  wire [1:0] RXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10588.12-10588.22" *)
  output RXPRBSERR0;
  wire RXPRBSERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10589.12-10589.22" *)
  output RXPRBSERR1;
  wire RXPRBSERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10590.12-10590.21" *)
  output RXRECCLK0;
  wire RXRECCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10591.12-10591.21" *)
  output RXRECCLK1;
  wire RXRECCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10699.11-10699.19" *)
  input RXRESET0;
  wire RXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10700.11-10700.19" *)
  input RXRESET1;
  wire RXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10626.18-10626.28" *)
  output [3:0] RXRUNDISP0;
  wire [3:0] RXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10627.18-10627.28" *)
  output [3:0] RXRUNDISP1;
  wire [3:0] RXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10701.11-10701.19" *)
  input RXSLIDE0;
  wire RXSLIDE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10702.11-10702.19" *)
  input RXSLIDE1;
  wire RXSLIDE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10614.18-10614.27" *)
  output [2:0] RXSTATUS0;
  wire [2:0] RXSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10615.18-10615.27" *)
  output [2:0] RXSTATUS1;
  wire [2:0] RXSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10703.11-10703.20" *)
  input RXUSRCLK0;
  wire RXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10704.11-10704.20" *)
  input RXUSRCLK1;
  wire RXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10705.11-10705.21" *)
  input RXUSRCLK20;
  wire RXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10706.11-10706.21" *)
  input RXUSRCLK21;
  wire RXUSRCLK21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10592.12-10592.20" *)
  output RXVALID0;
  wire RXVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10593.12-10593.20" *)
  output RXVALID1;
  wire RXVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10707.11-10707.18" *)
  input TSTCLK0;
  wire TSTCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10708.11-10708.18" *)
  input TSTCLK1;
  wire TSTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10739.18-10739.24" *)
  input [11:0] TSTIN0;
  wire [11:0] TSTIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10740.18-10740.24" *)
  input [11:0] TSTIN1;
  wire [11:0] TSTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10634.18-10634.25" *)
  output [4:0] TSTOUT0;
  wire [4:0] TSTOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10635.18-10635.25" *)
  output [4:0] TSTOUT1;
  wire [4:0] TSTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10763.17-10763.31" *)
  input [2:0] TXBUFDIFFCTRL0;
  wire [2:0] TXBUFDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10764.17-10764.31" *)
  input [2:0] TXBUFDIFFCTRL1;
  wire [2:0] TXBUFDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10607.18-10607.30" *)
  output [1:0] TXBUFSTATUS0;
  wire [1:0] TXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10608.18-10608.30" *)
  output [1:0] TXBUFSTATUS1;
  wire [1:0] TXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10771.17-10771.31" *)
  input [3:0] TXBYPASS8B10B0;
  wire [3:0] TXBYPASS8B10B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10772.17-10772.31" *)
  input [3:0] TXBYPASS8B10B1;
  wire [3:0] TXBYPASS8B10B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10773.17-10773.32" *)
  input [3:0] TXCHARDISPMODE0;
  wire [3:0] TXCHARDISPMODE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10774.17-10774.32" *)
  input [3:0] TXCHARDISPMODE1;
  wire [3:0] TXCHARDISPMODE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10775.17-10775.31" *)
  input [3:0] TXCHARDISPVAL0;
  wire [3:0] TXCHARDISPVAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10776.17-10776.31" *)
  input [3:0] TXCHARDISPVAL1;
  wire [3:0] TXCHARDISPVAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10777.17-10777.27" *)
  input [3:0] TXCHARISK0;
  wire [3:0] TXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10778.17-10778.27" *)
  input [3:0] TXCHARISK1;
  wire [3:0] TXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10709.11-10709.22" *)
  input TXCOMSTART0;
  wire TXCOMSTART0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10710.11-10710.22" *)
  input TXCOMSTART1;
  wire TXCOMSTART1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10711.11-10711.21" *)
  input TXCOMTYPE0;
  wire TXCOMTYPE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10712.11-10712.21" *)
  input TXCOMTYPE1;
  wire TXCOMTYPE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10769.18-10769.25" *)
  input [31:0] TXDATA0;
  wire [31:0] TXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10770.18-10770.25" *)
  input [31:0] TXDATA1;
  wire [31:0] TXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10752.17-10752.29" *)
  input [1:0] TXDATAWIDTH0;
  wire [1:0] TXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10753.17-10753.29" *)
  input [1:0] TXDATAWIDTH1;
  wire [1:0] TXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10713.11-10713.22" *)
  input TXDETECTRX0;
  wire TXDETECTRX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10714.11-10714.22" *)
  input TXDETECTRX1;
  wire TXDETECTRX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10779.17-10779.28" *)
  input [3:0] TXDIFFCTRL0;
  wire [3:0] TXDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10780.17-10780.28" *)
  input [3:0] TXDIFFCTRL1;
  wire [3:0] TXDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10715.11-10715.22" *)
  input TXELECIDLE0;
  wire TXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10716.11-10716.22" *)
  input TXELECIDLE1;
  wire TXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10717.11-10717.25" *)
  input TXENC8B10BUSE0;
  wire TXENC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10718.11-10718.25" *)
  input TXENC8B10BUSE1;
  wire TXENC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10719.11-10719.29" *)
  input TXENPMAPHASEALIGN0;
  wire TXENPMAPHASEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10720.11-10720.29" *)
  input TXENPMAPHASEALIGN1;
  wire TXENPMAPHASEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10765.17-10765.29" *)
  input [2:0] TXENPRBSTST0;
  wire [2:0] TXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10766.17-10766.29" *)
  input [2:0] TXENPRBSTST1;
  wire [2:0] TXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10721.11-10721.21" *)
  input TXINHIBIT0;
  wire TXINHIBIT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10722.11-10722.21" *)
  input TXINHIBIT1;
  wire TXINHIBIT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10628.18-10628.25" *)
  output [3:0] TXKERR0;
  wire [3:0] TXKERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10629.18-10629.25" *)
  output [3:0] TXKERR1;
  wire [3:0] TXKERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10594.12-10594.16" *)
  output TXN0;
  wire TXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10595.12-10595.16" *)
  output TXN1;
  wire TXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10596.12-10596.21" *)
  output TXOUTCLK0;
  wire TXOUTCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10597.12-10597.21" *)
  output TXOUTCLK1;
  wire TXOUTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10598.12-10598.16" *)
  output TXP0;
  wire TXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10599.12-10599.16" *)
  output TXP1;
  wire TXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10723.11-10723.25" *)
  input TXPDOWNASYNCH0;
  wire TXPDOWNASYNCH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10724.11-10724.25" *)
  input TXPDOWNASYNCH1;
  wire TXPDOWNASYNCH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10725.11-10725.25" *)
  input TXPMASETPHASE0;
  wire TXPMASETPHASE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10726.11-10726.25" *)
  input TXPMASETPHASE1;
  wire TXPMASETPHASE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10727.11-10727.22" *)
  input TXPOLARITY0;
  wire TXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10728.11-10728.22" *)
  input TXPOLARITY1;
  wire TXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10754.17-10754.29" *)
  input [1:0] TXPOWERDOWN0;
  wire [1:0] TXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10755.17-10755.29" *)
  input [1:0] TXPOWERDOWN1;
  wire [1:0] TXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10729.11-10729.26" *)
  input TXPRBSFORCEERR0;
  wire TXPRBSFORCEERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10730.11-10730.26" *)
  input TXPRBSFORCEERR1;
  wire TXPRBSFORCEERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10767.17-10767.31" *)
  input [2:0] TXPREEMPHASIS0;
  wire [2:0] TXPREEMPHASIS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10768.17-10768.31" *)
  input [2:0] TXPREEMPHASIS1;
  wire [2:0] TXPREEMPHASIS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10731.11-10731.19" *)
  input TXRESET0;
  wire TXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10732.11-10732.19" *)
  input TXRESET1;
  wire TXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10630.18-10630.28" *)
  output [3:0] TXRUNDISP0;
  wire [3:0] TXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10631.18-10631.28" *)
  output [3:0] TXRUNDISP1;
  wire [3:0] TXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10733.11-10733.20" *)
  input TXUSRCLK0;
  wire TXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10734.11-10734.20" *)
  input TXUSRCLK1;
  wire TXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10735.11-10735.21" *)
  input TXUSRCLK20;
  wire TXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10736.11-10736.21" *)
  input TXUSRCLK21;
  wire TXUSRCLK21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10737.11-10737.22" *)
  input USRCODEERR0;
  wire USRCODEERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10738.11-10738.22" *)
  input USRCODEERR1;
  wire USRCODEERR1;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13913.1-14393.10" *)
module GTPE2_CHANNEL(DRPRDY, EYESCANDATAERROR, GTPTXN, GTPTXP, PHYSTATUS, PMARSVDOUT0, PMARSVDOUT1, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCOMINITDET, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET, RXDLYSRESETDONE, RXELECIDLE, RXHEADERVALID, RXOSINTDONE
, RXOSINTSTARTED, RXOSINTSTROBEDONE, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPMARESETDONE, RXPRBSERR, RXRATEDONE, RXRESETDONE, RXSYNCDONE, RXSYNCOUT, RXVALID, TXCOMFINISH, TXDLYSRESETDONE, TXGEARBOXREADY, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE
, TXPHINITDONE, TXPMARESETDONE, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, DMONITOROUT, DRPDO, PCSRSVDOUT, RXCLKCORCNT, RXDATAVALID, RXSTARTOFSEQ, TXBUFSTATUS, RXBUFSTATUS, RXHEADER, RXSTATUS, RXDATA, RXCHARISCOMMA, RXCHARISK, RXCHBONDO, RXDISPERR
, RXNOTINTABLE, RXPHMONITOR, RXPHSLIPMONITOR, CFGRESET, CLKRSVD0, CLKRSVD1, DMONFIFORESET, DMONITORCLK, DRPCLK, DRPEN, DRPWE, EYESCANMODE, EYESCANRESET, EYESCANTRIGGER, GTPRXN, GTPRXP, GTRESETSEL, GTRXRESET, GTTXRESET, PLL0CLK, PLL0REFCLK
, PLL1CLK, PLL1REFCLK, PMARSVDIN0, PMARSVDIN1, PMARSVDIN2, PMARSVDIN3, PMARSVDIN4, RESETOVRD, RX8B10BEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCDRRESETRSV, RXCHBONDEN, RXCHBONDMASTER, RXCHBONDSLAVE, RXCOMMADETEN, RXDDIEN, RXDFEXYDEN
, RXDLYBYPASS, RXDLYEN, RXDLYOVRDEN, RXDLYSRESET, RXGEARBOXSLIP, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFOVRDEN, RXLPMOSINTNTRLEN, RXLPMRESET, RXMCOMMAALIGNEN, RXOOBRESET, RXOSCALRESET, RXOSHOLD, RXOSINTEN, RXOSINTHOLD, RXOSINTNTRLEN, RXOSINTOVRDEN, RXOSINTPD, RXOSINTSTROBE
, RXOSINTTESTOVRDEN, RXOSOVRDEN, RXPCOMMAALIGNEN, RXPCSRESET, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET, RXRATEMODE, RXSLIDE, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXUSERRDY, RXUSRCLK2, RXUSRCLK, SETERRSTATUS
, SIGVALIDCLK, TX8B10BEN, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXDEEMPH, TXDETECTRX, TXDIFFPD, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXINHIBIT, TXPCSRESET, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN, TXPHDLYPD
, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPISOPD, TXPMARESET, TXPOLARITY, TXPOSTCURSORINV, TXPRBSFORCEERR, TXPRECURSORINV, TXRATEMODE, TXSTARTSEQ, TXSWING, TXSYNCALLIN, TXSYNCIN, TXSYNCMODE, TXUSERRDY
, TXUSRCLK2, TXUSRCLK, RXADAPTSELTEST, DRPDI, GTRSVD, PCSRSVDIN, TSTIN, RXELECIDLEMODE, RXPD, RXSYSCLKSEL, TXPD, TXSYSCLKSEL, LOOPBACK, RXCHBONDLEVEL, RXOUTCLKSEL, RXPRBSSEL, RXRATE, TXBUFDIFFCTRL, TXHEADER, TXMARGIN, TXOUTCLKSEL
, TXPRBSSEL, TXRATE, TXDATA, RXCHBONDI, RXOSINTCFG, RXOSINTID0, TX8B10BBYPASS, TXCHARDISPMODE, TXCHARDISPVAL, TXCHARISK, TXDIFFCTRL, TXPIPPMSTEPSIZE, TXPOSTCURSOR, TXPRECURSOR, TXMAINCURSOR, TXSEQUENCE, DRPADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14222.11-14222.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* invertible_pin = "IS_CLKRSVD0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14224.11-14224.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* invertible_pin = "IS_CLKRSVD1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14226.11-14226.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14227.11-14227.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* invertible_pin = "IS_DMONITORCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14229.11-14229.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14204.19-14204.30" *)
  output [14:0] DMONITOROUT;
  wire [14:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14392.17-14392.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14231.11-14231.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14358.18-14358.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14205.19-14205.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14232.11-14232.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14156.12-14156.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14233.11-14233.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14157.12-14157.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14234.11-14234.22" *)
  input EYESCANMODE;
  wire EYESCANMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14235.11-14235.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14236.11-14236.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14237.11-14237.17" *)
  input GTPRXN;
  wire GTPRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14238.11-14238.17" *)
  input GTPRXP;
  wire GTPRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14158.12-14158.18" *)
  output GTPTXN;
  wire GTPTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14159.12-14159.18" *)
  output GTPTXP;
  wire GTPTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14239.11-14239.21" *)
  input GTRESETSEL;
  wire GTRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14359.18-14359.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14240.11-14240.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14241.11-14241.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14367.17-14367.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14360.18-14360.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14206.19-14206.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14160.12-14160.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14242.11-14242.18" *)
  input PLL0CLK;
  wire PLL0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14243.11-14243.21" *)
  input PLL0REFCLK;
  wire PLL0REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14244.11-14244.18" *)
  input PLL1CLK;
  wire PLL1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14245.11-14245.21" *)
  input PLL1REFCLK;
  wire PLL1REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14246.11-14246.21" *)
  input PMARSVDIN0;
  wire PMARSVDIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14247.11-14247.21" *)
  input PMARSVDIN1;
  wire PMARSVDIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14248.11-14248.21" *)
  input PMARSVDIN2;
  wire PMARSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14249.11-14249.21" *)
  input PMARSVDIN3;
  wire PMARSVDIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14250.11-14250.21" *)
  input PMARSVDIN4;
  wire PMARSVDIN4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14161.12-14161.23" *)
  output PMARSVDOUT0;
  wire PMARSVDOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14162.12-14162.23" *)
  output PMARSVDOUT1;
  wire PMARSVDOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14251.11-14251.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14252.11-14252.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14357.18-14357.32" *)
  input [13:0] RXADAPTSELTEST;
  wire [13:0] RXADAPTSELTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14253.11-14253.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14211.18-14211.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14163.12-14163.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14164.12-14164.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14254.11-14254.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14255.11-14255.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14165.12-14165.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14256.11-14256.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14257.11-14257.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14258.11-14258.24" *)
  input RXCDRRESETRSV;
  wire RXCDRRESETRSV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14166.12-14166.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14167.12-14167.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14168.12-14168.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14215.18-14215.31" *)
  output [3:0] RXCHARISCOMMA;
  wire [3:0] RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14216.18-14216.27" *)
  output [3:0] RXCHARISK;
  wire [3:0] RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14259.11-14259.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14379.17-14379.26" *)
  input [3:0] RXCHBONDI;
  wire [3:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14368.17-14368.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14260.11-14260.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14217.18-14217.27" *)
  output [3:0] RXCHBONDO;
  wire [3:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14261.11-14261.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14207.18-14207.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14169.12-14169.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14170.12-14170.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14262.11-14262.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14171.12-14171.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14172.12-14172.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14214.19-14214.25" *)
  output [31:0] RXDATA;
  wire [31:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14208.18-14208.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14263.11-14263.18" *)
  input RXDDIEN;
  wire RXDDIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14264.11-14264.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14218.18-14218.27" *)
  output [3:0] RXDISPERR;
  wire [3:0] RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14265.11-14265.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14266.11-14266.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14267.11-14267.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14268.11-14268.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14173.12-14173.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14174.12-14174.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14362.17-14362.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14269.11-14269.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14212.18-14212.26" *)
  output [2:0] RXHEADER;
  wire [2:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14175.12-14175.25" *)
  output RXHEADERVALID;
  wire RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14270.11-14270.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14271.11-14271.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14272.11-14272.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14273.11-14273.24" *)
  input RXLPMLFOVRDEN;
  wire RXLPMLFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14274.11-14274.27" *)
  input RXLPMOSINTNTRLEN;
  wire RXLPMOSINTNTRLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14275.11-14275.21" *)
  input RXLPMRESET;
  wire RXLPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14276.11-14276.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14219.18-14219.30" *)
  output [3:0] RXNOTINTABLE;
  wire [3:0] RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14277.11-14277.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14278.11-14278.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14279.11-14279.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14380.17-14380.27" *)
  input [3:0] RXOSINTCFG;
  wire [3:0] RXOSINTCFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14176.12-14176.23" *)
  output RXOSINTDONE;
  wire RXOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14280.11-14280.20" *)
  input RXOSINTEN;
  wire RXOSINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14281.11-14281.22" *)
  input RXOSINTHOLD;
  wire RXOSINTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14381.17-14381.27" *)
  input [3:0] RXOSINTID0;
  wire [3:0] RXOSINTID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14282.11-14282.24" *)
  input RXOSINTNTRLEN;
  wire RXOSINTNTRLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14283.11-14283.24" *)
  input RXOSINTOVRDEN;
  wire RXOSINTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14284.11-14284.20" *)
  input RXOSINTPD;
  wire RXOSINTPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14177.12-14177.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14285.11-14285.24" *)
  input RXOSINTSTROBE;
  wire RXOSINTSTROBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14178.12-14178.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14179.12-14179.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14286.11-14286.28" *)
  input RXOSINTTESTOVRDEN;
  wire RXOSINTTESTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14287.11-14287.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14180.12-14180.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14181.12-14181.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14182.12-14182.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14369.17-14369.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14288.11-14288.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14289.11-14289.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14363.17-14363.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14290.11-14290.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14183.12-14183.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14291.11-14291.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14292.11-14292.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14293.11-14293.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14220.18-14220.29" *)
  output [4:0] RXPHMONITOR;
  wire [4:0] RXPHMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14294.11-14294.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14221.18-14221.33" *)
  output [4:0] RXPHSLIPMONITOR;
  wire [4:0] RXPHSLIPMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14295.11-14295.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14184.12-14184.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14296.11-14296.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14297.11-14297.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14185.12-14185.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14370.17-14370.26" *)
  input [2:0] RXPRBSSEL;
  wire [2:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14371.17-14371.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14186.12-14186.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14298.11-14298.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14187.12-14187.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14299.11-14299.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14209.18-14209.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14213.18-14213.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14300.11-14300.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14188.12-14188.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14301.11-14301.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14302.11-14302.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14189.12-14189.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14364.17-14364.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14303.11-14303.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* invertible_pin = "IS_RXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14307.11-14307.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* invertible_pin = "IS_RXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14305.11-14305.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14190.12-14190.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14308.11-14308.23" *)
  input SETERRSTATUS;
  wire SETERRSTATUS;
  (* invertible_pin = "IS_SIGVALIDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14310.11-14310.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14361.18-14361.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14382.17-14382.30" *)
  input [3:0] TX8B10BBYPASS;
  wire [3:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14311.11-14311.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14372.17-14372.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14210.18-14210.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14383.17-14383.31" *)
  input [3:0] TXCHARDISPMODE;
  wire [3:0] TXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14384.17-14384.30" *)
  input [3:0] TXCHARDISPVAL;
  wire [3:0] TXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14385.17-14385.26" *)
  input [3:0] TXCHARISK;
  wire [3:0] TXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14191.12-14191.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14312.11-14312.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14313.11-14313.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14314.11-14314.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14378.18-14378.24" *)
  input [31:0] TXDATA;
  wire [31:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14315.11-14315.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14316.11-14316.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14386.17-14386.27" *)
  input [3:0] TXDIFFCTRL;
  wire [3:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14317.11-14317.19" *)
  input TXDIFFPD;
  wire TXDIFFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14318.11-14318.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14319.11-14319.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14320.11-14320.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14321.11-14321.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14322.11-14322.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14192.12-14192.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14323.11-14323.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14324.11-14324.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14193.12-14193.26" *)
  output TXGEARBOXREADY;
  wire TXGEARBOXREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14373.17-14373.25" *)
  input [2:0] TXHEADER;
  wire [2:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14325.11-14325.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14390.17-14390.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14374.17-14374.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14194.12-14194.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14195.12-14195.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14196.12-14196.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14375.17-14375.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14326.11-14326.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14365.17-14365.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14327.11-14327.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14328.11-14328.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14197.12-14197.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14329.11-14329.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14330.11-14330.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14331.11-14331.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* invertible_pin = "IS_TXPHDLYTSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14333.11-14333.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14334.11-14334.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14198.12-14198.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14335.11-14335.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14336.11-14336.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14337.11-14337.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14338.11-14338.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14339.11-14339.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14387.17-14387.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14340.11-14340.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14341.11-14341.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14199.12-14199.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14342.11-14342.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14388.17-14388.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14343.11-14343.26" *)
  input TXPOSTCURSORINV;
  wire TXPOSTCURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14344.11-14344.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14376.17-14376.26" *)
  input [2:0] TXPRBSSEL;
  wire [2:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14389.17-14389.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14345.11-14345.25" *)
  input TXPRECURSORINV;
  wire TXPRECURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14377.17-14377.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14200.12-14200.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14346.11-14346.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14201.12-14201.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14391.17-14391.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14347.11-14347.21" *)
  input TXSTARTSEQ;
  wire TXSTARTSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14348.11-14348.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14349.11-14349.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14202.12-14202.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14350.11-14350.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14351.11-14351.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14203.12-14203.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14366.17-14366.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14352.11-14352.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* invertible_pin = "IS_TXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14356.11-14356.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* invertible_pin = "IS_TXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14354.11-14354.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14395.1-14477.10" *)
module GTPE2_COMMON(DRPRDY, PLL0FBCLKLOST, PLL0LOCK, PLL0OUTCLK, PLL0OUTREFCLK, PLL0REFCLKLOST, PLL1FBCLKLOST, PLL1LOCK, PLL1OUTCLK, PLL1OUTREFCLK, PLL1REFCLKLOST, REFCLKOUTMONITOR0, REFCLKOUTMONITOR1, DRPDO, PMARSVDOUT, DMONITOROUT, BGBYPASSB, BGMONITORENB, BGPDB, BGRCALOVRDENB, DRPCLK
, DRPEN, DRPWE, GTEASTREFCLK0, GTEASTREFCLK1, GTGREFCLK0, GTGREFCLK1, GTREFCLK0, GTREFCLK1, GTWESTREFCLK0, GTWESTREFCLK1, PLL0LOCKDETCLK, PLL0LOCKEN, PLL0PD, PLL0RESET, PLL1LOCKDETCLK, PLL1LOCKEN, PLL1PD, PLL1RESET, RCALENB, DRPDI, PLLRSVD1
, PLL0REFCLKSEL, PLL1REFCLKSEL, BGRCALOVRD, PLLRSVD2, DRPADDR, PMARSVD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14440.11-14440.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14441.11-14441.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14442.11-14442.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14473.17-14473.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14443.11-14443.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14439.18-14439.29" *)
  output [7:0] DMONITOROUT;
  wire [7:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14475.17-14475.24" *)
  input [7:0] DRPADDR;
  wire [7:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14445.11-14445.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14469.18-14469.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14437.19-14437.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14446.11-14446.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14424.12-14424.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14447.11-14447.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14448.11-14448.24" *)
  input GTEASTREFCLK0;
  wire GTEASTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14449.11-14449.24" *)
  input GTEASTREFCLK1;
  wire GTEASTREFCLK1;
  (* invertible_pin = "IS_GTGREFCLK0_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14451.11-14451.21" *)
  input GTGREFCLK0;
  wire GTGREFCLK0;
  (* invertible_pin = "IS_GTGREFCLK1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14453.11-14453.21" *)
  input GTGREFCLK1;
  wire GTGREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14454.11-14454.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14455.11-14455.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14456.11-14456.24" *)
  input GTWESTREFCLK0;
  wire GTWESTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14457.11-14457.24" *)
  input GTWESTREFCLK1;
  wire GTWESTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14425.12-14425.25" *)
  output PLL0FBCLKLOST;
  wire PLL0FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14426.12-14426.20" *)
  output PLL0LOCK;
  wire PLL0LOCK;
  (* invertible_pin = "IS_PLL0LOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14459.11-14459.25" *)
  input PLL0LOCKDETCLK;
  wire PLL0LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14460.11-14460.21" *)
  input PLL0LOCKEN;
  wire PLL0LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14427.12-14427.22" *)
  output PLL0OUTCLK;
  wire PLL0OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14428.12-14428.25" *)
  output PLL0OUTREFCLK;
  wire PLL0OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14461.11-14461.17" *)
  input PLL0PD;
  wire PLL0PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14429.12-14429.26" *)
  output PLL0REFCLKLOST;
  wire PLL0REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14471.17-14471.30" *)
  input [2:0] PLL0REFCLKSEL;
  wire [2:0] PLL0REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14462.11-14462.20" *)
  input PLL0RESET;
  wire PLL0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14430.12-14430.25" *)
  output PLL1FBCLKLOST;
  wire PLL1FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14431.12-14431.20" *)
  output PLL1LOCK;
  wire PLL1LOCK;
  (* invertible_pin = "IS_PLL1LOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14464.11-14464.25" *)
  input PLL1LOCKDETCLK;
  wire PLL1LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14465.11-14465.21" *)
  input PLL1LOCKEN;
  wire PLL1LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14432.12-14432.22" *)
  output PLL1OUTCLK;
  wire PLL1OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14433.12-14433.25" *)
  output PLL1OUTREFCLK;
  wire PLL1OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14466.11-14466.17" *)
  input PLL1PD;
  wire PLL1PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14434.12-14434.26" *)
  output PLL1REFCLKLOST;
  wire PLL1REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14472.17-14472.30" *)
  input [2:0] PLL1REFCLKSEL;
  wire [2:0] PLL1REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14467.11-14467.20" *)
  input PLL1RESET;
  wire PLL1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14470.18-14470.26" *)
  input [15:0] PLLRSVD1;
  wire [15:0] PLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14474.17-14474.25" *)
  input [4:0] PLLRSVD2;
  wire [4:0] PLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14476.17-14476.24" *)
  input [7:0] PMARSVD;
  wire [7:0] PMARSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14438.19-14438.29" *)
  output [15:0] PMARSVDOUT;
  wire [15:0] PMARSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14468.11-14468.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14435.12-14435.29" *)
  output REFCLKOUTMONITOR0;
  wire REFCLKOUTMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14436.12-14436.29" *)
  output REFCLKOUTMONITOR1;
  wire REFCLKOUTMONITOR1;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11624.1-11979.10" *)
module GTP_DUAL(DRDY, PHYSTATUS0, PHYSTATUS1, PLLLKDET, REFCLKOUT, RESETDONE0, RESETDONE1, RXBYTEISALIGNED0, RXBYTEISALIGNED1, RXBYTEREALIGN0, RXBYTEREALIGN1, RXCHANBONDSEQ0, RXCHANBONDSEQ1, RXCHANISALIGNED0, RXCHANISALIGNED1, RXCHANREALIGN0, RXCHANREALIGN1, RXCOMMADET0, RXCOMMADET1, RXELECIDLE0, RXELECIDLE1
, RXOVERSAMPLEERR0, RXOVERSAMPLEERR1, RXPRBSERR0, RXPRBSERR1, RXRECCLK0, RXRECCLK1, RXVALID0, RXVALID1, TXN0, TXN1, TXOUTCLK0, TXOUTCLK1, TXP0, TXP1, DO, RXDATA0, RXDATA1, RXCHARISCOMMA0, RXCHARISCOMMA1, RXCHARISK0, RXCHARISK1
, RXDISPERR0, RXDISPERR1, RXLOSSOFSYNC0, RXLOSSOFSYNC1, RXNOTINTABLE0, RXNOTINTABLE1, RXRUNDISP0, RXRUNDISP1, TXBUFSTATUS0, TXBUFSTATUS1, TXKERR0, TXKERR1, TXRUNDISP0, TXRUNDISP1, RXBUFSTATUS0, RXBUFSTATUS1, RXCHBONDO0, RXCHBONDO1, RXCLKCORCNT0, RXCLKCORCNT1, RXSTATUS0
, RXSTATUS1, CLKIN, DCLK, DEN, DWE, GTPRESET, INTDATAWIDTH, PLLLKDETEN, PLLPOWERDOWN, PRBSCNTRESET0, PRBSCNTRESET1, REFCLKPWRDNB, RXBUFRESET0, RXBUFRESET1, RXCDRRESET0, RXCDRRESET1, RXCOMMADETUSE0, RXCOMMADETUSE1, RXDATAWIDTH0, RXDATAWIDTH1, RXDEC8B10BUSE0
, RXDEC8B10BUSE1, RXELECIDLERESET0, RXELECIDLERESET1, RXENCHANSYNC0, RXENCHANSYNC1, RXENELECIDLERESETB, RXENEQB0, RXENEQB1, RXENMCOMMAALIGN0, RXENMCOMMAALIGN1, RXENPCOMMAALIGN0, RXENPCOMMAALIGN1, RXENSAMPLEALIGN0, RXENSAMPLEALIGN1, RXN0, RXN1, RXP0, RXP1, RXPMASETPHASE0, RXPMASETPHASE1, RXPOLARITY0
, RXPOLARITY1, RXRESET0, RXRESET1, RXSLIDE0, RXSLIDE1, RXUSRCLK0, RXUSRCLK1, RXUSRCLK20, RXUSRCLK21, TXCOMSTART0, TXCOMSTART1, TXCOMTYPE0, TXCOMTYPE1, TXDATAWIDTH0, TXDATAWIDTH1, TXDETECTRX0, TXDETECTRX1, TXELECIDLE0, TXELECIDLE1, TXENC8B10BUSE0, TXENC8B10BUSE1
, TXENPMAPHASEALIGN, TXINHIBIT0, TXINHIBIT1, TXPMASETPHASE, TXPOLARITY0, TXPOLARITY1, TXRESET0, TXRESET1, TXUSRCLK0, TXUSRCLK1, TXUSRCLK20, TXUSRCLK21, DI, TXDATA0, TXDATA1, RXENPRBSTST0, RXENPRBSTST1, RXEQMIX0, RXEQMIX1, RXPOWERDOWN0, RXPOWERDOWN1
, TXBYPASS8B10B0, TXBYPASS8B10B1, TXCHARDISPMODE0, TXCHARDISPMODE1, TXCHARDISPVAL0, TXCHARDISPVAL1, TXCHARISK0, TXCHARISK1, TXENPRBSTST0, TXENPRBSTST1, TXPOWERDOWN0, TXPOWERDOWN1, LOOPBACK0, LOOPBACK1, RXCHBONDI0, RXCHBONDI1, TXBUFDIFFCTRL0, TXBUFDIFFCTRL1, TXDIFFCTRL0, TXDIFFCTRL1, TXPREEMPHASIS0
, TXPREEMPHASIS1, GTPTEST, RXEQPOLE0, RXEQPOLE1, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11870.11-11870.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11978.17-11978.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11871.11-11871.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11872.11-11872.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11944.18-11944.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11841.19-11841.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11806.12-11806.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11873.11-11873.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11874.11-11874.19" *)
  input GTPRESET;
  wire GTPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11975.17-11975.24" *)
  input [3:0] GTPTEST;
  wire [3:0] GTPTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11875.11-11875.23" *)
  input INTDATAWIDTH;
  wire INTDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11965.17-11965.26" *)
  input [2:0] LOOPBACK0;
  wire [2:0] LOOPBACK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11966.17-11966.26" *)
  input [2:0] LOOPBACK1;
  wire [2:0] LOOPBACK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11807.12-11807.22" *)
  output PHYSTATUS0;
  wire PHYSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11808.12-11808.22" *)
  output PHYSTATUS1;
  wire PHYSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11809.12-11809.20" *)
  output PLLLKDET;
  wire PLLLKDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11876.11-11876.21" *)
  input PLLLKDETEN;
  wire PLLLKDETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11877.11-11877.23" *)
  input PLLPOWERDOWN;
  wire PLLPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11878.11-11878.24" *)
  input PRBSCNTRESET0;
  wire PRBSCNTRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11879.11-11879.24" *)
  input PRBSCNTRESET1;
  wire PRBSCNTRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11810.12-11810.21" *)
  output REFCLKOUT;
  wire REFCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11880.11-11880.23" *)
  input REFCLKPWRDNB;
  wire REFCLKPWRDNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11811.12-11811.22" *)
  output RESETDONE0;
  wire RESETDONE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11812.12-11812.22" *)
  output RESETDONE1;
  wire RESETDONE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11881.11-11881.22" *)
  input RXBUFRESET0;
  wire RXBUFRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11882.11-11882.22" *)
  input RXBUFRESET1;
  wire RXBUFRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11862.18-11862.30" *)
  output [2:0] RXBUFSTATUS0;
  wire [2:0] RXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11863.18-11863.30" *)
  output [2:0] RXBUFSTATUS1;
  wire [2:0] RXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11813.12-11813.28" *)
  output RXBYTEISALIGNED0;
  wire RXBYTEISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11814.12-11814.28" *)
  output RXBYTEISALIGNED1;
  wire RXBYTEISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11815.12-11815.26" *)
  output RXBYTEREALIGN0;
  wire RXBYTEREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11816.12-11816.26" *)
  output RXBYTEREALIGN1;
  wire RXBYTEREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11883.11-11883.22" *)
  input RXCDRRESET0;
  wire RXCDRRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11884.11-11884.22" *)
  input RXCDRRESET1;
  wire RXCDRRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11817.12-11817.26" *)
  output RXCHANBONDSEQ0;
  wire RXCHANBONDSEQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11818.12-11818.26" *)
  output RXCHANBONDSEQ1;
  wire RXCHANBONDSEQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11819.12-11819.28" *)
  output RXCHANISALIGNED0;
  wire RXCHANISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11820.12-11820.28" *)
  output RXCHANISALIGNED1;
  wire RXCHANISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11821.12-11821.26" *)
  output RXCHANREALIGN0;
  wire RXCHANREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11822.12-11822.26" *)
  output RXCHANREALIGN1;
  wire RXCHANREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11844.18-11844.32" *)
  output [1:0] RXCHARISCOMMA0;
  wire [1:0] RXCHARISCOMMA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11845.18-11845.32" *)
  output [1:0] RXCHARISCOMMA1;
  wire [1:0] RXCHARISCOMMA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11846.18-11846.28" *)
  output [1:0] RXCHARISK0;
  wire [1:0] RXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11847.18-11847.28" *)
  output [1:0] RXCHARISK1;
  wire [1:0] RXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11967.17-11967.27" *)
  input [2:0] RXCHBONDI0;
  wire [2:0] RXCHBONDI0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11968.17-11968.27" *)
  input [2:0] RXCHBONDI1;
  wire [2:0] RXCHBONDI1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11864.18-11864.28" *)
  output [2:0] RXCHBONDO0;
  wire [2:0] RXCHBONDO0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11865.18-11865.28" *)
  output [2:0] RXCHBONDO1;
  wire [2:0] RXCHBONDO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11866.18-11866.30" *)
  output [2:0] RXCLKCORCNT0;
  wire [2:0] RXCLKCORCNT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11867.18-11867.30" *)
  output [2:0] RXCLKCORCNT1;
  wire [2:0] RXCLKCORCNT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11823.12-11823.23" *)
  output RXCOMMADET0;
  wire RXCOMMADET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11824.12-11824.23" *)
  output RXCOMMADET1;
  wire RXCOMMADET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11885.11-11885.25" *)
  input RXCOMMADETUSE0;
  wire RXCOMMADETUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11886.11-11886.25" *)
  input RXCOMMADETUSE1;
  wire RXCOMMADETUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11842.19-11842.26" *)
  output [15:0] RXDATA0;
  wire [15:0] RXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11843.19-11843.26" *)
  output [15:0] RXDATA1;
  wire [15:0] RXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11887.11-11887.23" *)
  input RXDATAWIDTH0;
  wire RXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11888.11-11888.23" *)
  input RXDATAWIDTH1;
  wire RXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11889.11-11889.25" *)
  input RXDEC8B10BUSE0;
  wire RXDEC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11890.11-11890.25" *)
  input RXDEC8B10BUSE1;
  wire RXDEC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11848.18-11848.28" *)
  output [1:0] RXDISPERR0;
  wire [1:0] RXDISPERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11849.18-11849.28" *)
  output [1:0] RXDISPERR1;
  wire [1:0] RXDISPERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11825.12-11825.23" *)
  output RXELECIDLE0;
  wire RXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11826.12-11826.23" *)
  output RXELECIDLE1;
  wire RXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11891.11-11891.27" *)
  input RXELECIDLERESET0;
  wire RXELECIDLERESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11892.11-11892.27" *)
  input RXELECIDLERESET1;
  wire RXELECIDLERESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11893.11-11893.24" *)
  input RXENCHANSYNC0;
  wire RXENCHANSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11894.11-11894.24" *)
  input RXENCHANSYNC1;
  wire RXENCHANSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11895.11-11895.29" *)
  input RXENELECIDLERESETB;
  wire RXENELECIDLERESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11896.11-11896.19" *)
  input RXENEQB0;
  wire RXENEQB0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11897.11-11897.19" *)
  input RXENEQB1;
  wire RXENEQB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11898.11-11898.27" *)
  input RXENMCOMMAALIGN0;
  wire RXENMCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11899.11-11899.27" *)
  input RXENMCOMMAALIGN1;
  wire RXENMCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11900.11-11900.27" *)
  input RXENPCOMMAALIGN0;
  wire RXENPCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11901.11-11901.27" *)
  input RXENPCOMMAALIGN1;
  wire RXENPCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11947.17-11947.29" *)
  input [1:0] RXENPRBSTST0;
  wire [1:0] RXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11948.17-11948.29" *)
  input [1:0] RXENPRBSTST1;
  wire [1:0] RXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11902.11-11902.27" *)
  input RXENSAMPLEALIGN0;
  wire RXENSAMPLEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11903.11-11903.27" *)
  input RXENSAMPLEALIGN1;
  wire RXENSAMPLEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11949.17-11949.25" *)
  input [1:0] RXEQMIX0;
  wire [1:0] RXEQMIX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11950.17-11950.25" *)
  input [1:0] RXEQMIX1;
  wire [1:0] RXEQMIX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11976.17-11976.26" *)
  input [3:0] RXEQPOLE0;
  wire [3:0] RXEQPOLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11977.17-11977.26" *)
  input [3:0] RXEQPOLE1;
  wire [3:0] RXEQPOLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11850.18-11850.31" *)
  output [1:0] RXLOSSOFSYNC0;
  wire [1:0] RXLOSSOFSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11851.18-11851.31" *)
  output [1:0] RXLOSSOFSYNC1;
  wire [1:0] RXLOSSOFSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11904.11-11904.15" *)
  input RXN0;
  wire RXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11905.11-11905.15" *)
  input RXN1;
  wire RXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11852.18-11852.31" *)
  output [1:0] RXNOTINTABLE0;
  wire [1:0] RXNOTINTABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11853.18-11853.31" *)
  output [1:0] RXNOTINTABLE1;
  wire [1:0] RXNOTINTABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11827.12-11827.28" *)
  output RXOVERSAMPLEERR0;
  wire RXOVERSAMPLEERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11828.12-11828.28" *)
  output RXOVERSAMPLEERR1;
  wire RXOVERSAMPLEERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11906.11-11906.15" *)
  input RXP0;
  wire RXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11907.11-11907.15" *)
  input RXP1;
  wire RXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11908.11-11908.25" *)
  input RXPMASETPHASE0;
  wire RXPMASETPHASE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11909.11-11909.25" *)
  input RXPMASETPHASE1;
  wire RXPMASETPHASE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11910.11-11910.22" *)
  input RXPOLARITY0;
  wire RXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11911.11-11911.22" *)
  input RXPOLARITY1;
  wire RXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11951.17-11951.29" *)
  input [1:0] RXPOWERDOWN0;
  wire [1:0] RXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11952.17-11952.29" *)
  input [1:0] RXPOWERDOWN1;
  wire [1:0] RXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11829.12-11829.22" *)
  output RXPRBSERR0;
  wire RXPRBSERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11830.12-11830.22" *)
  output RXPRBSERR1;
  wire RXPRBSERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11831.12-11831.21" *)
  output RXRECCLK0;
  wire RXRECCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11832.12-11832.21" *)
  output RXRECCLK1;
  wire RXRECCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11912.11-11912.19" *)
  input RXRESET0;
  wire RXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11913.11-11913.19" *)
  input RXRESET1;
  wire RXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11854.18-11854.28" *)
  output [1:0] RXRUNDISP0;
  wire [1:0] RXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11855.18-11855.28" *)
  output [1:0] RXRUNDISP1;
  wire [1:0] RXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11914.11-11914.19" *)
  input RXSLIDE0;
  wire RXSLIDE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11915.11-11915.19" *)
  input RXSLIDE1;
  wire RXSLIDE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11868.18-11868.27" *)
  output [2:0] RXSTATUS0;
  wire [2:0] RXSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11869.18-11869.27" *)
  output [2:0] RXSTATUS1;
  wire [2:0] RXSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11916.11-11916.20" *)
  input RXUSRCLK0;
  wire RXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11917.11-11917.20" *)
  input RXUSRCLK1;
  wire RXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11918.11-11918.21" *)
  input RXUSRCLK20;
  wire RXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11919.11-11919.21" *)
  input RXUSRCLK21;
  wire RXUSRCLK21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11833.12-11833.20" *)
  output RXVALID0;
  wire RXVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11834.12-11834.20" *)
  output RXVALID1;
  wire RXVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11969.17-11969.31" *)
  input [2:0] TXBUFDIFFCTRL0;
  wire [2:0] TXBUFDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11970.17-11970.31" *)
  input [2:0] TXBUFDIFFCTRL1;
  wire [2:0] TXBUFDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11856.18-11856.30" *)
  output [1:0] TXBUFSTATUS0;
  wire [1:0] TXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11857.18-11857.30" *)
  output [1:0] TXBUFSTATUS1;
  wire [1:0] TXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11953.17-11953.31" *)
  input [1:0] TXBYPASS8B10B0;
  wire [1:0] TXBYPASS8B10B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11954.17-11954.31" *)
  input [1:0] TXBYPASS8B10B1;
  wire [1:0] TXBYPASS8B10B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11955.17-11955.32" *)
  input [1:0] TXCHARDISPMODE0;
  wire [1:0] TXCHARDISPMODE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11956.17-11956.32" *)
  input [1:0] TXCHARDISPMODE1;
  wire [1:0] TXCHARDISPMODE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11957.17-11957.31" *)
  input [1:0] TXCHARDISPVAL0;
  wire [1:0] TXCHARDISPVAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11958.17-11958.31" *)
  input [1:0] TXCHARDISPVAL1;
  wire [1:0] TXCHARDISPVAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11959.17-11959.27" *)
  input [1:0] TXCHARISK0;
  wire [1:0] TXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11960.17-11960.27" *)
  input [1:0] TXCHARISK1;
  wire [1:0] TXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11920.11-11920.22" *)
  input TXCOMSTART0;
  wire TXCOMSTART0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11921.11-11921.22" *)
  input TXCOMSTART1;
  wire TXCOMSTART1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11922.11-11922.21" *)
  input TXCOMTYPE0;
  wire TXCOMTYPE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11923.11-11923.21" *)
  input TXCOMTYPE1;
  wire TXCOMTYPE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11945.18-11945.25" *)
  input [15:0] TXDATA0;
  wire [15:0] TXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11946.18-11946.25" *)
  input [15:0] TXDATA1;
  wire [15:0] TXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11924.11-11924.23" *)
  input TXDATAWIDTH0;
  wire TXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11925.11-11925.23" *)
  input TXDATAWIDTH1;
  wire TXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11926.11-11926.22" *)
  input TXDETECTRX0;
  wire TXDETECTRX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11927.11-11927.22" *)
  input TXDETECTRX1;
  wire TXDETECTRX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11971.17-11971.28" *)
  input [2:0] TXDIFFCTRL0;
  wire [2:0] TXDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11972.17-11972.28" *)
  input [2:0] TXDIFFCTRL1;
  wire [2:0] TXDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11928.11-11928.22" *)
  input TXELECIDLE0;
  wire TXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11929.11-11929.22" *)
  input TXELECIDLE1;
  wire TXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11930.11-11930.25" *)
  input TXENC8B10BUSE0;
  wire TXENC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11931.11-11931.25" *)
  input TXENC8B10BUSE1;
  wire TXENC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11932.11-11932.28" *)
  input TXENPMAPHASEALIGN;
  wire TXENPMAPHASEALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11961.17-11961.29" *)
  input [1:0] TXENPRBSTST0;
  wire [1:0] TXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11962.17-11962.29" *)
  input [1:0] TXENPRBSTST1;
  wire [1:0] TXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11933.11-11933.21" *)
  input TXINHIBIT0;
  wire TXINHIBIT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11934.11-11934.21" *)
  input TXINHIBIT1;
  wire TXINHIBIT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11858.18-11858.25" *)
  output [1:0] TXKERR0;
  wire [1:0] TXKERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11859.18-11859.25" *)
  output [1:0] TXKERR1;
  wire [1:0] TXKERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11835.12-11835.16" *)
  output TXN0;
  wire TXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11836.12-11836.16" *)
  output TXN1;
  wire TXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11837.12-11837.21" *)
  output TXOUTCLK0;
  wire TXOUTCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11838.12-11838.21" *)
  output TXOUTCLK1;
  wire TXOUTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11839.12-11839.16" *)
  output TXP0;
  wire TXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11840.12-11840.16" *)
  output TXP1;
  wire TXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11935.11-11935.24" *)
  input TXPMASETPHASE;
  wire TXPMASETPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11936.11-11936.22" *)
  input TXPOLARITY0;
  wire TXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11937.11-11937.22" *)
  input TXPOLARITY1;
  wire TXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11963.17-11963.29" *)
  input [1:0] TXPOWERDOWN0;
  wire [1:0] TXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11964.17-11964.29" *)
  input [1:0] TXPOWERDOWN1;
  wire [1:0] TXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11973.17-11973.31" *)
  input [2:0] TXPREEMPHASIS0;
  wire [2:0] TXPREEMPHASIS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11974.17-11974.31" *)
  input [2:0] TXPREEMPHASIS1;
  wire [2:0] TXPREEMPHASIS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11938.11-11938.19" *)
  input TXRESET0;
  wire TXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11939.11-11939.19" *)
  input TXRESET1;
  wire TXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11860.18-11860.28" *)
  output [1:0] TXRUNDISP0;
  wire [1:0] TXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11861.18-11861.28" *)
  output [1:0] TXRUNDISP1;
  wire [1:0] TXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11940.11-11940.20" *)
  input TXUSRCLK0;
  wire TXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11941.11-11941.20" *)
  input TXUSRCLK1;
  wire TXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11942.11-11942.21" *)
  input TXUSRCLK20;
  wire TXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11943.11-11943.21" *)
  input TXUSRCLK21;
  wire TXUSRCLK21;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12907.1-13257.10" *)
module GTXE1(COMFINISH, COMINITDET, COMSASDET, COMWAKEDET, DRDY, PHYSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCOMMADET, RXDATAVALID, RXELECIDLE, RXHEADERVALID, RXOVERSAMPLEERR, RXPLLLKDET, RXPRBSERR, RXRATEDONE, RXRECCLK, RXRECCLKPCS
, RXRESETDONE, RXSTARTOFSEQ, RXVALID, TXGEARBOXREADY, TXN, TXOUTCLK, TXOUTCLKPCS, TXP, TXPLLLKDET, TXRATEDONE, TXRESETDONE, DRPDO, MGTREFCLKFAB, RXLOSSOFSYNC, TXBUFSTATUS, DFESENSCAL, RXBUFSTATUS, RXCLKCORCNT, RXHEADER, RXSTATUS, RXDATA
, DFETAP3MONITOR, DFETAP4MONITOR, RXCHARISCOMMA, RXCHARISK, RXCHBONDO, RXDISPERR, RXNOTINTABLE, RXRUNDISP, TXKERR, TXRUNDISP, DFEEYEDACMON, DFETAP1MONITOR, DFETAP2MONITOR, DFECLKDLYADJMON, RXDLYALIGNMONITOR, TXDLYALIGNMONITOR, TSTOUT, DCLK, DEN, DFEDLYOVRD, DFETAPOVRD
, DWE, GATERXELECIDLE, GREFCLKRX, GREFCLKTX, GTXRXRESET, GTXTXRESET, IGNORESIGDET, PERFCLKRX, PERFCLKTX, PLLRXRESET, PLLTXRESET, PRBSCNTRESET, RXBUFRESET, RXCDRRESET, RXCHBONDMASTER, RXCHBONDSLAVE, RXCOMMADETUSE, RXDEC8B10BUSE, RXDLYALIGNDISABLE, RXDLYALIGNMONENB, RXDLYALIGNOVERRIDE
, RXDLYALIGNRESET, RXDLYALIGNSWPPRECURB, RXDLYALIGNUPDSW, RXENCHANSYNC, RXENMCOMMAALIGN, RXENPCOMMAALIGN, RXENPMAPHASEALIGN, RXENSAMPLEALIGN, RXGEARBOXSLIP, RXN, RXP, RXPLLLKDETEN, RXPLLPOWERDOWN, RXPMASETPHASE, RXPOLARITY, RXRESET, RXSLIDE, RXUSRCLK2, RXUSRCLK, TSTCLK0, TSTCLK1
, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXDEEMPH, TXDETECTRX, TXDLYALIGNDISABLE, TXDLYALIGNMONENB, TXDLYALIGNOVERRIDE, TXDLYALIGNRESET, TXDLYALIGNUPDSW, TXELECIDLE, TXENC8B10BUSE, TXENPMAPHASEALIGN, TXINHIBIT, TXPDOWNASYNCH, TXPLLLKDETEN, TXPLLPOWERDOWN, TXPMASETPHASE, TXPOLARITY, TXPRBSFORCEERR, TXRESET
, TXSTARTSEQ, TXSWING, TXUSRCLK2, TXUSRCLK, USRCODEERR, GTXTEST, DI, TSTIN, MGTREFCLKRX, MGTREFCLKTX, NORTHREFCLKRX, NORTHREFCLKTX, RXPOWERDOWN, RXRATE, SOUTHREFCLKRX, SOUTHREFCLKTX, TXPOWERDOWN, TXRATE, LOOPBACK, RXCHBONDLEVEL, RXENPRBSTST
, RXPLLREFSELDY, TXBUFDIFFCTRL, TXENPRBSTST, TXHEADER, TXMARGIN, TXPLLREFSELDY, TXDATA, DFETAP3, DFETAP4, RXCHBONDI, TXBYPASS8B10B, TXCHARDISPMODE, TXCHARDISPVAL, TXCHARISK, TXDIFFCTRL, TXPREEMPHASIS, DFETAP1, DFETAP2, TXPOSTEMPHASIS, DFECLKDLYADJ, TXSEQUENCE
, DADDR, RXEQMIX);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13087.12-13087.21" *)
  output COMFINISH;
  wire COMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13088.12-13088.22" *)
  output COMINITDET;
  wire COMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13089.12-13089.21" *)
  output COMSASDET;
  wire COMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13090.12-13090.22" *)
  output COMWAKEDET;
  wire COMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13255.17-13255.22" *)
  input [7:0] DADDR;
  wire [7:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13146.11-13146.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13147.11-13147.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13253.17-13253.29" *)
  input [5:0] DFECLKDLYADJ;
  wire [5:0] DFECLKDLYADJ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13142.18-13142.33" *)
  output [5:0] DFECLKDLYADJMON;
  wire [5:0] DFECLKDLYADJMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13148.11-13148.21" *)
  input DFEDLYOVRD;
  wire DFEDLYOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13139.18-13139.30" *)
  output [4:0] DFEEYEDACMON;
  wire [4:0] DFEEYEDACMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13123.18-13123.28" *)
  output [2:0] DFESENSCAL;
  wire [2:0] DFESENSCAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13250.17-13250.24" *)
  input [4:0] DFETAP1;
  wire [4:0] DFETAP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13140.18-13140.32" *)
  output [4:0] DFETAP1MONITOR;
  wire [4:0] DFETAP1MONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13251.17-13251.24" *)
  input [4:0] DFETAP2;
  wire [4:0] DFETAP2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13141.18-13141.32" *)
  output [4:0] DFETAP2MONITOR;
  wire [4:0] DFETAP2MONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13241.17-13241.24" *)
  input [3:0] DFETAP3;
  wire [3:0] DFETAP3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13129.18-13129.32" *)
  output [3:0] DFETAP3MONITOR;
  wire [3:0] DFETAP3MONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13242.17-13242.24" *)
  input [3:0] DFETAP4;
  wire [3:0] DFETAP4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13130.18-13130.32" *)
  output [3:0] DFETAP4MONITOR;
  wire [3:0] DFETAP4MONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13149.11-13149.21" *)
  input DFETAPOVRD;
  wire DFETAPOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13219.18-13219.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13091.12-13091.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13119.19-13119.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13150.11-13150.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13151.11-13151.25" *)
  input GATERXELECIDLE;
  wire GATERXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13152.11-13152.20" *)
  input GREFCLKRX;
  wire GREFCLKRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13153.11-13153.20" *)
  input GREFCLKTX;
  wire GREFCLKTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13154.11-13154.21" *)
  input GTXRXRESET;
  wire GTXRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13218.18-13218.25" *)
  input [12:0] GTXTEST;
  wire [12:0] GTXTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13155.11-13155.21" *)
  input GTXTXRESET;
  wire GTXTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13156.11-13156.23" *)
  input IGNORESIGDET;
  wire IGNORESIGDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13231.17-13231.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13120.18-13120.30" *)
  output [1:0] MGTREFCLKFAB;
  wire [1:0] MGTREFCLKFAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13221.17-13221.28" *)
  input [1:0] MGTREFCLKRX;
  wire [1:0] MGTREFCLKRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13222.17-13222.28" *)
  input [1:0] MGTREFCLKTX;
  wire [1:0] MGTREFCLKTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13223.17-13223.30" *)
  input [1:0] NORTHREFCLKRX;
  wire [1:0] NORTHREFCLKRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13224.17-13224.30" *)
  input [1:0] NORTHREFCLKTX;
  wire [1:0] NORTHREFCLKTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13157.11-13157.20" *)
  input PERFCLKRX;
  wire PERFCLKRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13158.11-13158.20" *)
  input PERFCLKTX;
  wire PERFCLKTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13092.12-13092.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13159.11-13159.21" *)
  input PLLRXRESET;
  wire PLLRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13160.11-13160.21" *)
  input PLLTXRESET;
  wire PLLTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13161.11-13161.23" *)
  input PRBSCNTRESET;
  wire PRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13162.11-13162.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13124.18-13124.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13093.12-13093.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13094.12-13094.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13163.11-13163.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13095.12-13095.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13096.12-13096.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13097.12-13097.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13131.18-13131.31" *)
  output [3:0] RXCHARISCOMMA;
  wire [3:0] RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13132.18-13132.27" *)
  output [3:0] RXCHARISK;
  wire [3:0] RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13243.17-13243.26" *)
  input [3:0] RXCHBONDI;
  wire [3:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13232.17-13232.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13164.11-13164.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13133.18-13133.27" *)
  output [3:0] RXCHBONDO;
  wire [3:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13165.11-13165.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13125.18-13125.29" *)
  output [2:0] RXCLKCORCNT;
  wire [2:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13098.12-13098.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13166.11-13166.24" *)
  input RXCOMMADETUSE;
  wire RXCOMMADETUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13128.19-13128.25" *)
  output [31:0] RXDATA;
  wire [31:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13099.12-13099.23" *)
  output RXDATAVALID;
  wire RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13167.11-13167.24" *)
  input RXDEC8B10BUSE;
  wire RXDEC8B10BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13134.18-13134.27" *)
  output [3:0] RXDISPERR;
  wire [3:0] RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13168.11-13168.28" *)
  input RXDLYALIGNDISABLE;
  wire RXDLYALIGNDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13169.11-13169.27" *)
  input RXDLYALIGNMONENB;
  wire RXDLYALIGNMONENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13143.18-13143.35" *)
  output [7:0] RXDLYALIGNMONITOR;
  wire [7:0] RXDLYALIGNMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13170.11-13170.29" *)
  input RXDLYALIGNOVERRIDE;
  wire RXDLYALIGNOVERRIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13171.11-13171.26" *)
  input RXDLYALIGNRESET;
  wire RXDLYALIGNRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13172.11-13172.31" *)
  input RXDLYALIGNSWPPRECURB;
  wire RXDLYALIGNSWPPRECURB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13173.11-13173.26" *)
  input RXDLYALIGNUPDSW;
  wire RXDLYALIGNUPDSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13100.12-13100.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13174.11-13174.23" *)
  input RXENCHANSYNC;
  wire RXENCHANSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13175.11-13175.26" *)
  input RXENMCOMMAALIGN;
  wire RXENMCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13176.11-13176.26" *)
  input RXENPCOMMAALIGN;
  wire RXENPCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13177.11-13177.28" *)
  input RXENPMAPHASEALIGN;
  wire RXENPMAPHASEALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13233.17-13233.28" *)
  input [2:0] RXENPRBSTST;
  wire [2:0] RXENPRBSTST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13178.11-13178.26" *)
  input RXENSAMPLEALIGN;
  wire RXENSAMPLEALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13256.17-13256.24" *)
  input [9:0] RXEQMIX;
  wire [9:0] RXEQMIX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13179.11-13179.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13126.18-13126.26" *)
  output [2:0] RXHEADER;
  wire [2:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13101.12-13101.25" *)
  output RXHEADERVALID;
  wire RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13121.18-13121.30" *)
  output [1:0] RXLOSSOFSYNC;
  wire [1:0] RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13180.11-13180.14" *)
  input RXN;
  wire RXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13135.18-13135.30" *)
  output [3:0] RXNOTINTABLE;
  wire [3:0] RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13102.12-13102.27" *)
  output RXOVERSAMPLEERR;
  wire RXOVERSAMPLEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13181.11-13181.14" *)
  input RXP;
  wire RXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13103.12-13103.22" *)
  output RXPLLLKDET;
  wire RXPLLLKDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13182.11-13182.23" *)
  input RXPLLLKDETEN;
  wire RXPLLLKDETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13183.11-13183.25" *)
  input RXPLLPOWERDOWN;
  wire RXPLLPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13234.17-13234.30" *)
  input [2:0] RXPLLREFSELDY;
  wire [2:0] RXPLLREFSELDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13184.11-13184.24" *)
  input RXPMASETPHASE;
  wire RXPMASETPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13185.11-13185.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13225.17-13225.28" *)
  input [1:0] RXPOWERDOWN;
  wire [1:0] RXPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13104.12-13104.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13226.17-13226.23" *)
  input [1:0] RXRATE;
  wire [1:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13105.12-13105.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13106.12-13106.20" *)
  output RXRECCLK;
  wire RXRECCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13107.12-13107.23" *)
  output RXRECCLKPCS;
  wire RXRECCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13186.11-13186.18" *)
  input RXRESET;
  wire RXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13108.12-13108.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13136.18-13136.27" *)
  output [3:0] RXRUNDISP;
  wire [3:0] RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13187.11-13187.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13109.12-13109.24" *)
  output RXSTARTOFSEQ;
  wire RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13127.18-13127.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13189.11-13189.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13188.11-13188.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13110.12-13110.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13227.17-13227.30" *)
  input [1:0] SOUTHREFCLKRX;
  wire [1:0] SOUTHREFCLKRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13228.17-13228.30" *)
  input [1:0] SOUTHREFCLKTX;
  wire [1:0] SOUTHREFCLKTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13190.11-13190.18" *)
  input TSTCLK0;
  wire TSTCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13191.11-13191.18" *)
  input TSTCLK1;
  wire TSTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13220.18-13220.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13145.18-13145.24" *)
  output [9:0] TSTOUT;
  wire [9:0] TSTOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13235.17-13235.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13122.18-13122.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13244.17-13244.30" *)
  input [3:0] TXBYPASS8B10B;
  wire [3:0] TXBYPASS8B10B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13245.17-13245.31" *)
  input [3:0] TXCHARDISPMODE;
  wire [3:0] TXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13246.17-13246.30" *)
  input [3:0] TXCHARDISPVAL;
  wire [3:0] TXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13247.17-13247.26" *)
  input [3:0] TXCHARISK;
  wire [3:0] TXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13192.11-13192.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13193.11-13193.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13194.11-13194.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13240.18-13240.24" *)
  input [31:0] TXDATA;
  wire [31:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13195.11-13195.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13196.11-13196.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13248.17-13248.27" *)
  input [3:0] TXDIFFCTRL;
  wire [3:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13197.11-13197.28" *)
  input TXDLYALIGNDISABLE;
  wire TXDLYALIGNDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13198.11-13198.27" *)
  input TXDLYALIGNMONENB;
  wire TXDLYALIGNMONENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13144.18-13144.35" *)
  output [7:0] TXDLYALIGNMONITOR;
  wire [7:0] TXDLYALIGNMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13199.11-13199.29" *)
  input TXDLYALIGNOVERRIDE;
  wire TXDLYALIGNOVERRIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13200.11-13200.26" *)
  input TXDLYALIGNRESET;
  wire TXDLYALIGNRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13201.11-13201.26" *)
  input TXDLYALIGNUPDSW;
  wire TXDLYALIGNUPDSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13202.11-13202.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13203.11-13203.24" *)
  input TXENC8B10BUSE;
  wire TXENC8B10BUSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13204.11-13204.28" *)
  input TXENPMAPHASEALIGN;
  wire TXENPMAPHASEALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13236.17-13236.28" *)
  input [2:0] TXENPRBSTST;
  wire [2:0] TXENPRBSTST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13111.12-13111.26" *)
  output TXGEARBOXREADY;
  wire TXGEARBOXREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13237.17-13237.25" *)
  input [2:0] TXHEADER;
  wire [2:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13205.11-13205.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13137.18-13137.24" *)
  output [3:0] TXKERR;
  wire [3:0] TXKERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13238.17-13238.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13112.12-13112.15" *)
  output TXN;
  wire TXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13113.12-13113.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13114.12-13114.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13115.12-13115.15" *)
  output TXP;
  wire TXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13206.11-13206.24" *)
  input TXPDOWNASYNCH;
  wire TXPDOWNASYNCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13116.12-13116.22" *)
  output TXPLLLKDET;
  wire TXPLLLKDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13207.11-13207.23" *)
  input TXPLLLKDETEN;
  wire TXPLLLKDETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13208.11-13208.25" *)
  input TXPLLPOWERDOWN;
  wire TXPLLPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13239.17-13239.30" *)
  input [2:0] TXPLLREFSELDY;
  wire [2:0] TXPLLREFSELDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13209.11-13209.24" *)
  input TXPMASETPHASE;
  wire TXPMASETPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13210.11-13210.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13252.17-13252.31" *)
  input [4:0] TXPOSTEMPHASIS;
  wire [4:0] TXPOSTEMPHASIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13229.17-13229.28" *)
  input [1:0] TXPOWERDOWN;
  wire [1:0] TXPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13211.11-13211.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13249.17-13249.30" *)
  input [3:0] TXPREEMPHASIS;
  wire [3:0] TXPREEMPHASIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13230.17-13230.23" *)
  input [1:0] TXRATE;
  wire [1:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13117.12-13117.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13212.11-13212.18" *)
  input TXRESET;
  wire TXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13118.12-13118.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13138.18-13138.27" *)
  output [3:0] TXRUNDISP;
  wire [3:0] TXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13254.17-13254.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13213.11-13213.21" *)
  input TXSTARTSEQ;
  wire TXSTARTSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13214.11-13214.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13216.11-13216.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13215.11-13215.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13217.11-13217.21" *)
  input USRCODEERR;
  wire USRCODEERR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14479.1-14925.10" *)
module GTXE2_CHANNEL(CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DRPRDY, EYESCANDATAERROR, GTREFCLKMONITOR, GTXTXN, GTXTXP, PHYSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCOMINITDET, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET, RXDATAVALID, RXDLYSRESETDONE
, RXELECIDLE, RXHEADERVALID, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPRBSERR, RXQPISENN, RXQPISENP, RXRATEDONE, RXRESETDONE, RXSTARTOFSEQ, RXVALID, TXCOMFINISH, TXDLYSRESETDONE, TXGEARBOXREADY, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE
, TXQPISENN, TXQPISENP, TXRATEDONE, TXRESETDONE, DRPDO, PCSRSVDOUT, RXCLKCORCNT, TXBUFSTATUS, RXBUFSTATUS, RXHEADER, RXSTATUS, RXCHBONDO, RXPHMONITOR, RXPHSLIPMONITOR, RXDATA, RXMONITOROUT, DMONITOROUT, RXCHARISCOMMA, RXCHARISK, RXDISPERR, RXNOTINTABLE
, TSTOUT, CFGRESET, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLRESET, DRPCLK, DRPEN, DRPWE, EYESCANMODE, EYESCANRESET, EYESCANTRIGGER, GTGREFCLK, GTNORTHREFCLK0, GTNORTHREFCLK1, GTREFCLK0, GTREFCLK1, GTRESETSEL, GTRXRESET, GTSOUTHREFCLK0, GTSOUTHREFCLK1
, GTTXRESET, GTXRXN, GTXRXP, QPLLCLK, QPLLREFCLK, RESETOVRD, RX8B10BEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCDRRESETRSV, RXCHBONDEN, RXCHBONDMASTER, RXCHBONDSLAVE, RXCOMMADETEN, RXDDIEN, RXDFEAGCHOLD, RXDFEAGCOVRDEN, RXDFECM1EN
, RXDFELFHOLD, RXDFELFOVRDEN, RXDFELPMRESET, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN, RXDFEVSEN, RXDFEXYDEN, RXDFEXYDHOLD, RXDFEXYDOVRDEN, RXDLYBYPASS, RXDLYEN
, RXDLYOVRDEN, RXDLYSRESET, RXGEARBOXSLIP, RXLPMEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN, RXMCOMMAALIGNEN, RXOOBRESET, RXOSHOLD, RXOSOVRDEN, RXPCOMMAALIGNEN, RXPCSRESET, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPMARESET, RXPOLARITY
, RXPRBSCNTRESET, RXQPIEN, RXSLIDE, RXUSERRDY, RXUSRCLK2, RXUSRCLK, SETERRSTATUS, TX8B10BEN, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXDEEMPH, TXDETECTRX, TXDIFFPD, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE
, TXINHIBIT, TXPCSRESET, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPISOPD, TXPMARESET, TXPOLARITY, TXPOSTCURSORINV, TXPRBSFORCEERR, TXPRECURSORINV, TXQPIBIASEN, TXQPISTRONGPDOWN, TXQPIWEAKPUP, TXSTARTSEQ, TXSWING
, TXUSERRDY, TXUSRCLK2, TXUSRCLK, DRPDI, GTRSVD, PCSRSVDIN, TSTIN, RXELECIDLEMODE, RXMONITORSEL, RXPD, RXSYSCLKSEL, TXPD, TXSYSCLKSEL, CPLLREFCLKSEL, LOOPBACK, RXCHBONDLEVEL, RXOUTCLKSEL, RXPRBSSEL, RXRATE, TXBUFDIFFCTRL, TXHEADER
, TXMARGIN, TXOUTCLKSEL, TXPRBSSEL, TXRATE, CLKRSVD, TXDIFFCTRL, PCSRSVDIN2, PMARSVDIN2, PMARSVDIN, RXCHBONDI, TXPOSTCURSOR, TXPRECURSOR, TXDATA, TXMAINCURSOR, TXSEQUENCE, TX8B10BBYPASS, TXCHARDISPMODE, TXCHARDISPVAL, TXCHARISK, DRPADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14751.11-14751.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14909.17-14909.24" *)
  input [3:0] CLKRSVD;
  wire [3:0] CLKRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14687.12-14687.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14688.12-14688.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* invertible_pin = "IS_CPLLLOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14753.11-14753.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14754.11-14754.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14755.11-14755.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14689.12-14689.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14897.17-14897.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14756.11-14756.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14745.18-14745.29" *)
  output [7:0] DMONITOROUT;
  wire [7:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14924.17-14924.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14758.11-14758.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14887.18-14887.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14733.19-14733.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14759.11-14759.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14690.12-14690.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14760.11-14760.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14691.12-14691.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14761.11-14761.22" *)
  input EYESCANMODE;
  wire EYESCANMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14762.11-14762.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14763.11-14763.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* invertible_pin = "IS_GTGREFCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14765.11-14765.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14766.11-14766.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14767.11-14767.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14768.11-14768.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14769.11-14769.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14692.12-14692.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14770.11-14770.21" *)
  input GTRESETSEL;
  wire GTRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14888.18-14888.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14771.11-14771.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14772.11-14772.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14773.11-14773.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14774.11-14774.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14775.11-14775.17" *)
  input GTXRXN;
  wire GTXRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14776.11-14776.17" *)
  input GTXRXP;
  wire GTXRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14693.12-14693.18" *)
  output GTXTXN;
  wire GTXTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14694.12-14694.18" *)
  output GTXTXP;
  wire GTXTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14898.17-14898.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14889.18-14889.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14911.17-14911.27" *)
  input [4:0] PCSRSVDIN2;
  wire [4:0] PCSRSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14734.19-14734.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14695.12-14695.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14913.17-14913.26" *)
  input [4:0] PMARSVDIN;
  wire [4:0] PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14912.17-14912.27" *)
  input [4:0] PMARSVDIN2;
  wire [4:0] PMARSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14777.11-14777.18" *)
  input QPLLCLK;
  wire QPLLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14778.11-14778.21" *)
  input QPLLREFCLK;
  wire QPLLREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14779.11-14779.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14780.11-14780.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14781.11-14781.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14737.18-14737.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14696.12-14696.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14697.12-14697.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14782.11-14782.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14783.11-14783.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14698.12-14698.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14784.11-14784.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14785.11-14785.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14786.11-14786.24" *)
  input RXCDRRESETRSV;
  wire RXCDRRESETRSV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14699.12-14699.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14700.12-14700.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14701.12-14701.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14746.18-14746.31" *)
  output [7:0] RXCHARISCOMMA;
  wire [7:0] RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14747.18-14747.27" *)
  output [7:0] RXCHARISK;
  wire [7:0] RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14787.11-14787.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14914.17-14914.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14899.17-14899.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14788.11-14788.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14740.18-14740.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14789.11-14789.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14735.18-14735.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14702.12-14702.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14703.12-14703.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14790.11-14790.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14704.12-14704.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14705.12-14705.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14743.19-14743.25" *)
  output [63:0] RXDATA;
  wire [63:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14706.12-14706.23" *)
  output RXDATAVALID;
  wire RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14791.11-14791.18" *)
  input RXDDIEN;
  wire RXDDIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14792.11-14792.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14793.11-14793.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14794.11-14794.21" *)
  input RXDFECM1EN;
  wire RXDFECM1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14795.11-14795.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14796.11-14796.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14797.11-14797.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14798.11-14798.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14799.11-14799.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14800.11-14800.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14801.11-14801.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14802.11-14802.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14803.11-14803.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14804.11-14804.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14805.11-14805.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14806.11-14806.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14807.11-14807.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14808.11-14808.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14809.11-14809.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14810.11-14810.20" *)
  input RXDFEVSEN;
  wire RXDFEVSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14811.11-14811.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14812.11-14812.23" *)
  input RXDFEXYDHOLD;
  wire RXDFEXYDHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14813.11-14813.25" *)
  input RXDFEXYDOVRDEN;
  wire RXDFEXYDOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14748.18-14748.27" *)
  output [7:0] RXDISPERR;
  wire [7:0] RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14814.11-14814.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14815.11-14815.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14816.11-14816.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14817.11-14817.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14707.12-14707.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14708.12-14708.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14891.17-14891.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14818.11-14818.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14738.18-14738.26" *)
  output [2:0] RXHEADER;
  wire [2:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14709.12-14709.25" *)
  output RXHEADERVALID;
  wire RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14819.11-14819.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14820.11-14820.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14821.11-14821.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14822.11-14822.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14823.11-14823.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14824.11-14824.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14744.18-14744.30" *)
  output [6:0] RXMONITOROUT;
  wire [6:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14892.17-14892.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14749.18-14749.30" *)
  output [7:0] RXNOTINTABLE;
  wire [7:0] RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14825.11-14825.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14826.11-14826.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14827.11-14827.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14710.12-14710.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14711.12-14711.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14712.12-14712.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14900.17-14900.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14828.11-14828.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14829.11-14829.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14893.17-14893.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14830.11-14830.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14713.12-14713.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14831.11-14831.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14832.11-14832.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14833.11-14833.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14741.18-14741.29" *)
  output [4:0] RXPHMONITOR;
  wire [4:0] RXPHMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14834.11-14834.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14742.18-14742.33" *)
  output [4:0] RXPHSLIPMONITOR;
  wire [4:0] RXPHSLIPMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14835.11-14835.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14836.11-14836.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14837.11-14837.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14714.12-14714.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14901.17-14901.26" *)
  input [2:0] RXPRBSSEL;
  wire [2:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14838.11-14838.18" *)
  input RXQPIEN;
  wire RXQPIEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14715.12-14715.21" *)
  output RXQPISENN;
  wire RXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14716.12-14716.21" *)
  output RXQPISENP;
  wire RXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14902.17-14902.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14717.12-14717.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14718.12-14718.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14839.11-14839.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14719.12-14719.24" *)
  output RXSTARTOFSEQ;
  wire RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14739.18-14739.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14894.17-14894.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14840.11-14840.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* invertible_pin = "IS_RXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14844.11-14844.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* invertible_pin = "IS_RXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14842.11-14842.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14720.12-14720.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14845.11-14845.23" *)
  input SETERRSTATUS;
  wire SETERRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14890.18-14890.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14750.18-14750.24" *)
  output [9:0] TSTOUT;
  wire [9:0] TSTOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14920.17-14920.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14846.11-14846.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14903.17-14903.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14736.18-14736.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14921.17-14921.31" *)
  input [7:0] TXCHARDISPMODE;
  wire [7:0] TXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14922.17-14922.30" *)
  input [7:0] TXCHARDISPVAL;
  wire [7:0] TXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14923.17-14923.26" *)
  input [7:0] TXCHARISK;
  wire [7:0] TXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14721.12-14721.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14847.11-14847.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14848.11-14848.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14849.11-14849.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14917.18-14917.24" *)
  input [63:0] TXDATA;
  wire [63:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14850.11-14850.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14851.11-14851.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14910.17-14910.27" *)
  input [3:0] TXDIFFCTRL;
  wire [3:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14852.11-14852.19" *)
  input TXDIFFPD;
  wire TXDIFFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14853.11-14853.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14854.11-14854.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14855.11-14855.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14856.11-14856.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14857.11-14857.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14722.12-14722.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14858.11-14858.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14859.11-14859.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14723.12-14723.26" *)
  output TXGEARBOXREADY;
  wire TXGEARBOXREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14904.17-14904.25" *)
  input [2:0] TXHEADER;
  wire [2:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14860.11-14860.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14918.17-14918.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14905.17-14905.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14724.12-14724.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14725.12-14725.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14726.12-14726.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14906.17-14906.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14861.11-14861.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14895.17-14895.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14862.11-14862.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14863.11-14863.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14727.12-14727.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14864.11-14864.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14865.11-14865.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14866.11-14866.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* invertible_pin = "IS_TXPHDLYTSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14868.11-14868.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14869.11-14869.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14728.12-14728.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14870.11-14870.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14871.11-14871.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14872.11-14872.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14873.11-14873.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14915.17-14915.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14874.11-14874.26" *)
  input TXPOSTCURSORINV;
  wire TXPOSTCURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14875.11-14875.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14907.17-14907.26" *)
  input [2:0] TXPRBSSEL;
  wire [2:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14916.17-14916.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14876.11-14876.25" *)
  input TXPRECURSORINV;
  wire TXPRECURSORINV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14877.11-14877.22" *)
  input TXQPIBIASEN;
  wire TXQPIBIASEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14729.12-14729.21" *)
  output TXQPISENN;
  wire TXQPISENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14730.12-14730.21" *)
  output TXQPISENP;
  wire TXQPISENP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14878.11-14878.27" *)
  input TXQPISTRONGPDOWN;
  wire TXQPISTRONGPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14879.11-14879.23" *)
  input TXQPIWEAKPUP;
  wire TXQPIWEAKPUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14908.17-14908.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14731.12-14731.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14732.12-14732.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14919.17-14919.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14880.11-14880.21" *)
  input TXSTARTSEQ;
  wire TXSTARTSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14881.11-14881.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14896.17-14896.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14882.11-14882.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* invertible_pin = "IS_TXUSRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14886.11-14886.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* invertible_pin = "IS_TXUSRCLK2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14884.11-14884.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14927.1-14988.10" *)
module GTXE2_COMMON(DRPRDY, QPLLFBCLKLOST, QPLLLOCK, QPLLOUTCLK, QPLLOUTREFCLK, QPLLREFCLKLOST, REFCLKOUTMONITOR, DRPDO, QPLLDMONITOR, BGBYPASSB, BGMONITORENB, BGPDB, DRPCLK, DRPEN, DRPWE, GTGREFCLK, GTNORTHREFCLK0, GTNORTHREFCLK1, GTREFCLK0, GTREFCLK1, GTSOUTHREFCLK0
, GTSOUTHREFCLK1, QPLLLOCKDETCLK, QPLLLOCKEN, QPLLOUTRESET, QPLLPD, QPLLRESET, RCALENB, DRPDI, QPLLRSVD1, QPLLREFCLKSEL, BGRCALOVRD, QPLLRSVD2, DRPADDR, PMARSVD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14959.11-14959.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14960.11-14960.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14961.11-14961.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14984.17-14984.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14986.17-14986.24" *)
  input [7:0] DRPADDR;
  wire [7:0] DRPADDR;
  (* invertible_pin = "IS_DRPCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14963.11-14963.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14981.18-14981.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14957.19-14957.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14964.11-14964.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14950.12-14950.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14965.11-14965.16" *)
  input DRPWE;
  wire DRPWE;
  (* invertible_pin = "IS_GTGREFCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14967.11-14967.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14968.11-14968.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14969.11-14969.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14970.11-14970.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14971.11-14971.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14972.11-14972.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14973.11-14973.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14987.17-14987.24" *)
  input [7:0] PMARSVD;
  wire [7:0] PMARSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14958.18-14958.30" *)
  output [7:0] QPLLDMONITOR;
  wire [7:0] QPLLDMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14951.12-14951.25" *)
  output QPLLFBCLKLOST;
  wire QPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14952.12-14952.20" *)
  output QPLLLOCK;
  wire QPLLLOCK;
  (* invertible_pin = "IS_QPLLLOCKDETCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14975.11-14975.25" *)
  input QPLLLOCKDETCLK;
  wire QPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14976.11-14976.21" *)
  input QPLLLOCKEN;
  wire QPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14953.12-14953.22" *)
  output QPLLOUTCLK;
  wire QPLLOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14954.12-14954.25" *)
  output QPLLOUTREFCLK;
  wire QPLLOUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14977.11-14977.23" *)
  input QPLLOUTRESET;
  wire QPLLOUTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14978.11-14978.17" *)
  input QPLLPD;
  wire QPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14955.12-14955.26" *)
  output QPLLREFCLKLOST;
  wire QPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14983.17-14983.30" *)
  input [2:0] QPLLREFCLKSEL;
  wire [2:0] QPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14979.11-14979.20" *)
  input QPLLRESET;
  wire QPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14982.18-14982.27" *)
  input [15:0] QPLLRSVD1;
  wire [15:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14985.17-14985.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14980.11-14980.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14956.12-14956.28" *)
  output REFCLKOUTMONITOR;
  wire REFCLKOUTMONITOR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11981.1-12415.10" *)
module GTX_DUAL(DRDY, PHYSTATUS0, PHYSTATUS1, PLLLKDET, REFCLKOUT, RESETDONE0, RESETDONE1, RXBYTEISALIGNED0, RXBYTEISALIGNED1, RXBYTEREALIGN0, RXBYTEREALIGN1, RXCHANBONDSEQ0, RXCHANBONDSEQ1, RXCHANISALIGNED0, RXCHANISALIGNED1, RXCHANREALIGN0, RXCHANREALIGN1, RXCOMMADET0, RXCOMMADET1, RXDATAVALID0, RXDATAVALID1
, RXELECIDLE0, RXELECIDLE1, RXHEADERVALID0, RXHEADERVALID1, RXOVERSAMPLEERR0, RXOVERSAMPLEERR1, RXPRBSERR0, RXPRBSERR1, RXRECCLK0, RXRECCLK1, RXSTARTOFSEQ0, RXSTARTOFSEQ1, RXVALID0, RXVALID1, TXGEARBOXREADY0, TXGEARBOXREADY1, TXN0, TXN1, TXOUTCLK0, TXOUTCLK1, TXP0
, TXP1, DO, RXLOSSOFSYNC0, RXLOSSOFSYNC1, TXBUFSTATUS0, TXBUFSTATUS1, DFESENSCAL0, DFESENSCAL1, RXBUFSTATUS0, RXBUFSTATUS1, RXCLKCORCNT0, RXCLKCORCNT1, RXHEADER0, RXHEADER1, RXSTATUS0, RXSTATUS1, RXDATA0, RXDATA1, DFETAP3MONITOR0, DFETAP3MONITOR1, DFETAP4MONITOR0
, DFETAP4MONITOR1, RXCHARISCOMMA0, RXCHARISCOMMA1, RXCHARISK0, RXCHARISK1, RXCHBONDO0, RXCHBONDO1, RXDISPERR0, RXDISPERR1, RXNOTINTABLE0, RXNOTINTABLE1, RXRUNDISP0, RXRUNDISP1, TXKERR0, TXKERR1, TXRUNDISP0, TXRUNDISP1, DFEEYEDACMONITOR0, DFEEYEDACMONITOR1, DFETAP1MONITOR0, DFETAP1MONITOR1
, DFETAP2MONITOR0, DFETAP2MONITOR1, DFECLKDLYADJMONITOR0, DFECLKDLYADJMONITOR1, CLKIN, DCLK, DEN, DWE, GTXRESET, INTDATAWIDTH, PLLLKDETEN, PLLPOWERDOWN, PRBSCNTRESET0, PRBSCNTRESET1, REFCLKPWRDNB, RXBUFRESET0, RXBUFRESET1, RXCDRRESET0, RXCDRRESET1, RXCOMMADETUSE0, RXCOMMADETUSE1
, RXDEC8B10BUSE0, RXDEC8B10BUSE1, RXENCHANSYNC0, RXENCHANSYNC1, RXENEQB0, RXENEQB1, RXENMCOMMAALIGN0, RXENMCOMMAALIGN1, RXENPCOMMAALIGN0, RXENPCOMMAALIGN1, RXENPMAPHASEALIGN0, RXENPMAPHASEALIGN1, RXENSAMPLEALIGN0, RXENSAMPLEALIGN1, RXGEARBOXSLIP0, RXGEARBOXSLIP1, RXN0, RXN1, RXP0, RXP1, RXPMASETPHASE0
, RXPMASETPHASE1, RXPOLARITY0, RXPOLARITY1, RXRESET0, RXRESET1, RXSLIDE0, RXSLIDE1, RXUSRCLK0, RXUSRCLK1, RXUSRCLK20, RXUSRCLK21, TXCOMSTART0, TXCOMSTART1, TXCOMTYPE0, TXCOMTYPE1, TXDETECTRX0, TXDETECTRX1, TXELECIDLE0, TXELECIDLE1, TXENC8B10BUSE0, TXENC8B10BUSE1
, TXENPMAPHASEALIGN0, TXENPMAPHASEALIGN1, TXINHIBIT0, TXINHIBIT1, TXPMASETPHASE0, TXPMASETPHASE1, TXPOLARITY0, TXPOLARITY1, TXRESET0, TXRESET1, TXSTARTSEQ0, TXSTARTSEQ1, TXUSRCLK0, TXUSRCLK1, TXUSRCLK20, TXUSRCLK21, GTXTEST, DI, RXDATAWIDTH0, RXDATAWIDTH1, RXENPRBSTST0
, RXENPRBSTST1, RXEQMIX0, RXEQMIX1, RXPOWERDOWN0, RXPOWERDOWN1, TXDATAWIDTH0, TXDATAWIDTH1, TXENPRBSTST0, TXENPRBSTST1, TXPOWERDOWN0, TXPOWERDOWN1, LOOPBACK0, LOOPBACK1, TXBUFDIFFCTRL0, TXBUFDIFFCTRL1, TXDIFFCTRL0, TXDIFFCTRL1, TXHEADER0, TXHEADER1, TXDATA0, TXDATA1
, DFETAP30, DFETAP31, DFETAP40, DFETAP41, RXCHBONDI0, RXCHBONDI1, RXEQPOLE0, RXEQPOLE1, TXBYPASS8B10B0, TXBYPASS8B10B1, TXCHARDISPMODE0, TXCHARDISPMODE1, TXCHARDISPVAL0, TXCHARDISPVAL1, TXCHARISK0, TXCHARISK1, TXPREEMPHASIS0, TXPREEMPHASIS1, DFETAP10, DFETAP11, DFETAP20
, DFETAP21, DFECLKDLYADJ0, DFECLKDLYADJ1, DADDR, TXSEQUENCE0, TXSEQUENCE1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12287.11-12287.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12412.17-12412.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12288.11-12288.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12289.11-12289.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12410.17-12410.30" *)
  input [5:0] DFECLKDLYADJ0;
  wire [5:0] DFECLKDLYADJ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12411.17-12411.30" *)
  input [5:0] DFECLKDLYADJ1;
  wire [5:0] DFECLKDLYADJ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12285.18-12285.38" *)
  output [5:0] DFECLKDLYADJMONITOR0;
  wire [5:0] DFECLKDLYADJMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12286.18-12286.38" *)
  output [5:0] DFECLKDLYADJMONITOR1;
  wire [5:0] DFECLKDLYADJMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12279.18-12279.35" *)
  output [4:0] DFEEYEDACMONITOR0;
  wire [4:0] DFEEYEDACMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12280.18-12280.35" *)
  output [4:0] DFEEYEDACMONITOR1;
  wire [4:0] DFEEYEDACMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12247.18-12247.29" *)
  output [2:0] DFESENSCAL0;
  wire [2:0] DFESENSCAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12248.18-12248.29" *)
  output [2:0] DFESENSCAL1;
  wire [2:0] DFESENSCAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12406.17-12406.25" *)
  input [4:0] DFETAP10;
  wire [4:0] DFETAP10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12407.17-12407.25" *)
  input [4:0] DFETAP11;
  wire [4:0] DFETAP11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12281.18-12281.33" *)
  output [4:0] DFETAP1MONITOR0;
  wire [4:0] DFETAP1MONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12282.18-12282.33" *)
  output [4:0] DFETAP1MONITOR1;
  wire [4:0] DFETAP1MONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12408.17-12408.25" *)
  input [4:0] DFETAP20;
  wire [4:0] DFETAP20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12409.17-12409.25" *)
  input [4:0] DFETAP21;
  wire [4:0] DFETAP21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12283.18-12283.33" *)
  output [4:0] DFETAP2MONITOR0;
  wire [4:0] DFETAP2MONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12284.18-12284.33" *)
  output [4:0] DFETAP2MONITOR1;
  wire [4:0] DFETAP2MONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12388.17-12388.25" *)
  input [3:0] DFETAP30;
  wire [3:0] DFETAP30;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12389.17-12389.25" *)
  input [3:0] DFETAP31;
  wire [3:0] DFETAP31;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12259.18-12259.33" *)
  output [3:0] DFETAP3MONITOR0;
  wire [3:0] DFETAP3MONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12260.18-12260.33" *)
  output [3:0] DFETAP3MONITOR1;
  wire [3:0] DFETAP3MONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12390.17-12390.25" *)
  input [3:0] DFETAP40;
  wire [3:0] DFETAP40;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12391.17-12391.25" *)
  input [3:0] DFETAP41;
  wire [3:0] DFETAP41;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12261.18-12261.33" *)
  output [3:0] DFETAP4MONITOR0;
  wire [3:0] DFETAP4MONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12262.18-12262.33" *)
  output [3:0] DFETAP4MONITOR1;
  wire [3:0] DFETAP4MONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12363.18-12363.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12242.19-12242.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12199.12-12199.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12290.11-12290.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12291.11-12291.19" *)
  input GTXRESET;
  wire GTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12362.18-12362.25" *)
  input [13:0] GTXTEST;
  wire [13:0] GTXTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12292.11-12292.23" *)
  input INTDATAWIDTH;
  wire INTDATAWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12378.17-12378.26" *)
  input [2:0] LOOPBACK0;
  wire [2:0] LOOPBACK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12379.17-12379.26" *)
  input [2:0] LOOPBACK1;
  wire [2:0] LOOPBACK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12200.12-12200.22" *)
  output PHYSTATUS0;
  wire PHYSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12201.12-12201.22" *)
  output PHYSTATUS1;
  wire PHYSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12202.12-12202.20" *)
  output PLLLKDET;
  wire PLLLKDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12293.11-12293.21" *)
  input PLLLKDETEN;
  wire PLLLKDETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12294.11-12294.23" *)
  input PLLPOWERDOWN;
  wire PLLPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12295.11-12295.24" *)
  input PRBSCNTRESET0;
  wire PRBSCNTRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12296.11-12296.24" *)
  input PRBSCNTRESET1;
  wire PRBSCNTRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12203.12-12203.21" *)
  output REFCLKOUT;
  wire REFCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12297.11-12297.23" *)
  input REFCLKPWRDNB;
  wire REFCLKPWRDNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12204.12-12204.22" *)
  output RESETDONE0;
  wire RESETDONE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12205.12-12205.22" *)
  output RESETDONE1;
  wire RESETDONE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12298.11-12298.22" *)
  input RXBUFRESET0;
  wire RXBUFRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12299.11-12299.22" *)
  input RXBUFRESET1;
  wire RXBUFRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12249.18-12249.30" *)
  output [2:0] RXBUFSTATUS0;
  wire [2:0] RXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12250.18-12250.30" *)
  output [2:0] RXBUFSTATUS1;
  wire [2:0] RXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12206.12-12206.28" *)
  output RXBYTEISALIGNED0;
  wire RXBYTEISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12207.12-12207.28" *)
  output RXBYTEISALIGNED1;
  wire RXBYTEISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12208.12-12208.26" *)
  output RXBYTEREALIGN0;
  wire RXBYTEREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12209.12-12209.26" *)
  output RXBYTEREALIGN1;
  wire RXBYTEREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12300.11-12300.22" *)
  input RXCDRRESET0;
  wire RXCDRRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12301.11-12301.22" *)
  input RXCDRRESET1;
  wire RXCDRRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12210.12-12210.26" *)
  output RXCHANBONDSEQ0;
  wire RXCHANBONDSEQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12211.12-12211.26" *)
  output RXCHANBONDSEQ1;
  wire RXCHANBONDSEQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12212.12-12212.28" *)
  output RXCHANISALIGNED0;
  wire RXCHANISALIGNED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12213.12-12213.28" *)
  output RXCHANISALIGNED1;
  wire RXCHANISALIGNED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12214.12-12214.26" *)
  output RXCHANREALIGN0;
  wire RXCHANREALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12215.12-12215.26" *)
  output RXCHANREALIGN1;
  wire RXCHANREALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12263.18-12263.32" *)
  output [3:0] RXCHARISCOMMA0;
  wire [3:0] RXCHARISCOMMA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12264.18-12264.32" *)
  output [3:0] RXCHARISCOMMA1;
  wire [3:0] RXCHARISCOMMA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12265.18-12265.28" *)
  output [3:0] RXCHARISK0;
  wire [3:0] RXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12266.18-12266.28" *)
  output [3:0] RXCHARISK1;
  wire [3:0] RXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12392.17-12392.27" *)
  input [3:0] RXCHBONDI0;
  wire [3:0] RXCHBONDI0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12393.17-12393.27" *)
  input [3:0] RXCHBONDI1;
  wire [3:0] RXCHBONDI1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12267.18-12267.28" *)
  output [3:0] RXCHBONDO0;
  wire [3:0] RXCHBONDO0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12268.18-12268.28" *)
  output [3:0] RXCHBONDO1;
  wire [3:0] RXCHBONDO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12251.18-12251.30" *)
  output [2:0] RXCLKCORCNT0;
  wire [2:0] RXCLKCORCNT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12252.18-12252.30" *)
  output [2:0] RXCLKCORCNT1;
  wire [2:0] RXCLKCORCNT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12216.12-12216.23" *)
  output RXCOMMADET0;
  wire RXCOMMADET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12217.12-12217.23" *)
  output RXCOMMADET1;
  wire RXCOMMADET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12302.11-12302.25" *)
  input RXCOMMADETUSE0;
  wire RXCOMMADETUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12303.11-12303.25" *)
  input RXCOMMADETUSE1;
  wire RXCOMMADETUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12257.19-12257.26" *)
  output [31:0] RXDATA0;
  wire [31:0] RXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12258.19-12258.26" *)
  output [31:0] RXDATA1;
  wire [31:0] RXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12218.12-12218.24" *)
  output RXDATAVALID0;
  wire RXDATAVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12219.12-12219.24" *)
  output RXDATAVALID1;
  wire RXDATAVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12364.17-12364.29" *)
  input [1:0] RXDATAWIDTH0;
  wire [1:0] RXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12365.17-12365.29" *)
  input [1:0] RXDATAWIDTH1;
  wire [1:0] RXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12304.11-12304.25" *)
  input RXDEC8B10BUSE0;
  wire RXDEC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12305.11-12305.25" *)
  input RXDEC8B10BUSE1;
  wire RXDEC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12269.18-12269.28" *)
  output [3:0] RXDISPERR0;
  wire [3:0] RXDISPERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12270.18-12270.28" *)
  output [3:0] RXDISPERR1;
  wire [3:0] RXDISPERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12220.12-12220.23" *)
  output RXELECIDLE0;
  wire RXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12221.12-12221.23" *)
  output RXELECIDLE1;
  wire RXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12306.11-12306.24" *)
  input RXENCHANSYNC0;
  wire RXENCHANSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12307.11-12307.24" *)
  input RXENCHANSYNC1;
  wire RXENCHANSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12308.11-12308.19" *)
  input RXENEQB0;
  wire RXENEQB0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12309.11-12309.19" *)
  input RXENEQB1;
  wire RXENEQB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12310.11-12310.27" *)
  input RXENMCOMMAALIGN0;
  wire RXENMCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12311.11-12311.27" *)
  input RXENMCOMMAALIGN1;
  wire RXENMCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12312.11-12312.27" *)
  input RXENPCOMMAALIGN0;
  wire RXENPCOMMAALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12313.11-12313.27" *)
  input RXENPCOMMAALIGN1;
  wire RXENPCOMMAALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12314.11-12314.29" *)
  input RXENPMAPHASEALIGN0;
  wire RXENPMAPHASEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12315.11-12315.29" *)
  input RXENPMAPHASEALIGN1;
  wire RXENPMAPHASEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12366.17-12366.29" *)
  input [1:0] RXENPRBSTST0;
  wire [1:0] RXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12367.17-12367.29" *)
  input [1:0] RXENPRBSTST1;
  wire [1:0] RXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12316.11-12316.27" *)
  input RXENSAMPLEALIGN0;
  wire RXENSAMPLEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12317.11-12317.27" *)
  input RXENSAMPLEALIGN1;
  wire RXENSAMPLEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12368.17-12368.25" *)
  input [1:0] RXEQMIX0;
  wire [1:0] RXEQMIX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12369.17-12369.25" *)
  input [1:0] RXEQMIX1;
  wire [1:0] RXEQMIX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12394.17-12394.26" *)
  input [3:0] RXEQPOLE0;
  wire [3:0] RXEQPOLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12395.17-12395.26" *)
  input [3:0] RXEQPOLE1;
  wire [3:0] RXEQPOLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12318.11-12318.25" *)
  input RXGEARBOXSLIP0;
  wire RXGEARBOXSLIP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12319.11-12319.25" *)
  input RXGEARBOXSLIP1;
  wire RXGEARBOXSLIP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12253.18-12253.27" *)
  output [2:0] RXHEADER0;
  wire [2:0] RXHEADER0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12254.18-12254.27" *)
  output [2:0] RXHEADER1;
  wire [2:0] RXHEADER1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12222.12-12222.26" *)
  output RXHEADERVALID0;
  wire RXHEADERVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12223.12-12223.26" *)
  output RXHEADERVALID1;
  wire RXHEADERVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12243.18-12243.31" *)
  output [1:0] RXLOSSOFSYNC0;
  wire [1:0] RXLOSSOFSYNC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12244.18-12244.31" *)
  output [1:0] RXLOSSOFSYNC1;
  wire [1:0] RXLOSSOFSYNC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12320.11-12320.15" *)
  input RXN0;
  wire RXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12321.11-12321.15" *)
  input RXN1;
  wire RXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12271.18-12271.31" *)
  output [3:0] RXNOTINTABLE0;
  wire [3:0] RXNOTINTABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12272.18-12272.31" *)
  output [3:0] RXNOTINTABLE1;
  wire [3:0] RXNOTINTABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12224.12-12224.28" *)
  output RXOVERSAMPLEERR0;
  wire RXOVERSAMPLEERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12225.12-12225.28" *)
  output RXOVERSAMPLEERR1;
  wire RXOVERSAMPLEERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12322.11-12322.15" *)
  input RXP0;
  wire RXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12323.11-12323.15" *)
  input RXP1;
  wire RXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12324.11-12324.25" *)
  input RXPMASETPHASE0;
  wire RXPMASETPHASE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12325.11-12325.25" *)
  input RXPMASETPHASE1;
  wire RXPMASETPHASE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12326.11-12326.22" *)
  input RXPOLARITY0;
  wire RXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12327.11-12327.22" *)
  input RXPOLARITY1;
  wire RXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12370.17-12370.29" *)
  input [1:0] RXPOWERDOWN0;
  wire [1:0] RXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12371.17-12371.29" *)
  input [1:0] RXPOWERDOWN1;
  wire [1:0] RXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12226.12-12226.22" *)
  output RXPRBSERR0;
  wire RXPRBSERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12227.12-12227.22" *)
  output RXPRBSERR1;
  wire RXPRBSERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12228.12-12228.21" *)
  output RXRECCLK0;
  wire RXRECCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12229.12-12229.21" *)
  output RXRECCLK1;
  wire RXRECCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12328.11-12328.19" *)
  input RXRESET0;
  wire RXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12329.11-12329.19" *)
  input RXRESET1;
  wire RXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12273.18-12273.28" *)
  output [3:0] RXRUNDISP0;
  wire [3:0] RXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12274.18-12274.28" *)
  output [3:0] RXRUNDISP1;
  wire [3:0] RXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12330.11-12330.19" *)
  input RXSLIDE0;
  wire RXSLIDE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12331.11-12331.19" *)
  input RXSLIDE1;
  wire RXSLIDE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12230.12-12230.25" *)
  output RXSTARTOFSEQ0;
  wire RXSTARTOFSEQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12231.12-12231.25" *)
  output RXSTARTOFSEQ1;
  wire RXSTARTOFSEQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12255.18-12255.27" *)
  output [2:0] RXSTATUS0;
  wire [2:0] RXSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12256.18-12256.27" *)
  output [2:0] RXSTATUS1;
  wire [2:0] RXSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12332.11-12332.20" *)
  input RXUSRCLK0;
  wire RXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12333.11-12333.20" *)
  input RXUSRCLK1;
  wire RXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12334.11-12334.21" *)
  input RXUSRCLK20;
  wire RXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12335.11-12335.21" *)
  input RXUSRCLK21;
  wire RXUSRCLK21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12232.12-12232.20" *)
  output RXVALID0;
  wire RXVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12233.12-12233.20" *)
  output RXVALID1;
  wire RXVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12380.17-12380.31" *)
  input [2:0] TXBUFDIFFCTRL0;
  wire [2:0] TXBUFDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12381.17-12381.31" *)
  input [2:0] TXBUFDIFFCTRL1;
  wire [2:0] TXBUFDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12245.18-12245.30" *)
  output [1:0] TXBUFSTATUS0;
  wire [1:0] TXBUFSTATUS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12246.18-12246.30" *)
  output [1:0] TXBUFSTATUS1;
  wire [1:0] TXBUFSTATUS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12396.17-12396.31" *)
  input [3:0] TXBYPASS8B10B0;
  wire [3:0] TXBYPASS8B10B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12397.17-12397.31" *)
  input [3:0] TXBYPASS8B10B1;
  wire [3:0] TXBYPASS8B10B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12398.17-12398.32" *)
  input [3:0] TXCHARDISPMODE0;
  wire [3:0] TXCHARDISPMODE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12399.17-12399.32" *)
  input [3:0] TXCHARDISPMODE1;
  wire [3:0] TXCHARDISPMODE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12400.17-12400.31" *)
  input [3:0] TXCHARDISPVAL0;
  wire [3:0] TXCHARDISPVAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12401.17-12401.31" *)
  input [3:0] TXCHARDISPVAL1;
  wire [3:0] TXCHARDISPVAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12402.17-12402.27" *)
  input [3:0] TXCHARISK0;
  wire [3:0] TXCHARISK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12403.17-12403.27" *)
  input [3:0] TXCHARISK1;
  wire [3:0] TXCHARISK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12336.11-12336.22" *)
  input TXCOMSTART0;
  wire TXCOMSTART0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12337.11-12337.22" *)
  input TXCOMSTART1;
  wire TXCOMSTART1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12338.11-12338.21" *)
  input TXCOMTYPE0;
  wire TXCOMTYPE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12339.11-12339.21" *)
  input TXCOMTYPE1;
  wire TXCOMTYPE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12386.18-12386.25" *)
  input [31:0] TXDATA0;
  wire [31:0] TXDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12387.18-12387.25" *)
  input [31:0] TXDATA1;
  wire [31:0] TXDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12372.17-12372.29" *)
  input [1:0] TXDATAWIDTH0;
  wire [1:0] TXDATAWIDTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12373.17-12373.29" *)
  input [1:0] TXDATAWIDTH1;
  wire [1:0] TXDATAWIDTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12340.11-12340.22" *)
  input TXDETECTRX0;
  wire TXDETECTRX0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12341.11-12341.22" *)
  input TXDETECTRX1;
  wire TXDETECTRX1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12382.17-12382.28" *)
  input [2:0] TXDIFFCTRL0;
  wire [2:0] TXDIFFCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12383.17-12383.28" *)
  input [2:0] TXDIFFCTRL1;
  wire [2:0] TXDIFFCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12342.11-12342.22" *)
  input TXELECIDLE0;
  wire TXELECIDLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12343.11-12343.22" *)
  input TXELECIDLE1;
  wire TXELECIDLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12344.11-12344.25" *)
  input TXENC8B10BUSE0;
  wire TXENC8B10BUSE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12345.11-12345.25" *)
  input TXENC8B10BUSE1;
  wire TXENC8B10BUSE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12346.11-12346.29" *)
  input TXENPMAPHASEALIGN0;
  wire TXENPMAPHASEALIGN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12347.11-12347.29" *)
  input TXENPMAPHASEALIGN1;
  wire TXENPMAPHASEALIGN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12374.17-12374.29" *)
  input [1:0] TXENPRBSTST0;
  wire [1:0] TXENPRBSTST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12375.17-12375.29" *)
  input [1:0] TXENPRBSTST1;
  wire [1:0] TXENPRBSTST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12234.12-12234.27" *)
  output TXGEARBOXREADY0;
  wire TXGEARBOXREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12235.12-12235.27" *)
  output TXGEARBOXREADY1;
  wire TXGEARBOXREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12384.17-12384.26" *)
  input [2:0] TXHEADER0;
  wire [2:0] TXHEADER0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12385.17-12385.26" *)
  input [2:0] TXHEADER1;
  wire [2:0] TXHEADER1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12348.11-12348.21" *)
  input TXINHIBIT0;
  wire TXINHIBIT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12349.11-12349.21" *)
  input TXINHIBIT1;
  wire TXINHIBIT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12275.18-12275.25" *)
  output [3:0] TXKERR0;
  wire [3:0] TXKERR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12276.18-12276.25" *)
  output [3:0] TXKERR1;
  wire [3:0] TXKERR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12236.12-12236.16" *)
  output TXN0;
  wire TXN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12237.12-12237.16" *)
  output TXN1;
  wire TXN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12238.12-12238.21" *)
  output TXOUTCLK0;
  wire TXOUTCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12239.12-12239.21" *)
  output TXOUTCLK1;
  wire TXOUTCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12240.12-12240.16" *)
  output TXP0;
  wire TXP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12241.12-12241.16" *)
  output TXP1;
  wire TXP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12350.11-12350.25" *)
  input TXPMASETPHASE0;
  wire TXPMASETPHASE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12351.11-12351.25" *)
  input TXPMASETPHASE1;
  wire TXPMASETPHASE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12352.11-12352.22" *)
  input TXPOLARITY0;
  wire TXPOLARITY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12353.11-12353.22" *)
  input TXPOLARITY1;
  wire TXPOLARITY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12376.17-12376.29" *)
  input [1:0] TXPOWERDOWN0;
  wire [1:0] TXPOWERDOWN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12377.17-12377.29" *)
  input [1:0] TXPOWERDOWN1;
  wire [1:0] TXPOWERDOWN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12404.17-12404.31" *)
  input [3:0] TXPREEMPHASIS0;
  wire [3:0] TXPREEMPHASIS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12405.17-12405.31" *)
  input [3:0] TXPREEMPHASIS1;
  wire [3:0] TXPREEMPHASIS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12354.11-12354.19" *)
  input TXRESET0;
  wire TXRESET0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12355.11-12355.19" *)
  input TXRESET1;
  wire TXRESET1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12277.18-12277.28" *)
  output [3:0] TXRUNDISP0;
  wire [3:0] TXRUNDISP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12278.18-12278.28" *)
  output [3:0] TXRUNDISP1;
  wire [3:0] TXRUNDISP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12413.17-12413.28" *)
  input [6:0] TXSEQUENCE0;
  wire [6:0] TXSEQUENCE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12414.17-12414.28" *)
  input [6:0] TXSEQUENCE1;
  wire [6:0] TXSEQUENCE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12356.11-12356.22" *)
  input TXSTARTSEQ0;
  wire TXSTARTSEQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12357.11-12357.22" *)
  input TXSTARTSEQ1;
  wire TXSTARTSEQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12358.11-12358.20" *)
  input TXUSRCLK0;
  wire TXUSRCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12359.11-12359.20" *)
  input TXUSRCLK1;
  wire TXUSRCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12360.11-12360.21" *)
  input TXUSRCLK20;
  wire TXUSRCLK20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12361.11-12361.21" *)
  input TXUSRCLK21;
  wire TXUSRCLK21;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15865.1-16664.10" *)
module GTYE3_CHANNEL(BUFGTCE, BUFGTCEMASK, BUFGTDIV, BUFGTRESET, BUFGTRSTMASK, CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DMONITOROUT, DRPDO, DRPRDY, EYESCANDATAERROR, GTPOWERGOOD, GTREFCLKMONITOR, GTYTXN, GTYTXP, PCIERATEGEN3, PCIERATEIDLE, PCIERATEQPLLPD, PCIERATEQPLLRESET, PCIESYNCTXSYNCDONE
, PCIEUSERGEN3RDY, PCIEUSERPHYSTATUSRST, PCIEUSERRATESTART, PCSRSVDOUT, PHYSTATUS, PINRSRVDAS, RESETEXCEPTION, RXBUFSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCDRPHDONE, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCHBONDO, RXCKCALDONE, RXCLKCORCNT, RXCOMINITDET, RXCOMMADET, RXCOMSASDET
, RXCOMWAKEDET, RXCTRL0, RXCTRL1, RXCTRL2, RXCTRL3, RXDATA, RXDATAEXTENDRSVD, RXDATAVALID, RXDLYSRESETDONE, RXELECIDLE, RXHEADER, RXHEADERVALID, RXMONITOROUT, RXOSINTDONE, RXOSINTSTARTED, RXOSINTSTROBEDONE, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE
, RXPHALIGNERR, RXPMARESETDONE, RXPRBSERR, RXPRBSLOCKED, RXPRGDIVRESETDONE, RXRATEDONE, RXRECCLKOUT, RXRESETDONE, RXSLIDERDY, RXSLIPDONE, RXSLIPOUTCLKRDY, RXSLIPPMARDY, RXSTARTOFSEQ, RXSTATUS, RXSYNCDONE, RXSYNCOUT, RXVALID, TXBUFSTATUS, TXCOMFINISH, TXDCCDONE, TXDLYSRESETDONE
, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE, TXPMARESETDONE, TXPRGDIVRESETDONE, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, CDRSTEPDIR, CDRSTEPSQ, CDRSTEPSX, CFGRESET, CLKRSVD0, CLKRSVD1, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLREFCLKSEL
, CPLLRESET, DMONFIFORESET, DMONITORCLK, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, ELPCALDVORWREN, ELPCALPAORWREN, EVODDPHICALDONE, EVODDPHICALSTART, EVODDPHIDRDEN, EVODDPHIDWREN, EVODDPHIXRDEN, EVODDPHIXWREN, EYESCANMODE, EYESCANRESET, EYESCANTRIGGER, GTGREFCLK, GTNORTHREFCLK0
, GTNORTHREFCLK1, GTREFCLK0, GTREFCLK1, GTRESETSEL, GTRSVD, GTRXRESET, GTSOUTHREFCLK0, GTSOUTHREFCLK1, GTTXRESET, GTYRXN, GTYRXP, LOOPBACK, LOOPRSVD, LPBKRXTXSEREN, LPBKTXRXSEREN, PCIEEQRXEQADAPTDONE, PCIERSTIDLE, PCIERSTTXSYNCSTART, PCIEUSERRATEDONE, PCSRSVDIN, PCSRSVDIN2
, PMARSVDIN, QPLL0CLK, QPLL0REFCLK, QPLL1CLK, QPLL1REFCLK, RESETOVRD, RSTCLKENTX, RX8B10BEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCDRRESETRSV, RXCHBONDEN, RXCHBONDI, RXCHBONDLEVEL, RXCHBONDMASTER, RXCHBONDSLAVE, RXCKCALRESET, RXCOMMADETEN
, RXDCCFORCESTART, RXDFEAGCHOLD, RXDFEAGCOVRDEN, RXDFELFHOLD, RXDFELFOVRDEN, RXDFELPMRESET, RXDFETAP10HOLD, RXDFETAP10OVRDEN, RXDFETAP11HOLD, RXDFETAP11OVRDEN, RXDFETAP12HOLD, RXDFETAP12OVRDEN, RXDFETAP13HOLD, RXDFETAP13OVRDEN, RXDFETAP14HOLD, RXDFETAP14OVRDEN, RXDFETAP15HOLD, RXDFETAP15OVRDEN, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD
, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN, RXDFETAP6HOLD, RXDFETAP6OVRDEN, RXDFETAP7HOLD, RXDFETAP7OVRDEN, RXDFETAP8HOLD, RXDFETAP8OVRDEN, RXDFETAP9HOLD, RXDFETAP9OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN, RXDFEVSEN, RXDFEXYDEN, RXDLYBYPASS, RXDLYEN
, RXDLYOVRDEN, RXDLYSRESET, RXELECIDLEMODE, RXGEARBOXSLIP, RXLATCLK, RXLPMEN, RXLPMGCHOLD, RXLPMGCOVRDEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN, RXLPMOSHOLD, RXLPMOSOVRDEN, RXMCOMMAALIGNEN, RXMONITORSEL, RXOOBRESET, RXOSCALRESET, RXOSHOLD, RXOSINTCFG, RXOSINTEN
, RXOSINTHOLD, RXOSINTOVRDEN, RXOSINTSTROBE, RXOSINTTESTOVRDEN, RXOSOVRDEN, RXOUTCLKSEL, RXPCOMMAALIGNEN, RXPCSRESET, RXPD, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPHOVRDEN, RXPLLCLKSEL, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET, RXPRBSSEL, RXPROGDIVRESET, RXRATE
, RXRATEMODE, RXSLIDE, RXSLIPOUTCLK, RXSLIPPMA, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXSYSCLKSEL, RXUSERRDY, RXUSRCLK, RXUSRCLK2, SIGVALIDCLK, TSTIN, TX8B10BBYPASS, TX8B10BEN, TXBUFDIFFCTRL, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXCTRL0, TXCTRL1
, TXCTRL2, TXDATA, TXDATAEXTENDRSVD, TXDCCFORCESTART, TXDCCRESET, TXDEEMPH, TXDETECTRX, TXDIFFCTRL, TXDIFFPD, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXELFORCESTART, TXHEADER, TXINHIBIT, TXLATCLK, TXMAINCURSOR
, TXMARGIN, TXOUTCLKSEL, TXPCSRESET, TXPD, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPIPPMSTEPSIZE, TXPISOPD, TXPLLCLKSEL, TXPMARESET, TXPOLARITY
, TXPOSTCURSOR, TXPRBSFORCEERR, TXPRBSSEL, TXPRECURSOR, TXPROGDIVRESET, TXRATE, TXRATEMODE, TXSEQUENCE, TXSWING, TXSYNCALLIN, TXSYNCIN, TXSYNCMODE, TXSYSCLKSEL, TXUSERRDY, TXUSRCLK, TXUSRCLK2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16333.18-16333.25" *)
  output [2:0] BUFGTCE;
  wire [2:0] BUFGTCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16334.18-16334.29" *)
  output [2:0] BUFGTCEMASK;
  wire [2:0] BUFGTCEMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16335.18-16335.26" *)
  output [8:0] BUFGTDIV;
  wire [8:0] BUFGTDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16336.18-16336.28" *)
  output [2:0] BUFGTRESET;
  wire [2:0] BUFGTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16337.18-16337.30" *)
  output [2:0] BUFGTRSTMASK;
  wire [2:0] BUFGTRSTMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16428.11-16428.21" *)
  input CDRSTEPDIR;
  wire CDRSTEPDIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16429.11-16429.20" *)
  input CDRSTEPSQ;
  wire CDRSTEPSQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16430.11-16430.20" *)
  input CDRSTEPSX;
  wire CDRSTEPSX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16431.11-16431.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16432.11-16432.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16433.11-16433.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16338.12-16338.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16339.12-16339.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16434.11-16434.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16435.11-16435.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16436.11-16436.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16340.12-16340.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16437.17-16437.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16438.11-16438.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16439.11-16439.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16440.11-16440.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16341.19-16341.30" *)
  output [16:0] DMONITOROUT;
  wire [16:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16441.17-16441.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16442.11-16442.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16443.18-16443.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16342.19-16342.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16444.11-16444.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16343.12-16343.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16445.11-16445.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16446.11-16446.25" *)
  input ELPCALDVORWREN;
  wire ELPCALDVORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16447.11-16447.25" *)
  input ELPCALPAORWREN;
  wire ELPCALPAORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16448.11-16448.26" *)
  input EVODDPHICALDONE;
  wire EVODDPHICALDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16449.11-16449.27" *)
  input EVODDPHICALSTART;
  wire EVODDPHICALSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16450.11-16450.24" *)
  input EVODDPHIDRDEN;
  wire EVODDPHIDRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16451.11-16451.24" *)
  input EVODDPHIDWREN;
  wire EVODDPHIDWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16452.11-16452.24" *)
  input EVODDPHIXRDEN;
  wire EVODDPHIXRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16453.11-16453.24" *)
  input EVODDPHIXWREN;
  wire EVODDPHIXWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16344.12-16344.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16454.11-16454.22" *)
  input EYESCANMODE;
  wire EYESCANMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16455.11-16455.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16456.11-16456.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16457.11-16457.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16458.11-16458.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16459.11-16459.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16345.12-16345.23" *)
  output GTPOWERGOOD;
  wire GTPOWERGOOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16460.11-16460.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16461.11-16461.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16346.12-16346.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16462.11-16462.21" *)
  input GTRESETSEL;
  wire GTRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16463.18-16463.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16464.11-16464.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16465.11-16465.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16466.11-16466.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16467.11-16467.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16468.11-16468.17" *)
  input GTYRXN;
  wire GTYRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16469.11-16469.17" *)
  input GTYRXP;
  wire GTYRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16347.12-16347.18" *)
  output GTYTXN;
  wire GTYTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16348.12-16348.18" *)
  output GTYTXP;
  wire GTYTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16470.17-16470.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16471.18-16471.26" *)
  input [15:0] LOOPRSVD;
  wire [15:0] LOOPRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16472.11-16472.24" *)
  input LPBKRXTXSEREN;
  wire LPBKRXTXSEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16473.11-16473.24" *)
  input LPBKTXRXSEREN;
  wire LPBKTXRXSEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16474.11-16474.30" *)
  input PCIEEQRXEQADAPTDONE;
  wire PCIEEQRXEQADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16349.12-16349.24" *)
  output PCIERATEGEN3;
  wire PCIERATEGEN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16350.12-16350.24" *)
  output PCIERATEIDLE;
  wire PCIERATEIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16351.18-16351.32" *)
  output [1:0] PCIERATEQPLLPD;
  wire [1:0] PCIERATEQPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16352.18-16352.35" *)
  output [1:0] PCIERATEQPLLRESET;
  wire [1:0] PCIERATEQPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16475.11-16475.22" *)
  input PCIERSTIDLE;
  wire PCIERSTIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16476.11-16476.29" *)
  input PCIERSTTXSYNCSTART;
  wire PCIERSTTXSYNCSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16353.12-16353.30" *)
  output PCIESYNCTXSYNCDONE;
  wire PCIESYNCTXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16354.12-16354.27" *)
  output PCIEUSERGEN3RDY;
  wire PCIEUSERGEN3RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16355.12-16355.32" *)
  output PCIEUSERPHYSTATUSRST;
  wire PCIEUSERPHYSTATUSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16477.11-16477.27" *)
  input PCIEUSERRATEDONE;
  wire PCIEUSERRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16356.12-16356.29" *)
  output PCIEUSERRATESTART;
  wire PCIEUSERRATESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16478.18-16478.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16479.17-16479.27" *)
  input [4:0] PCSRSVDIN2;
  wire [4:0] PCSRSVDIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16357.19-16357.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16358.12-16358.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16359.18-16359.28" *)
  output [7:0] PINRSRVDAS;
  wire [7:0] PINRSRVDAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16480.17-16480.26" *)
  input [4:0] PMARSVDIN;
  wire [4:0] PMARSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16481.11-16481.19" *)
  input QPLL0CLK;
  wire QPLL0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16482.11-16482.22" *)
  input QPLL0REFCLK;
  wire QPLL0REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16483.11-16483.19" *)
  input QPLL1CLK;
  wire QPLL1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16484.11-16484.22" *)
  input QPLL1REFCLK;
  wire QPLL1REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16360.12-16360.26" *)
  output RESETEXCEPTION;
  wire RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16485.11-16485.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16486.11-16486.21" *)
  input RSTCLKENTX;
  wire RSTCLKENTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16487.11-16487.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16488.11-16488.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16361.18-16361.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16362.12-16362.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16363.12-16363.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16489.11-16489.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16490.11-16490.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16364.12-16364.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16491.11-16491.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16365.12-16365.23" *)
  output RXCDRPHDONE;
  wire RXCDRPHDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16492.11-16492.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16493.11-16493.24" *)
  input RXCDRRESETRSV;
  wire RXCDRRESETRSV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16366.12-16366.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16367.12-16367.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16368.12-16368.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16494.11-16494.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16495.17-16495.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16496.17-16496.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16497.11-16497.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16369.18-16369.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16498.11-16498.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16370.12-16370.23" *)
  output RXCKCALDONE;
  wire RXCKCALDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16499.11-16499.23" *)
  input RXCKCALRESET;
  wire RXCKCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16371.18-16371.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16372.12-16372.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16373.12-16373.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16500.11-16500.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16374.12-16374.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16375.12-16375.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16376.19-16376.26" *)
  output [15:0] RXCTRL0;
  wire [15:0] RXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16377.19-16377.26" *)
  output [15:0] RXCTRL1;
  wire [15:0] RXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16378.18-16378.25" *)
  output [7:0] RXCTRL2;
  wire [7:0] RXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16379.18-16379.25" *)
  output [7:0] RXCTRL3;
  wire [7:0] RXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16380.20-16380.26" *)
  output [127:0] RXDATA;
  wire [127:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16381.18-16381.34" *)
  output [7:0] RXDATAEXTENDRSVD;
  wire [7:0] RXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16382.18-16382.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16501.11-16501.26" *)
  input RXDCCFORCESTART;
  wire RXDCCFORCESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16502.11-16502.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16503.11-16503.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16504.11-16504.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16505.11-16505.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16506.11-16506.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16507.11-16507.25" *)
  input RXDFETAP10HOLD;
  wire RXDFETAP10HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16508.11-16508.27" *)
  input RXDFETAP10OVRDEN;
  wire RXDFETAP10OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16509.11-16509.25" *)
  input RXDFETAP11HOLD;
  wire RXDFETAP11HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16510.11-16510.27" *)
  input RXDFETAP11OVRDEN;
  wire RXDFETAP11OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16511.11-16511.25" *)
  input RXDFETAP12HOLD;
  wire RXDFETAP12HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16512.11-16512.27" *)
  input RXDFETAP12OVRDEN;
  wire RXDFETAP12OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16513.11-16513.25" *)
  input RXDFETAP13HOLD;
  wire RXDFETAP13HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16514.11-16514.27" *)
  input RXDFETAP13OVRDEN;
  wire RXDFETAP13OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16515.11-16515.25" *)
  input RXDFETAP14HOLD;
  wire RXDFETAP14HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16516.11-16516.27" *)
  input RXDFETAP14OVRDEN;
  wire RXDFETAP14OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16517.11-16517.25" *)
  input RXDFETAP15HOLD;
  wire RXDFETAP15HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16518.11-16518.27" *)
  input RXDFETAP15OVRDEN;
  wire RXDFETAP15OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16519.11-16519.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16520.11-16520.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16521.11-16521.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16522.11-16522.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16523.11-16523.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16524.11-16524.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16525.11-16525.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16526.11-16526.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16527.11-16527.24" *)
  input RXDFETAP6HOLD;
  wire RXDFETAP6HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16528.11-16528.26" *)
  input RXDFETAP6OVRDEN;
  wire RXDFETAP6OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16529.11-16529.24" *)
  input RXDFETAP7HOLD;
  wire RXDFETAP7HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16530.11-16530.26" *)
  input RXDFETAP7OVRDEN;
  wire RXDFETAP7OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16531.11-16531.24" *)
  input RXDFETAP8HOLD;
  wire RXDFETAP8HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16532.11-16532.26" *)
  input RXDFETAP8OVRDEN;
  wire RXDFETAP8OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16533.11-16533.24" *)
  input RXDFETAP9HOLD;
  wire RXDFETAP9HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16534.11-16534.26" *)
  input RXDFETAP9OVRDEN;
  wire RXDFETAP9OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16535.11-16535.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16536.11-16536.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16537.11-16537.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16538.11-16538.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16539.11-16539.20" *)
  input RXDFEVSEN;
  wire RXDFEVSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16540.11-16540.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16541.11-16541.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16542.11-16542.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16543.11-16543.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16544.11-16544.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16383.12-16383.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16384.12-16384.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16545.17-16545.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16546.11-16546.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16385.18-16385.26" *)
  output [5:0] RXHEADER;
  wire [5:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16386.18-16386.31" *)
  output [1:0] RXHEADERVALID;
  wire [1:0] RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16547.11-16547.19" *)
  input RXLATCLK;
  wire RXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16548.11-16548.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16549.11-16549.22" *)
  input RXLPMGCHOLD;
  wire RXLPMGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16550.11-16550.24" *)
  input RXLPMGCOVRDEN;
  wire RXLPMGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16551.11-16551.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16552.11-16552.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16553.11-16553.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16554.11-16554.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16555.11-16555.22" *)
  input RXLPMOSHOLD;
  wire RXLPMOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16556.11-16556.24" *)
  input RXLPMOSOVRDEN;
  wire RXLPMOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16557.11-16557.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16387.18-16387.30" *)
  output [6:0] RXMONITOROUT;
  wire [6:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16558.17-16558.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16559.11-16559.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16560.11-16560.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16561.11-16561.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16562.17-16562.27" *)
  input [3:0] RXOSINTCFG;
  wire [3:0] RXOSINTCFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16388.12-16388.23" *)
  output RXOSINTDONE;
  wire RXOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16563.11-16563.20" *)
  input RXOSINTEN;
  wire RXOSINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16564.11-16564.22" *)
  input RXOSINTHOLD;
  wire RXOSINTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16565.11-16565.24" *)
  input RXOSINTOVRDEN;
  wire RXOSINTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16389.12-16389.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16566.11-16566.24" *)
  input RXOSINTSTROBE;
  wire RXOSINTSTROBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16390.12-16390.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16391.12-16391.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16567.11-16567.28" *)
  input RXOSINTTESTOVRDEN;
  wire RXOSINTTESTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16568.11-16568.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16392.12-16392.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16393.12-16393.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16394.12-16394.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16569.17-16569.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16570.11-16570.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16571.11-16571.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16572.17-16572.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16573.11-16573.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16395.12-16395.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16574.11-16574.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16396.12-16396.24" *)
  output RXPHALIGNERR;
  wire RXPHALIGNERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16575.11-16575.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16576.11-16576.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16577.11-16577.21" *)
  input RXPHOVRDEN;
  wire RXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16578.17-16578.28" *)
  input [1:0] RXPLLCLKSEL;
  wire [1:0] RXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16579.11-16579.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16397.12-16397.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16580.11-16580.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16581.11-16581.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16398.12-16398.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16399.12-16399.24" *)
  output RXPRBSLOCKED;
  wire RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16582.17-16582.26" *)
  input [3:0] RXPRBSSEL;
  wire [3:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16400.12-16400.29" *)
  output RXPRGDIVRESETDONE;
  wire RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16583.11-16583.25" *)
  input RXPROGDIVRESET;
  wire RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16584.17-16584.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16401.12-16401.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16585.11-16585.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16402.12-16402.23" *)
  output RXRECCLKOUT;
  wire RXRECCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16403.12-16403.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16586.11-16586.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16404.12-16404.22" *)
  output RXSLIDERDY;
  wire RXSLIDERDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16405.12-16405.22" *)
  output RXSLIPDONE;
  wire RXSLIPDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16587.11-16587.23" *)
  input RXSLIPOUTCLK;
  wire RXSLIPOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16406.12-16406.27" *)
  output RXSLIPOUTCLKRDY;
  wire RXSLIPOUTCLKRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16588.11-16588.20" *)
  input RXSLIPPMA;
  wire RXSLIPPMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16407.12-16407.24" *)
  output RXSLIPPMARDY;
  wire RXSLIPPMARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16408.18-16408.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16409.18-16409.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16589.11-16589.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16410.12-16410.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16590.11-16590.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16591.11-16591.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16411.12-16411.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16592.17-16592.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16593.11-16593.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16594.11-16594.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16595.11-16595.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16412.12-16412.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16596.11-16596.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16597.18-16597.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16598.17-16598.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16599.11-16599.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16600.17-16600.30" *)
  input [2:0] TXBUFDIFFCTRL;
  wire [2:0] TXBUFDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16413.18-16413.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16414.12-16414.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16601.11-16601.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16602.11-16602.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16603.11-16603.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16604.18-16604.25" *)
  input [15:0] TXCTRL0;
  wire [15:0] TXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16605.18-16605.25" *)
  input [15:0] TXCTRL1;
  wire [15:0] TXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16606.17-16606.24" *)
  input [7:0] TXCTRL2;
  wire [7:0] TXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16607.19-16607.25" *)
  input [127:0] TXDATA;
  wire [127:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16608.17-16608.33" *)
  input [7:0] TXDATAEXTENDRSVD;
  wire [7:0] TXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16415.12-16415.21" *)
  output TXDCCDONE;
  wire TXDCCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16609.11-16609.26" *)
  input TXDCCFORCESTART;
  wire TXDCCFORCESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16610.11-16610.21" *)
  input TXDCCRESET;
  wire TXDCCRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16611.11-16611.19" *)
  input TXDEEMPH;
  wire TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16612.11-16612.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16613.17-16613.27" *)
  input [4:0] TXDIFFCTRL;
  wire [4:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16614.11-16614.19" *)
  input TXDIFFPD;
  wire TXDIFFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16615.11-16615.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16616.11-16616.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16617.11-16617.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16618.11-16618.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16619.11-16619.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16416.12-16416.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16620.11-16620.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16621.11-16621.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16622.11-16622.25" *)
  input TXELFORCESTART;
  wire TXELFORCESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16623.17-16623.25" *)
  input [5:0] TXHEADER;
  wire [5:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16624.11-16624.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16625.11-16625.19" *)
  input TXLATCLK;
  wire TXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16626.17-16626.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16627.17-16627.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16417.12-16417.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16418.12-16418.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16419.12-16419.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16628.17-16628.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16629.11-16629.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16630.17-16630.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16631.11-16631.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16632.11-16632.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16420.12-16420.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16633.11-16633.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16634.11-16634.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16635.11-16635.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16636.11-16636.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16637.11-16637.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16421.12-16421.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16638.11-16638.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16639.11-16639.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16640.11-16640.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16641.11-16641.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16642.11-16642.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16643.17-16643.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16644.11-16644.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16645.17-16645.28" *)
  input [1:0] TXPLLCLKSEL;
  wire [1:0] TXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16646.11-16646.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16422.12-16422.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16647.11-16647.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16648.17-16648.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16649.11-16649.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16650.17-16650.26" *)
  input [3:0] TXPRBSSEL;
  wire [3:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16651.17-16651.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16423.12-16423.29" *)
  output TXPRGDIVRESETDONE;
  wire TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16652.11-16652.25" *)
  input TXPROGDIVRESET;
  wire TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16653.17-16653.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16424.12-16424.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16654.11-16654.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16425.12-16425.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16655.17-16655.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16656.11-16656.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16657.11-16657.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16426.12-16426.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16658.11-16658.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16659.11-16659.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16427.12-16427.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16660.17-16660.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16661.11-16661.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16662.11-16662.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16663.11-16663.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16666.1-16812.10" *)
module GTYE3_COMMON(DRPDO, DRPRDY, PMARSVDOUT0, PMARSVDOUT1, QPLL0FBCLKLOST, QPLL0LOCK, QPLL0OUTCLK, QPLL0OUTREFCLK, QPLL0REFCLKLOST, QPLL1FBCLKLOST, QPLL1LOCK, QPLL1OUTCLK, QPLL1OUTREFCLK, QPLL1REFCLKLOST, QPLLDMONITOR0, QPLLDMONITOR1, REFCLKOUTMONITOR0, REFCLKOUTMONITOR1, RXRECCLK0_SEL, RXRECCLK1_SEL, SDM0FINALOUT
, SDM0TESTDATA, SDM1FINALOUT, SDM1TESTDATA, BGBYPASSB, BGMONITORENB, BGPDB, BGRCALOVRD, BGRCALOVRDENB, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, GTGREFCLK0, GTGREFCLK1, GTNORTHREFCLK00, GTNORTHREFCLK01, GTNORTHREFCLK10, GTNORTHREFCLK11, GTREFCLK00, GTREFCLK01
, GTREFCLK10, GTREFCLK11, GTSOUTHREFCLK00, GTSOUTHREFCLK01, GTSOUTHREFCLK10, GTSOUTHREFCLK11, PMARSVD0, PMARSVD1, QPLL0CLKRSVD0, QPLL0LOCKDETCLK, QPLL0LOCKEN, QPLL0PD, QPLL0REFCLKSEL, QPLL0RESET, QPLL1CLKRSVD0, QPLL1LOCKDETCLK, QPLL1LOCKEN, QPLL1PD, QPLL1REFCLKSEL, QPLL1RESET, QPLLRSVD1
, QPLLRSVD2, QPLLRSVD3, QPLLRSVD4, RCALENB, SDM0DATA, SDM0RESET, SDM0WIDTH, SDM1DATA, SDM1RESET, SDM1WIDTH);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16763.11-16763.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16764.11-16764.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16765.11-16765.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16766.17-16766.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16767.11-16767.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16768.17-16768.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16769.11-16769.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16770.18-16770.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16739.19-16739.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16771.11-16771.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16740.12-16740.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16772.11-16772.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16773.11-16773.21" *)
  input GTGREFCLK0;
  wire GTGREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16774.11-16774.21" *)
  input GTGREFCLK1;
  wire GTGREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16775.11-16775.26" *)
  input GTNORTHREFCLK00;
  wire GTNORTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16776.11-16776.26" *)
  input GTNORTHREFCLK01;
  wire GTNORTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16777.11-16777.26" *)
  input GTNORTHREFCLK10;
  wire GTNORTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16778.11-16778.26" *)
  input GTNORTHREFCLK11;
  wire GTNORTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16779.11-16779.21" *)
  input GTREFCLK00;
  wire GTREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16780.11-16780.21" *)
  input GTREFCLK01;
  wire GTREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16781.11-16781.21" *)
  input GTREFCLK10;
  wire GTREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16782.11-16782.21" *)
  input GTREFCLK11;
  wire GTREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16783.11-16783.26" *)
  input GTSOUTHREFCLK00;
  wire GTSOUTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16784.11-16784.26" *)
  input GTSOUTHREFCLK01;
  wire GTSOUTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16785.11-16785.26" *)
  input GTSOUTHREFCLK10;
  wire GTSOUTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16786.11-16786.26" *)
  input GTSOUTHREFCLK11;
  wire GTSOUTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16787.17-16787.25" *)
  input [7:0] PMARSVD0;
  wire [7:0] PMARSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16788.17-16788.25" *)
  input [7:0] PMARSVD1;
  wire [7:0] PMARSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16741.18-16741.29" *)
  output [7:0] PMARSVDOUT0;
  wire [7:0] PMARSVDOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16742.18-16742.29" *)
  output [7:0] PMARSVDOUT1;
  wire [7:0] PMARSVDOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16789.11-16789.24" *)
  input QPLL0CLKRSVD0;
  wire QPLL0CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16743.12-16743.26" *)
  output QPLL0FBCLKLOST;
  wire QPLL0FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16744.12-16744.21" *)
  output QPLL0LOCK;
  wire QPLL0LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16790.11-16790.26" *)
  input QPLL0LOCKDETCLK;
  wire QPLL0LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16791.11-16791.22" *)
  input QPLL0LOCKEN;
  wire QPLL0LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16745.12-16745.23" *)
  output QPLL0OUTCLK;
  wire QPLL0OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16746.12-16746.26" *)
  output QPLL0OUTREFCLK;
  wire QPLL0OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16792.11-16792.18" *)
  input QPLL0PD;
  wire QPLL0PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16747.12-16747.27" *)
  output QPLL0REFCLKLOST;
  wire QPLL0REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16793.17-16793.31" *)
  input [2:0] QPLL0REFCLKSEL;
  wire [2:0] QPLL0REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16794.11-16794.21" *)
  input QPLL0RESET;
  wire QPLL0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16795.11-16795.24" *)
  input QPLL1CLKRSVD0;
  wire QPLL1CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16748.12-16748.26" *)
  output QPLL1FBCLKLOST;
  wire QPLL1FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16749.12-16749.21" *)
  output QPLL1LOCK;
  wire QPLL1LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16796.11-16796.26" *)
  input QPLL1LOCKDETCLK;
  wire QPLL1LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16797.11-16797.22" *)
  input QPLL1LOCKEN;
  wire QPLL1LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16750.12-16750.23" *)
  output QPLL1OUTCLK;
  wire QPLL1OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16751.12-16751.26" *)
  output QPLL1OUTREFCLK;
  wire QPLL1OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16798.11-16798.18" *)
  input QPLL1PD;
  wire QPLL1PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16752.12-16752.27" *)
  output QPLL1REFCLKLOST;
  wire QPLL1REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16799.17-16799.31" *)
  input [2:0] QPLL1REFCLKSEL;
  wire [2:0] QPLL1REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16800.11-16800.21" *)
  input QPLL1RESET;
  wire QPLL1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16753.18-16753.31" *)
  output [7:0] QPLLDMONITOR0;
  wire [7:0] QPLLDMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16754.18-16754.31" *)
  output [7:0] QPLLDMONITOR1;
  wire [7:0] QPLLDMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16801.17-16801.26" *)
  input [7:0] QPLLRSVD1;
  wire [7:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16802.17-16802.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16803.17-16803.26" *)
  input [4:0] QPLLRSVD3;
  wire [4:0] QPLLRSVD3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16804.17-16804.26" *)
  input [7:0] QPLLRSVD4;
  wire [7:0] QPLLRSVD4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16805.11-16805.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16755.12-16755.29" *)
  output REFCLKOUTMONITOR0;
  wire REFCLKOUTMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16756.12-16756.29" *)
  output REFCLKOUTMONITOR1;
  wire REFCLKOUTMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16757.18-16757.31" *)
  output [1:0] RXRECCLK0_SEL;
  wire [1:0] RXRECCLK0_SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16758.18-16758.31" *)
  output [1:0] RXRECCLK1_SEL;
  wire [1:0] RXRECCLK1_SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16806.18-16806.26" *)
  input [24:0] SDM0DATA;
  wire [24:0] SDM0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16759.18-16759.30" *)
  output [3:0] SDM0FINALOUT;
  wire [3:0] SDM0FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16807.11-16807.20" *)
  input SDM0RESET;
  wire SDM0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16760.19-16760.31" *)
  output [14:0] SDM0TESTDATA;
  wire [14:0] SDM0TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16808.17-16808.26" *)
  input [1:0] SDM0WIDTH;
  wire [1:0] SDM0WIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16809.18-16809.26" *)
  input [24:0] SDM1DATA;
  wire [24:0] SDM1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16761.18-16761.30" *)
  output [3:0] SDM1FINALOUT;
  wire [3:0] SDM1FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16810.11-16810.20" *)
  input SDM1RESET;
  wire SDM1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16762.19-16762.31" *)
  output [14:0] SDM1TESTDATA;
  wire [14:0] SDM1TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16811.17-16811.26" *)
  input [1:0] SDM1WIDTH;
  wire [1:0] SDM1WIDTH;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17870.1-18694.10" *)
module GTYE4_CHANNEL(BUFGTCE, BUFGTCEMASK, BUFGTDIV, BUFGTRESET, BUFGTRSTMASK, CPLLFBCLKLOST, CPLLLOCK, CPLLREFCLKLOST, DMONITOROUT, DMONITOROUTCLK, DRPDO, DRPRDY, EYESCANDATAERROR, GTPOWERGOOD, GTREFCLKMONITOR, GTYTXN, GTYTXP, PCIERATEGEN3, PCIERATEIDLE, PCIERATEQPLLPD, PCIERATEQPLLRESET
, PCIESYNCTXSYNCDONE, PCIEUSERGEN3RDY, PCIEUSERPHYSTATUSRST, PCIEUSERRATESTART, PCSRSVDOUT, PHYSTATUS, PINRSRVDAS, POWERPRESENT, RESETEXCEPTION, RXBUFSTATUS, RXBYTEISALIGNED, RXBYTEREALIGN, RXCDRLOCK, RXCDRPHDONE, RXCHANBONDSEQ, RXCHANISALIGNED, RXCHANREALIGN, RXCHBONDO, RXCKCALDONE, RXCLKCORCNT, RXCOMINITDET
, RXCOMMADET, RXCOMSASDET, RXCOMWAKEDET, RXCTRL0, RXCTRL1, RXCTRL2, RXCTRL3, RXDATA, RXDATAEXTENDRSVD, RXDATAVALID, RXDLYSRESETDONE, RXELECIDLE, RXHEADER, RXHEADERVALID, RXLFPSTRESETDET, RXLFPSU2LPEXITDET, RXLFPSU3WAKEDET, RXMONITOROUT, RXOSINTDONE, RXOSINTSTARTED, RXOSINTSTROBEDONE
, RXOSINTSTROBESTARTED, RXOUTCLK, RXOUTCLKFABRIC, RXOUTCLKPCS, RXPHALIGNDONE, RXPHALIGNERR, RXPMARESETDONE, RXPRBSERR, RXPRBSLOCKED, RXPRGDIVRESETDONE, RXRATEDONE, RXRECCLKOUT, RXRESETDONE, RXSLIDERDY, RXSLIPDONE, RXSLIPOUTCLKRDY, RXSLIPPMARDY, RXSTARTOFSEQ, RXSTATUS, RXSYNCDONE, RXSYNCOUT
, RXVALID, TXBUFSTATUS, TXCOMFINISH, TXDCCDONE, TXDLYSRESETDONE, TXOUTCLK, TXOUTCLKFABRIC, TXOUTCLKPCS, TXPHALIGNDONE, TXPHINITDONE, TXPMARESETDONE, TXPRGDIVRESETDONE, TXRATEDONE, TXRESETDONE, TXSYNCDONE, TXSYNCOUT, CDRSTEPDIR, CDRSTEPSQ, CDRSTEPSX, CFGRESET, CLKRSVD0
, CLKRSVD1, CPLLFREQLOCK, CPLLLOCKDETCLK, CPLLLOCKEN, CPLLPD, CPLLREFCLKSEL, CPLLRESET, DMONFIFORESET, DMONITORCLK, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPRST, DRPWE, EYESCANRESET, EYESCANTRIGGER, FREQOS, GTGREFCLK, GTNORTHREFCLK0, GTNORTHREFCLK1
, GTREFCLK0, GTREFCLK1, GTRSVD, GTRXRESET, GTRXRESETSEL, GTSOUTHREFCLK0, GTSOUTHREFCLK1, GTTXRESET, GTTXRESETSEL, GTYRXN, GTYRXP, INCPCTRL, LOOPBACK, PCIEEQRXEQADAPTDONE, PCIERSTIDLE, PCIERSTTXSYNCSTART, PCIEUSERRATEDONE, PCSRSVDIN, QPLL0CLK, QPLL0FREQLOCK, QPLL0REFCLK
, QPLL1CLK, QPLL1FREQLOCK, QPLL1REFCLK, RESETOVRD, RX8B10BEN, RXAFECFOKEN, RXBUFRESET, RXCDRFREQRESET, RXCDRHOLD, RXCDROVRDEN, RXCDRRESET, RXCHBONDEN, RXCHBONDI, RXCHBONDLEVEL, RXCHBONDMASTER, RXCHBONDSLAVE, RXCKCALRESET, RXCKCALSTART, RXCOMMADETEN, RXDFEAGCHOLD, RXDFEAGCOVRDEN
, RXDFECFOKFCNUM, RXDFECFOKFEN, RXDFECFOKFPULSE, RXDFECFOKHOLD, RXDFECFOKOVREN, RXDFEKHHOLD, RXDFEKHOVRDEN, RXDFELFHOLD, RXDFELFOVRDEN, RXDFELPMRESET, RXDFETAP10HOLD, RXDFETAP10OVRDEN, RXDFETAP11HOLD, RXDFETAP11OVRDEN, RXDFETAP12HOLD, RXDFETAP12OVRDEN, RXDFETAP13HOLD, RXDFETAP13OVRDEN, RXDFETAP14HOLD, RXDFETAP14OVRDEN, RXDFETAP15HOLD
, RXDFETAP15OVRDEN, RXDFETAP2HOLD, RXDFETAP2OVRDEN, RXDFETAP3HOLD, RXDFETAP3OVRDEN, RXDFETAP4HOLD, RXDFETAP4OVRDEN, RXDFETAP5HOLD, RXDFETAP5OVRDEN, RXDFETAP6HOLD, RXDFETAP6OVRDEN, RXDFETAP7HOLD, RXDFETAP7OVRDEN, RXDFETAP8HOLD, RXDFETAP8OVRDEN, RXDFETAP9HOLD, RXDFETAP9OVRDEN, RXDFEUTHOLD, RXDFEUTOVRDEN, RXDFEVPHOLD, RXDFEVPOVRDEN
, RXDFEXYDEN, RXDLYBYPASS, RXDLYEN, RXDLYOVRDEN, RXDLYSRESET, RXELECIDLEMODE, RXEQTRAINING, RXGEARBOXSLIP, RXLATCLK, RXLPMEN, RXLPMGCHOLD, RXLPMGCOVRDEN, RXLPMHFHOLD, RXLPMHFOVRDEN, RXLPMLFHOLD, RXLPMLFKLOVRDEN, RXLPMOSHOLD, RXLPMOSOVRDEN, RXMCOMMAALIGNEN, RXMONITORSEL, RXOOBRESET
, RXOSCALRESET, RXOSHOLD, RXOSOVRDEN, RXOUTCLKSEL, RXPCOMMAALIGNEN, RXPCSRESET, RXPD, RXPHALIGN, RXPHALIGNEN, RXPHDLYPD, RXPHDLYRESET, RXPLLCLKSEL, RXPMARESET, RXPOLARITY, RXPRBSCNTRESET, RXPRBSSEL, RXPROGDIVRESET, RXRATE, RXRATEMODE, RXSLIDE, RXSLIPOUTCLK
, RXSLIPPMA, RXSYNCALLIN, RXSYNCIN, RXSYNCMODE, RXSYSCLKSEL, RXTERMINATION, RXUSERRDY, RXUSRCLK, RXUSRCLK2, SIGVALIDCLK, TSTIN, TX8B10BBYPASS, TX8B10BEN, TXCOMINIT, TXCOMSAS, TXCOMWAKE, TXCTRL0, TXCTRL1, TXCTRL2, TXDATA, TXDATAEXTENDRSVD
, TXDCCFORCESTART, TXDCCRESET, TXDEEMPH, TXDETECTRX, TXDIFFCTRL, TXDLYBYPASS, TXDLYEN, TXDLYHOLD, TXDLYOVRDEN, TXDLYSRESET, TXDLYUPDOWN, TXELECIDLE, TXHEADER, TXINHIBIT, TXLATCLK, TXLFPSTRESET, TXLFPSU2LPEXIT, TXLFPSU3WAKE, TXMAINCURSOR, TXMARGIN, TXMUXDCDEXHOLD
, TXMUXDCDORWREN, TXONESZEROS, TXOUTCLKSEL, TXPCSRESET, TXPD, TXPDELECIDLEMODE, TXPHALIGN, TXPHALIGNEN, TXPHDLYPD, TXPHDLYRESET, TXPHDLYTSTCLK, TXPHINIT, TXPHOVRDEN, TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMPD, TXPIPPMSEL, TXPIPPMSTEPSIZE, TXPISOPD, TXPLLCLKSEL, TXPMARESET
, TXPOLARITY, TXPOSTCURSOR, TXPRBSFORCEERR, TXPRBSSEL, TXPRECURSOR, TXPROGDIVRESET, TXRATE, TXRATEMODE, TXSEQUENCE, TXSWING, TXSYNCALLIN, TXSYNCIN, TXSYNCMODE, TXSYSCLKSEL, TXUSERRDY, TXUSRCLK, TXUSRCLK2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18362.12-18362.19" *)
  output BUFGTCE;
  wire BUFGTCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18363.18-18363.29" *)
  output [2:0] BUFGTCEMASK;
  wire [2:0] BUFGTCEMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18364.18-18364.26" *)
  output [8:0] BUFGTDIV;
  wire [8:0] BUFGTDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18365.12-18365.22" *)
  output BUFGTRESET;
  wire BUFGTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18366.18-18366.30" *)
  output [2:0] BUFGTRSTMASK;
  wire [2:0] BUFGTRSTMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18462.11-18462.21" *)
  input CDRSTEPDIR;
  wire CDRSTEPDIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18463.11-18463.20" *)
  input CDRSTEPSQ;
  wire CDRSTEPSQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18464.11-18464.20" *)
  input CDRSTEPSX;
  wire CDRSTEPSX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18465.11-18465.19" *)
  input CFGRESET;
  wire CFGRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18466.11-18466.19" *)
  input CLKRSVD0;
  wire CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18467.11-18467.19" *)
  input CLKRSVD1;
  wire CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18367.12-18367.25" *)
  output CPLLFBCLKLOST;
  wire CPLLFBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18468.11-18468.23" *)
  input CPLLFREQLOCK;
  wire CPLLFREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18368.12-18368.20" *)
  output CPLLLOCK;
  wire CPLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18469.11-18469.25" *)
  input CPLLLOCKDETCLK;
  wire CPLLLOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18470.11-18470.21" *)
  input CPLLLOCKEN;
  wire CPLLLOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18471.11-18471.17" *)
  input CPLLPD;
  wire CPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18369.12-18369.26" *)
  output CPLLREFCLKLOST;
  wire CPLLREFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18472.17-18472.30" *)
  input [2:0] CPLLREFCLKSEL;
  wire [2:0] CPLLREFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18473.11-18473.20" *)
  input CPLLRESET;
  wire CPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18474.11-18474.24" *)
  input DMONFIFORESET;
  wire DMONFIFORESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18475.11-18475.22" *)
  input DMONITORCLK;
  wire DMONITORCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18370.19-18370.30" *)
  output [15:0] DMONITOROUT;
  wire [15:0] DMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18371.12-18371.26" *)
  output DMONITOROUTCLK;
  wire DMONITOROUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18476.17-18476.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18477.11-18477.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18478.18-18478.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18372.19-18372.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18479.11-18479.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18373.12-18373.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18480.11-18480.17" *)
  input DRPRST;
  wire DRPRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18481.11-18481.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18374.12-18374.28" *)
  output EYESCANDATAERROR;
  wire EYESCANDATAERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18482.11-18482.23" *)
  input EYESCANRESET;
  wire EYESCANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18483.11-18483.25" *)
  input EYESCANTRIGGER;
  wire EYESCANTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18484.11-18484.17" *)
  input FREQOS;
  wire FREQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18485.11-18485.20" *)
  input GTGREFCLK;
  wire GTGREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18486.11-18486.25" *)
  input GTNORTHREFCLK0;
  wire GTNORTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18487.11-18487.25" *)
  input GTNORTHREFCLK1;
  wire GTNORTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18375.12-18375.23" *)
  output GTPOWERGOOD;
  wire GTPOWERGOOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18488.11-18488.20" *)
  input GTREFCLK0;
  wire GTREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18489.11-18489.20" *)
  input GTREFCLK1;
  wire GTREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18376.12-18376.27" *)
  output GTREFCLKMONITOR;
  wire GTREFCLKMONITOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18490.18-18490.24" *)
  input [15:0] GTRSVD;
  wire [15:0] GTRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18491.11-18491.20" *)
  input GTRXRESET;
  wire GTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18492.11-18492.23" *)
  input GTRXRESETSEL;
  wire GTRXRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18493.11-18493.25" *)
  input GTSOUTHREFCLK0;
  wire GTSOUTHREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18494.11-18494.25" *)
  input GTSOUTHREFCLK1;
  wire GTSOUTHREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18495.11-18495.20" *)
  input GTTXRESET;
  wire GTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18496.11-18496.23" *)
  input GTTXRESETSEL;
  wire GTTXRESETSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18497.11-18497.17" *)
  input GTYRXN;
  wire GTYRXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18498.11-18498.17" *)
  input GTYRXP;
  wire GTYRXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18377.12-18377.18" *)
  output GTYTXN;
  wire GTYTXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18378.12-18378.18" *)
  output GTYTXP;
  wire GTYTXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18499.11-18499.19" *)
  input INCPCTRL;
  wire INCPCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18500.17-18500.25" *)
  input [2:0] LOOPBACK;
  wire [2:0] LOOPBACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18501.11-18501.30" *)
  input PCIEEQRXEQADAPTDONE;
  wire PCIEEQRXEQADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18379.12-18379.24" *)
  output PCIERATEGEN3;
  wire PCIERATEGEN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18380.12-18380.24" *)
  output PCIERATEIDLE;
  wire PCIERATEIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18381.18-18381.32" *)
  output [1:0] PCIERATEQPLLPD;
  wire [1:0] PCIERATEQPLLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18382.18-18382.35" *)
  output [1:0] PCIERATEQPLLRESET;
  wire [1:0] PCIERATEQPLLRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18502.11-18502.22" *)
  input PCIERSTIDLE;
  wire PCIERSTIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18503.11-18503.29" *)
  input PCIERSTTXSYNCSTART;
  wire PCIERSTTXSYNCSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18383.12-18383.30" *)
  output PCIESYNCTXSYNCDONE;
  wire PCIESYNCTXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18384.12-18384.27" *)
  output PCIEUSERGEN3RDY;
  wire PCIEUSERGEN3RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18385.12-18385.32" *)
  output PCIEUSERPHYSTATUSRST;
  wire PCIEUSERPHYSTATUSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18504.11-18504.27" *)
  input PCIEUSERRATEDONE;
  wire PCIEUSERRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18386.12-18386.29" *)
  output PCIEUSERRATESTART;
  wire PCIEUSERRATESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18505.18-18505.27" *)
  input [15:0] PCSRSVDIN;
  wire [15:0] PCSRSVDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18387.19-18387.29" *)
  output [15:0] PCSRSVDOUT;
  wire [15:0] PCSRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18388.12-18388.21" *)
  output PHYSTATUS;
  wire PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18389.19-18389.29" *)
  output [15:0] PINRSRVDAS;
  wire [15:0] PINRSRVDAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18390.12-18390.24" *)
  output POWERPRESENT;
  wire POWERPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18506.11-18506.19" *)
  input QPLL0CLK;
  wire QPLL0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18507.11-18507.24" *)
  input QPLL0FREQLOCK;
  wire QPLL0FREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18508.11-18508.22" *)
  input QPLL0REFCLK;
  wire QPLL0REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18509.11-18509.19" *)
  input QPLL1CLK;
  wire QPLL1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18510.11-18510.24" *)
  input QPLL1FREQLOCK;
  wire QPLL1FREQLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18511.11-18511.22" *)
  input QPLL1REFCLK;
  wire QPLL1REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18391.12-18391.26" *)
  output RESETEXCEPTION;
  wire RESETEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18512.11-18512.20" *)
  input RESETOVRD;
  wire RESETOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18513.11-18513.20" *)
  input RX8B10BEN;
  wire RX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18514.11-18514.22" *)
  input RXAFECFOKEN;
  wire RXAFECFOKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18515.11-18515.21" *)
  input RXBUFRESET;
  wire RXBUFRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18392.18-18392.29" *)
  output [2:0] RXBUFSTATUS;
  wire [2:0] RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18393.12-18393.27" *)
  output RXBYTEISALIGNED;
  wire RXBYTEISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18394.12-18394.25" *)
  output RXBYTEREALIGN;
  wire RXBYTEREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18516.11-18516.25" *)
  input RXCDRFREQRESET;
  wire RXCDRFREQRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18517.11-18517.20" *)
  input RXCDRHOLD;
  wire RXCDRHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18395.12-18395.21" *)
  output RXCDRLOCK;
  wire RXCDRLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18518.11-18518.22" *)
  input RXCDROVRDEN;
  wire RXCDROVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18396.12-18396.23" *)
  output RXCDRPHDONE;
  wire RXCDRPHDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18519.11-18519.21" *)
  input RXCDRRESET;
  wire RXCDRRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18397.12-18397.25" *)
  output RXCHANBONDSEQ;
  wire RXCHANBONDSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18398.12-18398.27" *)
  output RXCHANISALIGNED;
  wire RXCHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18399.12-18399.25" *)
  output RXCHANREALIGN;
  wire RXCHANREALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18520.11-18520.21" *)
  input RXCHBONDEN;
  wire RXCHBONDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18521.17-18521.26" *)
  input [4:0] RXCHBONDI;
  wire [4:0] RXCHBONDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18522.17-18522.30" *)
  input [2:0] RXCHBONDLEVEL;
  wire [2:0] RXCHBONDLEVEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18523.11-18523.25" *)
  input RXCHBONDMASTER;
  wire RXCHBONDMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18400.18-18400.27" *)
  output [4:0] RXCHBONDO;
  wire [4:0] RXCHBONDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18524.11-18524.24" *)
  input RXCHBONDSLAVE;
  wire RXCHBONDSLAVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18401.12-18401.23" *)
  output RXCKCALDONE;
  wire RXCKCALDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18525.11-18525.23" *)
  input RXCKCALRESET;
  wire RXCKCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18526.17-18526.29" *)
  input [6:0] RXCKCALSTART;
  wire [6:0] RXCKCALSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18402.18-18402.29" *)
  output [1:0] RXCLKCORCNT;
  wire [1:0] RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18403.12-18403.24" *)
  output RXCOMINITDET;
  wire RXCOMINITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18404.12-18404.22" *)
  output RXCOMMADET;
  wire RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18527.11-18527.23" *)
  input RXCOMMADETEN;
  wire RXCOMMADETEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18405.12-18405.23" *)
  output RXCOMSASDET;
  wire RXCOMSASDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18406.12-18406.24" *)
  output RXCOMWAKEDET;
  wire RXCOMWAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18407.19-18407.26" *)
  output [15:0] RXCTRL0;
  wire [15:0] RXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18408.19-18408.26" *)
  output [15:0] RXCTRL1;
  wire [15:0] RXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18409.18-18409.25" *)
  output [7:0] RXCTRL2;
  wire [7:0] RXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18410.18-18410.25" *)
  output [7:0] RXCTRL3;
  wire [7:0] RXCTRL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18411.20-18411.26" *)
  output [127:0] RXDATA;
  wire [127:0] RXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18412.18-18412.34" *)
  output [7:0] RXDATAEXTENDRSVD;
  wire [7:0] RXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18413.18-18413.29" *)
  output [1:0] RXDATAVALID;
  wire [1:0] RXDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18528.11-18528.23" *)
  input RXDFEAGCHOLD;
  wire RXDFEAGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18529.11-18529.25" *)
  input RXDFEAGCOVRDEN;
  wire RXDFEAGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18530.17-18530.31" *)
  input [3:0] RXDFECFOKFCNUM;
  wire [3:0] RXDFECFOKFCNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18531.11-18531.23" *)
  input RXDFECFOKFEN;
  wire RXDFECFOKFEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18532.11-18532.26" *)
  input RXDFECFOKFPULSE;
  wire RXDFECFOKFPULSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18533.11-18533.24" *)
  input RXDFECFOKHOLD;
  wire RXDFECFOKHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18534.11-18534.25" *)
  input RXDFECFOKOVREN;
  wire RXDFECFOKOVREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18535.11-18535.22" *)
  input RXDFEKHHOLD;
  wire RXDFEKHHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18536.11-18536.24" *)
  input RXDFEKHOVRDEN;
  wire RXDFEKHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18537.11-18537.22" *)
  input RXDFELFHOLD;
  wire RXDFELFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18538.11-18538.24" *)
  input RXDFELFOVRDEN;
  wire RXDFELFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18539.11-18539.24" *)
  input RXDFELPMRESET;
  wire RXDFELPMRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18540.11-18540.25" *)
  input RXDFETAP10HOLD;
  wire RXDFETAP10HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18541.11-18541.27" *)
  input RXDFETAP10OVRDEN;
  wire RXDFETAP10OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18542.11-18542.25" *)
  input RXDFETAP11HOLD;
  wire RXDFETAP11HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18543.11-18543.27" *)
  input RXDFETAP11OVRDEN;
  wire RXDFETAP11OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18544.11-18544.25" *)
  input RXDFETAP12HOLD;
  wire RXDFETAP12HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18545.11-18545.27" *)
  input RXDFETAP12OVRDEN;
  wire RXDFETAP12OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18546.11-18546.25" *)
  input RXDFETAP13HOLD;
  wire RXDFETAP13HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18547.11-18547.27" *)
  input RXDFETAP13OVRDEN;
  wire RXDFETAP13OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18548.11-18548.25" *)
  input RXDFETAP14HOLD;
  wire RXDFETAP14HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18549.11-18549.27" *)
  input RXDFETAP14OVRDEN;
  wire RXDFETAP14OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18550.11-18550.25" *)
  input RXDFETAP15HOLD;
  wire RXDFETAP15HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18551.11-18551.27" *)
  input RXDFETAP15OVRDEN;
  wire RXDFETAP15OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18552.11-18552.24" *)
  input RXDFETAP2HOLD;
  wire RXDFETAP2HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18553.11-18553.26" *)
  input RXDFETAP2OVRDEN;
  wire RXDFETAP2OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18554.11-18554.24" *)
  input RXDFETAP3HOLD;
  wire RXDFETAP3HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18555.11-18555.26" *)
  input RXDFETAP3OVRDEN;
  wire RXDFETAP3OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18556.11-18556.24" *)
  input RXDFETAP4HOLD;
  wire RXDFETAP4HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18557.11-18557.26" *)
  input RXDFETAP4OVRDEN;
  wire RXDFETAP4OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18558.11-18558.24" *)
  input RXDFETAP5HOLD;
  wire RXDFETAP5HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18559.11-18559.26" *)
  input RXDFETAP5OVRDEN;
  wire RXDFETAP5OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18560.11-18560.24" *)
  input RXDFETAP6HOLD;
  wire RXDFETAP6HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18561.11-18561.26" *)
  input RXDFETAP6OVRDEN;
  wire RXDFETAP6OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18562.11-18562.24" *)
  input RXDFETAP7HOLD;
  wire RXDFETAP7HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18563.11-18563.26" *)
  input RXDFETAP7OVRDEN;
  wire RXDFETAP7OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18564.11-18564.24" *)
  input RXDFETAP8HOLD;
  wire RXDFETAP8HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18565.11-18565.26" *)
  input RXDFETAP8OVRDEN;
  wire RXDFETAP8OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18566.11-18566.24" *)
  input RXDFETAP9HOLD;
  wire RXDFETAP9HOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18567.11-18567.26" *)
  input RXDFETAP9OVRDEN;
  wire RXDFETAP9OVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18568.11-18568.22" *)
  input RXDFEUTHOLD;
  wire RXDFEUTHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18569.11-18569.24" *)
  input RXDFEUTOVRDEN;
  wire RXDFEUTOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18570.11-18570.22" *)
  input RXDFEVPHOLD;
  wire RXDFEVPHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18571.11-18571.24" *)
  input RXDFEVPOVRDEN;
  wire RXDFEVPOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18572.11-18572.21" *)
  input RXDFEXYDEN;
  wire RXDFEXYDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18573.11-18573.22" *)
  input RXDLYBYPASS;
  wire RXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18574.11-18574.18" *)
  input RXDLYEN;
  wire RXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18575.11-18575.22" *)
  input RXDLYOVRDEN;
  wire RXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18576.11-18576.22" *)
  input RXDLYSRESET;
  wire RXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18414.12-18414.27" *)
  output RXDLYSRESETDONE;
  wire RXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18415.12-18415.22" *)
  output RXELECIDLE;
  wire RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18577.17-18577.31" *)
  input [1:0] RXELECIDLEMODE;
  wire [1:0] RXELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18578.11-18578.23" *)
  input RXEQTRAINING;
  wire RXEQTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18579.11-18579.24" *)
  input RXGEARBOXSLIP;
  wire RXGEARBOXSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18416.18-18416.26" *)
  output [5:0] RXHEADER;
  wire [5:0] RXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18417.18-18417.31" *)
  output [1:0] RXHEADERVALID;
  wire [1:0] RXHEADERVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18580.11-18580.19" *)
  input RXLATCLK;
  wire RXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18418.12-18418.27" *)
  output RXLFPSTRESETDET;
  wire RXLFPSTRESETDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18419.12-18419.29" *)
  output RXLFPSU2LPEXITDET;
  wire RXLFPSU2LPEXITDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18420.12-18420.27" *)
  output RXLFPSU3WAKEDET;
  wire RXLFPSU3WAKEDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18581.11-18581.18" *)
  input RXLPMEN;
  wire RXLPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18582.11-18582.22" *)
  input RXLPMGCHOLD;
  wire RXLPMGCHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18583.11-18583.24" *)
  input RXLPMGCOVRDEN;
  wire RXLPMGCOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18584.11-18584.22" *)
  input RXLPMHFHOLD;
  wire RXLPMHFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18585.11-18585.24" *)
  input RXLPMHFOVRDEN;
  wire RXLPMHFOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18586.11-18586.22" *)
  input RXLPMLFHOLD;
  wire RXLPMLFHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18587.11-18587.26" *)
  input RXLPMLFKLOVRDEN;
  wire RXLPMLFKLOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18588.11-18588.22" *)
  input RXLPMOSHOLD;
  wire RXLPMOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18589.11-18589.24" *)
  input RXLPMOSOVRDEN;
  wire RXLPMOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18590.11-18590.26" *)
  input RXMCOMMAALIGNEN;
  wire RXMCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18421.18-18421.30" *)
  output [7:0] RXMONITOROUT;
  wire [7:0] RXMONITOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18591.17-18591.29" *)
  input [1:0] RXMONITORSEL;
  wire [1:0] RXMONITORSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18592.11-18592.21" *)
  input RXOOBRESET;
  wire RXOOBRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18593.11-18593.23" *)
  input RXOSCALRESET;
  wire RXOSCALRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18594.11-18594.19" *)
  input RXOSHOLD;
  wire RXOSHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18422.12-18422.23" *)
  output RXOSINTDONE;
  wire RXOSINTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18423.12-18423.26" *)
  output RXOSINTSTARTED;
  wire RXOSINTSTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18424.12-18424.29" *)
  output RXOSINTSTROBEDONE;
  wire RXOSINTSTROBEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18425.12-18425.32" *)
  output RXOSINTSTROBESTARTED;
  wire RXOSINTSTROBESTARTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18595.11-18595.21" *)
  input RXOSOVRDEN;
  wire RXOSOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18426.12-18426.20" *)
  output RXOUTCLK;
  wire RXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18427.12-18427.26" *)
  output RXOUTCLKFABRIC;
  wire RXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18428.12-18428.23" *)
  output RXOUTCLKPCS;
  wire RXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18596.17-18596.28" *)
  input [2:0] RXOUTCLKSEL;
  wire [2:0] RXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18597.11-18597.26" *)
  input RXPCOMMAALIGNEN;
  wire RXPCOMMAALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18598.11-18598.21" *)
  input RXPCSRESET;
  wire RXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18599.17-18599.21" *)
  input [1:0] RXPD;
  wire [1:0] RXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18600.11-18600.20" *)
  input RXPHALIGN;
  wire RXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18429.12-18429.25" *)
  output RXPHALIGNDONE;
  wire RXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18601.11-18601.22" *)
  input RXPHALIGNEN;
  wire RXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18430.12-18430.24" *)
  output RXPHALIGNERR;
  wire RXPHALIGNERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18602.11-18602.20" *)
  input RXPHDLYPD;
  wire RXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18603.11-18603.23" *)
  input RXPHDLYRESET;
  wire RXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18604.17-18604.28" *)
  input [1:0] RXPLLCLKSEL;
  wire [1:0] RXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18605.11-18605.21" *)
  input RXPMARESET;
  wire RXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18431.12-18431.26" *)
  output RXPMARESETDONE;
  wire RXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18606.11-18606.21" *)
  input RXPOLARITY;
  wire RXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18607.11-18607.25" *)
  input RXPRBSCNTRESET;
  wire RXPRBSCNTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18432.12-18432.21" *)
  output RXPRBSERR;
  wire RXPRBSERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18433.12-18433.24" *)
  output RXPRBSLOCKED;
  wire RXPRBSLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18608.17-18608.26" *)
  input [3:0] RXPRBSSEL;
  wire [3:0] RXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18434.12-18434.29" *)
  output RXPRGDIVRESETDONE;
  wire RXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18609.11-18609.25" *)
  input RXPROGDIVRESET;
  wire RXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18610.17-18610.23" *)
  input [2:0] RXRATE;
  wire [2:0] RXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18435.12-18435.22" *)
  output RXRATEDONE;
  wire RXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18611.11-18611.21" *)
  input RXRATEMODE;
  wire RXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18436.12-18436.23" *)
  output RXRECCLKOUT;
  wire RXRECCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18437.12-18437.23" *)
  output RXRESETDONE;
  wire RXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18612.11-18612.18" *)
  input RXSLIDE;
  wire RXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18438.12-18438.22" *)
  output RXSLIDERDY;
  wire RXSLIDERDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18439.12-18439.22" *)
  output RXSLIPDONE;
  wire RXSLIPDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18613.11-18613.23" *)
  input RXSLIPOUTCLK;
  wire RXSLIPOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18440.12-18440.27" *)
  output RXSLIPOUTCLKRDY;
  wire RXSLIPOUTCLKRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18614.11-18614.20" *)
  input RXSLIPPMA;
  wire RXSLIPPMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18441.12-18441.24" *)
  output RXSLIPPMARDY;
  wire RXSLIPPMARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18442.18-18442.30" *)
  output [1:0] RXSTARTOFSEQ;
  wire [1:0] RXSTARTOFSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18443.18-18443.26" *)
  output [2:0] RXSTATUS;
  wire [2:0] RXSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18615.11-18615.22" *)
  input RXSYNCALLIN;
  wire RXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18444.12-18444.22" *)
  output RXSYNCDONE;
  wire RXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18616.11-18616.19" *)
  input RXSYNCIN;
  wire RXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18617.11-18617.21" *)
  input RXSYNCMODE;
  wire RXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18445.12-18445.21" *)
  output RXSYNCOUT;
  wire RXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18618.17-18618.28" *)
  input [1:0] RXSYSCLKSEL;
  wire [1:0] RXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18619.11-18619.24" *)
  input RXTERMINATION;
  wire RXTERMINATION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18620.11-18620.20" *)
  input RXUSERRDY;
  wire RXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18621.11-18621.19" *)
  input RXUSRCLK;
  wire RXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18622.11-18622.20" *)
  input RXUSRCLK2;
  wire RXUSRCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18446.12-18446.19" *)
  output RXVALID;
  wire RXVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18623.11-18623.22" *)
  input SIGVALIDCLK;
  wire SIGVALIDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18624.18-18624.23" *)
  input [19:0] TSTIN;
  wire [19:0] TSTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18625.17-18625.30" *)
  input [7:0] TX8B10BBYPASS;
  wire [7:0] TX8B10BBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18626.11-18626.20" *)
  input TX8B10BEN;
  wire TX8B10BEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18447.18-18447.29" *)
  output [1:0] TXBUFSTATUS;
  wire [1:0] TXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18448.12-18448.23" *)
  output TXCOMFINISH;
  wire TXCOMFINISH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18627.11-18627.20" *)
  input TXCOMINIT;
  wire TXCOMINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18628.11-18628.19" *)
  input TXCOMSAS;
  wire TXCOMSAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18629.11-18629.20" *)
  input TXCOMWAKE;
  wire TXCOMWAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18630.18-18630.25" *)
  input [15:0] TXCTRL0;
  wire [15:0] TXCTRL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18631.18-18631.25" *)
  input [15:0] TXCTRL1;
  wire [15:0] TXCTRL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18632.17-18632.24" *)
  input [7:0] TXCTRL2;
  wire [7:0] TXCTRL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18633.19-18633.25" *)
  input [127:0] TXDATA;
  wire [127:0] TXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18634.17-18634.33" *)
  input [7:0] TXDATAEXTENDRSVD;
  wire [7:0] TXDATAEXTENDRSVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18449.12-18449.21" *)
  output TXDCCDONE;
  wire TXDCCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18635.11-18635.26" *)
  input TXDCCFORCESTART;
  wire TXDCCFORCESTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18636.11-18636.21" *)
  input TXDCCRESET;
  wire TXDCCRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18637.17-18637.25" *)
  input [1:0] TXDEEMPH;
  wire [1:0] TXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18638.11-18638.21" *)
  input TXDETECTRX;
  wire TXDETECTRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18639.17-18639.27" *)
  input [4:0] TXDIFFCTRL;
  wire [4:0] TXDIFFCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18640.11-18640.22" *)
  input TXDLYBYPASS;
  wire TXDLYBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18641.11-18641.18" *)
  input TXDLYEN;
  wire TXDLYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18642.11-18642.20" *)
  input TXDLYHOLD;
  wire TXDLYHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18643.11-18643.22" *)
  input TXDLYOVRDEN;
  wire TXDLYOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18644.11-18644.22" *)
  input TXDLYSRESET;
  wire TXDLYSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18450.12-18450.27" *)
  output TXDLYSRESETDONE;
  wire TXDLYSRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18645.11-18645.22" *)
  input TXDLYUPDOWN;
  wire TXDLYUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18646.11-18646.21" *)
  input TXELECIDLE;
  wire TXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18647.17-18647.25" *)
  input [5:0] TXHEADER;
  wire [5:0] TXHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18648.11-18648.20" *)
  input TXINHIBIT;
  wire TXINHIBIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18649.11-18649.19" *)
  input TXLATCLK;
  wire TXLATCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18650.11-18650.23" *)
  input TXLFPSTRESET;
  wire TXLFPSTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18651.11-18651.25" *)
  input TXLFPSU2LPEXIT;
  wire TXLFPSU2LPEXIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18652.11-18652.23" *)
  input TXLFPSU3WAKE;
  wire TXLFPSU3WAKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18653.17-18653.29" *)
  input [6:0] TXMAINCURSOR;
  wire [6:0] TXMAINCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18654.17-18654.25" *)
  input [2:0] TXMARGIN;
  wire [2:0] TXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18655.11-18655.25" *)
  input TXMUXDCDEXHOLD;
  wire TXMUXDCDEXHOLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18656.11-18656.25" *)
  input TXMUXDCDORWREN;
  wire TXMUXDCDORWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18657.11-18657.22" *)
  input TXONESZEROS;
  wire TXONESZEROS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18451.12-18451.20" *)
  output TXOUTCLK;
  wire TXOUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18452.12-18452.26" *)
  output TXOUTCLKFABRIC;
  wire TXOUTCLKFABRIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18453.12-18453.23" *)
  output TXOUTCLKPCS;
  wire TXOUTCLKPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18658.17-18658.28" *)
  input [2:0] TXOUTCLKSEL;
  wire [2:0] TXOUTCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18659.11-18659.21" *)
  input TXPCSRESET;
  wire TXPCSRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18660.17-18660.21" *)
  input [1:0] TXPD;
  wire [1:0] TXPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18661.11-18661.27" *)
  input TXPDELECIDLEMODE;
  wire TXPDELECIDLEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18662.11-18662.20" *)
  input TXPHALIGN;
  wire TXPHALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18454.12-18454.25" *)
  output TXPHALIGNDONE;
  wire TXPHALIGNDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18663.11-18663.22" *)
  input TXPHALIGNEN;
  wire TXPHALIGNEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18664.11-18664.20" *)
  input TXPHDLYPD;
  wire TXPHDLYPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18665.11-18665.23" *)
  input TXPHDLYRESET;
  wire TXPHDLYRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18666.11-18666.24" *)
  input TXPHDLYTSTCLK;
  wire TXPHDLYTSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18667.11-18667.19" *)
  input TXPHINIT;
  wire TXPHINIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18455.12-18455.24" *)
  output TXPHINITDONE;
  wire TXPHINITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18668.11-18668.21" *)
  input TXPHOVRDEN;
  wire TXPHOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18669.11-18669.20" *)
  input TXPIPPMEN;
  wire TXPIPPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18670.11-18670.24" *)
  input TXPIPPMOVRDEN;
  wire TXPIPPMOVRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18671.11-18671.20" *)
  input TXPIPPMPD;
  wire TXPIPPMPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18672.11-18672.21" *)
  input TXPIPPMSEL;
  wire TXPIPPMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18673.17-18673.32" *)
  input [4:0] TXPIPPMSTEPSIZE;
  wire [4:0] TXPIPPMSTEPSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18674.11-18674.19" *)
  input TXPISOPD;
  wire TXPISOPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18675.17-18675.28" *)
  input [1:0] TXPLLCLKSEL;
  wire [1:0] TXPLLCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18676.11-18676.21" *)
  input TXPMARESET;
  wire TXPMARESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18456.12-18456.26" *)
  output TXPMARESETDONE;
  wire TXPMARESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18677.11-18677.21" *)
  input TXPOLARITY;
  wire TXPOLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18678.17-18678.29" *)
  input [4:0] TXPOSTCURSOR;
  wire [4:0] TXPOSTCURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18679.11-18679.25" *)
  input TXPRBSFORCEERR;
  wire TXPRBSFORCEERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18680.17-18680.26" *)
  input [3:0] TXPRBSSEL;
  wire [3:0] TXPRBSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18681.17-18681.28" *)
  input [4:0] TXPRECURSOR;
  wire [4:0] TXPRECURSOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18457.12-18457.29" *)
  output TXPRGDIVRESETDONE;
  wire TXPRGDIVRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18682.11-18682.25" *)
  input TXPROGDIVRESET;
  wire TXPROGDIVRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18683.17-18683.23" *)
  input [2:0] TXRATE;
  wire [2:0] TXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18458.12-18458.22" *)
  output TXRATEDONE;
  wire TXRATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18684.11-18684.21" *)
  input TXRATEMODE;
  wire TXRATEMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18459.12-18459.23" *)
  output TXRESETDONE;
  wire TXRESETDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18685.17-18685.27" *)
  input [6:0] TXSEQUENCE;
  wire [6:0] TXSEQUENCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18686.11-18686.18" *)
  input TXSWING;
  wire TXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18687.11-18687.22" *)
  input TXSYNCALLIN;
  wire TXSYNCALLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18460.12-18460.22" *)
  output TXSYNCDONE;
  wire TXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18688.11-18688.19" *)
  input TXSYNCIN;
  wire TXSYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18689.11-18689.21" *)
  input TXSYNCMODE;
  wire TXSYNCMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18461.12-18461.21" *)
  output TXSYNCOUT;
  wire TXSYNCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18690.17-18690.28" *)
  input [1:0] TXSYSCLKSEL;
  wire [1:0] TXSYSCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18691.11-18691.20" *)
  input TXUSERRDY;
  wire TXUSERRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18692.11-18692.19" *)
  input TXUSRCLK;
  wire TXUSRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18693.11-18693.20" *)
  input TXUSRCLK2;
  wire TXUSRCLK2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18696.1-18890.10" *)
module GTYE4_COMMON(DRPDO, DRPRDY, PMARSVDOUT0, PMARSVDOUT1, QPLL0FBCLKLOST, QPLL0LOCK, QPLL0OUTCLK, QPLL0OUTREFCLK, QPLL0REFCLKLOST, QPLL1FBCLKLOST, QPLL1LOCK, QPLL1OUTCLK, QPLL1OUTREFCLK, QPLL1REFCLKLOST, QPLLDMONITOR0, QPLLDMONITOR1, REFCLKOUTMONITOR0, REFCLKOUTMONITOR1, RXRECCLK0SEL, RXRECCLK1SEL, SDM0FINALOUT
, SDM0TESTDATA, SDM1FINALOUT, SDM1TESTDATA, UBDADDR, UBDEN, UBDI, UBDWE, UBMDMTDO, UBRSVDOUT, UBTXUART, BGBYPASSB, BGMONITORENB, BGPDB, BGRCALOVRD, BGRCALOVRDENB, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, GTGREFCLK0
, GTGREFCLK1, GTNORTHREFCLK00, GTNORTHREFCLK01, GTNORTHREFCLK10, GTNORTHREFCLK11, GTREFCLK00, GTREFCLK01, GTREFCLK10, GTREFCLK11, GTSOUTHREFCLK00, GTSOUTHREFCLK01, GTSOUTHREFCLK10, GTSOUTHREFCLK11, PCIERATEQPLL0, PCIERATEQPLL1, PMARSVD0, PMARSVD1, QPLL0CLKRSVD0, QPLL0CLKRSVD1, QPLL0FBDIV, QPLL0LOCKDETCLK
, QPLL0LOCKEN, QPLL0PD, QPLL0REFCLKSEL, QPLL0RESET, QPLL1CLKRSVD0, QPLL1CLKRSVD1, QPLL1FBDIV, QPLL1LOCKDETCLK, QPLL1LOCKEN, QPLL1PD, QPLL1REFCLKSEL, QPLL1RESET, QPLLRSVD1, QPLLRSVD2, QPLLRSVD3, QPLLRSVD4, RCALENB, SDM0DATA, SDM0RESET, SDM0TOGGLE, SDM0WIDTH
, SDM1DATA, SDM1RESET, SDM1TOGGLE, SDM1WIDTH, UBCFGSTREAMEN, UBDO, UBDRDY, UBENABLE, UBGPI, UBINTR, UBIOLMBRST, UBMBRST, UBMDMCAPTURE, UBMDMDBGRST, UBMDMDBGUPDATE, UBMDMREGEN, UBMDMSHIFT, UBMDMSYSRST, UBMDMTCK, UBMDMTDI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18817.11-18817.20" *)
  input BGBYPASSB;
  wire BGBYPASSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18818.11-18818.23" *)
  input BGMONITORENB;
  wire BGMONITORENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18819.11-18819.16" *)
  input BGPDB;
  wire BGPDB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18820.17-18820.27" *)
  input [4:0] BGRCALOVRD;
  wire [4:0] BGRCALOVRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18821.11-18821.24" *)
  input BGRCALOVRDENB;
  wire BGRCALOVRDENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18822.18-18822.25" *)
  input [15:0] DRPADDR;
  wire [15:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18823.11-18823.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18824.18-18824.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18786.19-18786.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18825.11-18825.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18787.12-18787.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18826.11-18826.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18827.11-18827.21" *)
  input GTGREFCLK0;
  wire GTGREFCLK0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18828.11-18828.21" *)
  input GTGREFCLK1;
  wire GTGREFCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18829.11-18829.26" *)
  input GTNORTHREFCLK00;
  wire GTNORTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18830.11-18830.26" *)
  input GTNORTHREFCLK01;
  wire GTNORTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18831.11-18831.26" *)
  input GTNORTHREFCLK10;
  wire GTNORTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18832.11-18832.26" *)
  input GTNORTHREFCLK11;
  wire GTNORTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18833.11-18833.21" *)
  input GTREFCLK00;
  wire GTREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18834.11-18834.21" *)
  input GTREFCLK01;
  wire GTREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18835.11-18835.21" *)
  input GTREFCLK10;
  wire GTREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18836.11-18836.21" *)
  input GTREFCLK11;
  wire GTREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18837.11-18837.26" *)
  input GTSOUTHREFCLK00;
  wire GTSOUTHREFCLK00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18838.11-18838.26" *)
  input GTSOUTHREFCLK01;
  wire GTSOUTHREFCLK01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18839.11-18839.26" *)
  input GTSOUTHREFCLK10;
  wire GTSOUTHREFCLK10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18840.11-18840.26" *)
  input GTSOUTHREFCLK11;
  wire GTSOUTHREFCLK11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18841.17-18841.30" *)
  input [2:0] PCIERATEQPLL0;
  wire [2:0] PCIERATEQPLL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18842.17-18842.30" *)
  input [2:0] PCIERATEQPLL1;
  wire [2:0] PCIERATEQPLL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18843.17-18843.25" *)
  input [7:0] PMARSVD0;
  wire [7:0] PMARSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18844.17-18844.25" *)
  input [7:0] PMARSVD1;
  wire [7:0] PMARSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18788.18-18788.29" *)
  output [7:0] PMARSVDOUT0;
  wire [7:0] PMARSVDOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18789.18-18789.29" *)
  output [7:0] PMARSVDOUT1;
  wire [7:0] PMARSVDOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18845.11-18845.24" *)
  input QPLL0CLKRSVD0;
  wire QPLL0CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18846.11-18846.24" *)
  input QPLL0CLKRSVD1;
  wire QPLL0CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18790.12-18790.26" *)
  output QPLL0FBCLKLOST;
  wire QPLL0FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18847.17-18847.27" *)
  input [7:0] QPLL0FBDIV;
  wire [7:0] QPLL0FBDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18791.12-18791.21" *)
  output QPLL0LOCK;
  wire QPLL0LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18848.11-18848.26" *)
  input QPLL0LOCKDETCLK;
  wire QPLL0LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18849.11-18849.22" *)
  input QPLL0LOCKEN;
  wire QPLL0LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18792.12-18792.23" *)
  output QPLL0OUTCLK;
  wire QPLL0OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18793.12-18793.26" *)
  output QPLL0OUTREFCLK;
  wire QPLL0OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18850.11-18850.18" *)
  input QPLL0PD;
  wire QPLL0PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18794.12-18794.27" *)
  output QPLL0REFCLKLOST;
  wire QPLL0REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18851.17-18851.31" *)
  input [2:0] QPLL0REFCLKSEL;
  wire [2:0] QPLL0REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18852.11-18852.21" *)
  input QPLL0RESET;
  wire QPLL0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18853.11-18853.24" *)
  input QPLL1CLKRSVD0;
  wire QPLL1CLKRSVD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18854.11-18854.24" *)
  input QPLL1CLKRSVD1;
  wire QPLL1CLKRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18795.12-18795.26" *)
  output QPLL1FBCLKLOST;
  wire QPLL1FBCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18855.17-18855.27" *)
  input [7:0] QPLL1FBDIV;
  wire [7:0] QPLL1FBDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18796.12-18796.21" *)
  output QPLL1LOCK;
  wire QPLL1LOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18856.11-18856.26" *)
  input QPLL1LOCKDETCLK;
  wire QPLL1LOCKDETCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18857.11-18857.22" *)
  input QPLL1LOCKEN;
  wire QPLL1LOCKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18797.12-18797.23" *)
  output QPLL1OUTCLK;
  wire QPLL1OUTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18798.12-18798.26" *)
  output QPLL1OUTREFCLK;
  wire QPLL1OUTREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18858.11-18858.18" *)
  input QPLL1PD;
  wire QPLL1PD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18799.12-18799.27" *)
  output QPLL1REFCLKLOST;
  wire QPLL1REFCLKLOST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18859.17-18859.31" *)
  input [2:0] QPLL1REFCLKSEL;
  wire [2:0] QPLL1REFCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18860.11-18860.21" *)
  input QPLL1RESET;
  wire QPLL1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18800.18-18800.31" *)
  output [7:0] QPLLDMONITOR0;
  wire [7:0] QPLLDMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18801.18-18801.31" *)
  output [7:0] QPLLDMONITOR1;
  wire [7:0] QPLLDMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18861.17-18861.26" *)
  input [7:0] QPLLRSVD1;
  wire [7:0] QPLLRSVD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18862.17-18862.26" *)
  input [4:0] QPLLRSVD2;
  wire [4:0] QPLLRSVD2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18863.17-18863.26" *)
  input [4:0] QPLLRSVD3;
  wire [4:0] QPLLRSVD3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18864.17-18864.26" *)
  input [7:0] QPLLRSVD4;
  wire [7:0] QPLLRSVD4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18865.11-18865.18" *)
  input RCALENB;
  wire RCALENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18802.12-18802.29" *)
  output REFCLKOUTMONITOR0;
  wire REFCLKOUTMONITOR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18803.12-18803.29" *)
  output REFCLKOUTMONITOR1;
  wire REFCLKOUTMONITOR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18804.18-18804.30" *)
  output [1:0] RXRECCLK0SEL;
  wire [1:0] RXRECCLK0SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18805.18-18805.30" *)
  output [1:0] RXRECCLK1SEL;
  wire [1:0] RXRECCLK1SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18866.18-18866.26" *)
  input [24:0] SDM0DATA;
  wire [24:0] SDM0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18806.18-18806.30" *)
  output [3:0] SDM0FINALOUT;
  wire [3:0] SDM0FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18867.11-18867.20" *)
  input SDM0RESET;
  wire SDM0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18807.19-18807.31" *)
  output [14:0] SDM0TESTDATA;
  wire [14:0] SDM0TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18868.11-18868.21" *)
  input SDM0TOGGLE;
  wire SDM0TOGGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18869.17-18869.26" *)
  input [1:0] SDM0WIDTH;
  wire [1:0] SDM0WIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18870.18-18870.26" *)
  input [24:0] SDM1DATA;
  wire [24:0] SDM1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18808.18-18808.30" *)
  output [3:0] SDM1FINALOUT;
  wire [3:0] SDM1FINALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18871.11-18871.20" *)
  input SDM1RESET;
  wire SDM1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18809.19-18809.31" *)
  output [14:0] SDM1TESTDATA;
  wire [14:0] SDM1TESTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18872.11-18872.21" *)
  input SDM1TOGGLE;
  wire SDM1TOGGLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18873.17-18873.26" *)
  input [1:0] SDM1WIDTH;
  wire [1:0] SDM1WIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18874.11-18874.24" *)
  input UBCFGSTREAMEN;
  wire UBCFGSTREAMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18810.19-18810.26" *)
  output [15:0] UBDADDR;
  wire [15:0] UBDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18811.12-18811.17" *)
  output UBDEN;
  wire UBDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18812.19-18812.23" *)
  output [15:0] UBDI;
  wire [15:0] UBDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18875.18-18875.22" *)
  input [15:0] UBDO;
  wire [15:0] UBDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18876.11-18876.17" *)
  input UBDRDY;
  wire UBDRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18813.12-18813.17" *)
  output UBDWE;
  wire UBDWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18877.11-18877.19" *)
  input UBENABLE;
  wire UBENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18878.17-18878.22" *)
  input [1:0] UBGPI;
  wire [1:0] UBGPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18879.17-18879.23" *)
  input [1:0] UBINTR;
  wire [1:0] UBINTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18880.11-18880.21" *)
  input UBIOLMBRST;
  wire UBIOLMBRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18881.11-18881.18" *)
  input UBMBRST;
  wire UBMBRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18882.11-18882.23" *)
  input UBMDMCAPTURE;
  wire UBMDMCAPTURE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18883.11-18883.22" *)
  input UBMDMDBGRST;
  wire UBMDMDBGRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18884.11-18884.25" *)
  input UBMDMDBGUPDATE;
  wire UBMDMDBGUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18885.17-18885.27" *)
  input [3:0] UBMDMREGEN;
  wire [3:0] UBMDMREGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18886.11-18886.21" *)
  input UBMDMSHIFT;
  wire UBMDMSHIFT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18887.11-18887.22" *)
  input UBMDMSYSRST;
  wire UBMDMSYSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18888.11-18888.19" *)
  input UBMDMTCK;
  wire UBMDMTCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18889.11-18889.19" *)
  input UBMDMTDI;
  wire UBMDMTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18814.12-18814.20" *)
  output UBMDMTDO;
  wire UBMDMTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18815.12-18815.21" *)
  output UBRSVDOUT;
  wire UBRSVDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18816.12-18816.20" *)
  output UBTXUART;
  wire UBTXUART;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9481.1-9490.10" *)
module HARD_SYNC(DOUT, CLK, DIN);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9488.11-9488.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9489.11-9489.14" *)
  input DIN;
  wire DIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9485.12-9485.16" *)
  output DOUT;
  wire DOUT;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28393.1-29293.10" *)
module HBM_ONE_STACK_INTF(APB_0_PRDATA, APB_0_PREADY, APB_0_PSLVERR, AXI_00_ARREADY, AXI_00_AWREADY, AXI_00_BID, AXI_00_BRESP, AXI_00_BVALID, AXI_00_DFI_AW_AERR_N, AXI_00_DFI_CLK_BUF, AXI_00_DFI_DBI_BYTE_DISABLE, AXI_00_DFI_DW_RDDATA_DBI, AXI_00_DFI_DW_RDDATA_DERR, AXI_00_DFI_DW_RDDATA_VALID, AXI_00_DFI_INIT_COMPLETE, AXI_00_DFI_PHYUPD_REQ, AXI_00_DFI_PHY_LP_STATE, AXI_00_DFI_RST_N_BUF, AXI_00_MC_STATUS, AXI_00_PHY_STATUS, AXI_00_RDATA
, AXI_00_RDATA_PARITY, AXI_00_RID, AXI_00_RLAST, AXI_00_RRESP, AXI_00_RVALID, AXI_00_WREADY, AXI_01_ARREADY, AXI_01_AWREADY, AXI_01_BID, AXI_01_BRESP, AXI_01_BVALID, AXI_01_DFI_AW_AERR_N, AXI_01_DFI_CLK_BUF, AXI_01_DFI_DBI_BYTE_DISABLE, AXI_01_DFI_DW_RDDATA_DBI, AXI_01_DFI_DW_RDDATA_DERR, AXI_01_DFI_DW_RDDATA_VALID, AXI_01_DFI_INIT_COMPLETE, AXI_01_DFI_PHYUPD_REQ, AXI_01_DFI_PHY_LP_STATE, AXI_01_DFI_RST_N_BUF
, AXI_01_RDATA, AXI_01_RDATA_PARITY, AXI_01_RID, AXI_01_RLAST, AXI_01_RRESP, AXI_01_RVALID, AXI_01_WREADY, AXI_02_ARREADY, AXI_02_AWREADY, AXI_02_BID, AXI_02_BRESP, AXI_02_BVALID, AXI_02_DFI_AW_AERR_N, AXI_02_DFI_CLK_BUF, AXI_02_DFI_DBI_BYTE_DISABLE, AXI_02_DFI_DW_RDDATA_DBI, AXI_02_DFI_DW_RDDATA_DERR, AXI_02_DFI_DW_RDDATA_VALID, AXI_02_DFI_INIT_COMPLETE, AXI_02_DFI_PHYUPD_REQ, AXI_02_DFI_PHY_LP_STATE
, AXI_02_DFI_RST_N_BUF, AXI_02_MC_STATUS, AXI_02_PHY_STATUS, AXI_02_RDATA, AXI_02_RDATA_PARITY, AXI_02_RID, AXI_02_RLAST, AXI_02_RRESP, AXI_02_RVALID, AXI_02_WREADY, AXI_03_ARREADY, AXI_03_AWREADY, AXI_03_BID, AXI_03_BRESP, AXI_03_BVALID, AXI_03_DFI_AW_AERR_N, AXI_03_DFI_CLK_BUF, AXI_03_DFI_DBI_BYTE_DISABLE, AXI_03_DFI_DW_RDDATA_DBI, AXI_03_DFI_DW_RDDATA_DERR, AXI_03_DFI_DW_RDDATA_VALID
, AXI_03_DFI_INIT_COMPLETE, AXI_03_DFI_PHYUPD_REQ, AXI_03_DFI_PHY_LP_STATE, AXI_03_DFI_RST_N_BUF, AXI_03_RDATA, AXI_03_RDATA_PARITY, AXI_03_RID, AXI_03_RLAST, AXI_03_RRESP, AXI_03_RVALID, AXI_03_WREADY, AXI_04_ARREADY, AXI_04_AWREADY, AXI_04_BID, AXI_04_BRESP, AXI_04_BVALID, AXI_04_DFI_AW_AERR_N, AXI_04_DFI_CLK_BUF, AXI_04_DFI_DBI_BYTE_DISABLE, AXI_04_DFI_DW_RDDATA_DBI, AXI_04_DFI_DW_RDDATA_DERR
, AXI_04_DFI_DW_RDDATA_VALID, AXI_04_DFI_INIT_COMPLETE, AXI_04_DFI_PHYUPD_REQ, AXI_04_DFI_PHY_LP_STATE, AXI_04_DFI_RST_N_BUF, AXI_04_MC_STATUS, AXI_04_PHY_STATUS, AXI_04_RDATA, AXI_04_RDATA_PARITY, AXI_04_RID, AXI_04_RLAST, AXI_04_RRESP, AXI_04_RVALID, AXI_04_WREADY, AXI_05_ARREADY, AXI_05_AWREADY, AXI_05_BID, AXI_05_BRESP, AXI_05_BVALID, AXI_05_DFI_AW_AERR_N, AXI_05_DFI_CLK_BUF
, AXI_05_DFI_DBI_BYTE_DISABLE, AXI_05_DFI_DW_RDDATA_DBI, AXI_05_DFI_DW_RDDATA_DERR, AXI_05_DFI_DW_RDDATA_VALID, AXI_05_DFI_INIT_COMPLETE, AXI_05_DFI_PHYUPD_REQ, AXI_05_DFI_PHY_LP_STATE, AXI_05_DFI_RST_N_BUF, AXI_05_RDATA, AXI_05_RDATA_PARITY, AXI_05_RID, AXI_05_RLAST, AXI_05_RRESP, AXI_05_RVALID, AXI_05_WREADY, AXI_06_ARREADY, AXI_06_AWREADY, AXI_06_BID, AXI_06_BRESP, AXI_06_BVALID, AXI_06_DFI_AW_AERR_N
, AXI_06_DFI_CLK_BUF, AXI_06_DFI_DBI_BYTE_DISABLE, AXI_06_DFI_DW_RDDATA_DBI, AXI_06_DFI_DW_RDDATA_DERR, AXI_06_DFI_DW_RDDATA_VALID, AXI_06_DFI_INIT_COMPLETE, AXI_06_DFI_PHYUPD_REQ, AXI_06_DFI_PHY_LP_STATE, AXI_06_DFI_RST_N_BUF, AXI_06_MC_STATUS, AXI_06_PHY_STATUS, AXI_06_RDATA, AXI_06_RDATA_PARITY, AXI_06_RID, AXI_06_RLAST, AXI_06_RRESP, AXI_06_RVALID, AXI_06_WREADY, AXI_07_ARREADY, AXI_07_AWREADY, AXI_07_BID
, AXI_07_BRESP, AXI_07_BVALID, AXI_07_DFI_AW_AERR_N, AXI_07_DFI_CLK_BUF, AXI_07_DFI_DBI_BYTE_DISABLE, AXI_07_DFI_DW_RDDATA_DBI, AXI_07_DFI_DW_RDDATA_DERR, AXI_07_DFI_DW_RDDATA_VALID, AXI_07_DFI_INIT_COMPLETE, AXI_07_DFI_PHYUPD_REQ, AXI_07_DFI_PHY_LP_STATE, AXI_07_DFI_RST_N_BUF, AXI_07_RDATA, AXI_07_RDATA_PARITY, AXI_07_RID, AXI_07_RLAST, AXI_07_RRESP, AXI_07_RVALID, AXI_07_WREADY, AXI_08_ARREADY, AXI_08_AWREADY
, AXI_08_BID, AXI_08_BRESP, AXI_08_BVALID, AXI_08_DFI_AW_AERR_N, AXI_08_DFI_CLK_BUF, AXI_08_DFI_DBI_BYTE_DISABLE, AXI_08_DFI_DW_RDDATA_DBI, AXI_08_DFI_DW_RDDATA_DERR, AXI_08_DFI_DW_RDDATA_VALID, AXI_08_DFI_INIT_COMPLETE, AXI_08_DFI_PHYUPD_REQ, AXI_08_DFI_PHY_LP_STATE, AXI_08_DFI_RST_N_BUF, AXI_08_MC_STATUS, AXI_08_PHY_STATUS, AXI_08_RDATA, AXI_08_RDATA_PARITY, AXI_08_RID, AXI_08_RLAST, AXI_08_RRESP, AXI_08_RVALID
, AXI_08_WREADY, AXI_09_ARREADY, AXI_09_AWREADY, AXI_09_BID, AXI_09_BRESP, AXI_09_BVALID, AXI_09_DFI_AW_AERR_N, AXI_09_DFI_CLK_BUF, AXI_09_DFI_DBI_BYTE_DISABLE, AXI_09_DFI_DW_RDDATA_DBI, AXI_09_DFI_DW_RDDATA_DERR, AXI_09_DFI_DW_RDDATA_VALID, AXI_09_DFI_INIT_COMPLETE, AXI_09_DFI_PHYUPD_REQ, AXI_09_DFI_PHY_LP_STATE, AXI_09_DFI_RST_N_BUF, AXI_09_RDATA, AXI_09_RDATA_PARITY, AXI_09_RID, AXI_09_RLAST, AXI_09_RRESP
, AXI_09_RVALID, AXI_09_WREADY, AXI_10_ARREADY, AXI_10_AWREADY, AXI_10_BID, AXI_10_BRESP, AXI_10_BVALID, AXI_10_DFI_AW_AERR_N, AXI_10_DFI_CLK_BUF, AXI_10_DFI_DBI_BYTE_DISABLE, AXI_10_DFI_DW_RDDATA_DBI, AXI_10_DFI_DW_RDDATA_DERR, AXI_10_DFI_DW_RDDATA_VALID, AXI_10_DFI_INIT_COMPLETE, AXI_10_DFI_PHYUPD_REQ, AXI_10_DFI_PHY_LP_STATE, AXI_10_DFI_RST_N_BUF, AXI_10_MC_STATUS, AXI_10_PHY_STATUS, AXI_10_RDATA, AXI_10_RDATA_PARITY
, AXI_10_RID, AXI_10_RLAST, AXI_10_RRESP, AXI_10_RVALID, AXI_10_WREADY, AXI_11_ARREADY, AXI_11_AWREADY, AXI_11_BID, AXI_11_BRESP, AXI_11_BVALID, AXI_11_DFI_AW_AERR_N, AXI_11_DFI_CLK_BUF, AXI_11_DFI_DBI_BYTE_DISABLE, AXI_11_DFI_DW_RDDATA_DBI, AXI_11_DFI_DW_RDDATA_DERR, AXI_11_DFI_DW_RDDATA_VALID, AXI_11_DFI_INIT_COMPLETE, AXI_11_DFI_PHYUPD_REQ, AXI_11_DFI_PHY_LP_STATE, AXI_11_DFI_RST_N_BUF, AXI_11_RDATA
, AXI_11_RDATA_PARITY, AXI_11_RID, AXI_11_RLAST, AXI_11_RRESP, AXI_11_RVALID, AXI_11_WREADY, AXI_12_ARREADY, AXI_12_AWREADY, AXI_12_BID, AXI_12_BRESP, AXI_12_BVALID, AXI_12_DFI_AW_AERR_N, AXI_12_DFI_CLK_BUF, AXI_12_DFI_DBI_BYTE_DISABLE, AXI_12_DFI_DW_RDDATA_DBI, AXI_12_DFI_DW_RDDATA_DERR, AXI_12_DFI_DW_RDDATA_VALID, AXI_12_DFI_INIT_COMPLETE, AXI_12_DFI_PHYUPD_REQ, AXI_12_DFI_PHY_LP_STATE, AXI_12_DFI_RST_N_BUF
, AXI_12_MC_STATUS, AXI_12_PHY_STATUS, AXI_12_RDATA, AXI_12_RDATA_PARITY, AXI_12_RID, AXI_12_RLAST, AXI_12_RRESP, AXI_12_RVALID, AXI_12_WREADY, AXI_13_ARREADY, AXI_13_AWREADY, AXI_13_BID, AXI_13_BRESP, AXI_13_BVALID, AXI_13_DFI_AW_AERR_N, AXI_13_DFI_CLK_BUF, AXI_13_DFI_DBI_BYTE_DISABLE, AXI_13_DFI_DW_RDDATA_DBI, AXI_13_DFI_DW_RDDATA_DERR, AXI_13_DFI_DW_RDDATA_VALID, AXI_13_DFI_INIT_COMPLETE
, AXI_13_DFI_PHYUPD_REQ, AXI_13_DFI_PHY_LP_STATE, AXI_13_DFI_RST_N_BUF, AXI_13_RDATA, AXI_13_RDATA_PARITY, AXI_13_RID, AXI_13_RLAST, AXI_13_RRESP, AXI_13_RVALID, AXI_13_WREADY, AXI_14_ARREADY, AXI_14_AWREADY, AXI_14_BID, AXI_14_BRESP, AXI_14_BVALID, AXI_14_DFI_AW_AERR_N, AXI_14_DFI_CLK_BUF, AXI_14_DFI_DBI_BYTE_DISABLE, AXI_14_DFI_DW_RDDATA_DBI, AXI_14_DFI_DW_RDDATA_DERR, AXI_14_DFI_DW_RDDATA_VALID
, AXI_14_DFI_INIT_COMPLETE, AXI_14_DFI_PHYUPD_REQ, AXI_14_DFI_PHY_LP_STATE, AXI_14_DFI_RST_N_BUF, AXI_14_MC_STATUS, AXI_14_PHY_STATUS, AXI_14_RDATA, AXI_14_RDATA_PARITY, AXI_14_RID, AXI_14_RLAST, AXI_14_RRESP, AXI_14_RVALID, AXI_14_WREADY, AXI_15_ARREADY, AXI_15_AWREADY, AXI_15_BID, AXI_15_BRESP, AXI_15_BVALID, AXI_15_DFI_AW_AERR_N, AXI_15_DFI_CLK_BUF, AXI_15_DFI_DBI_BYTE_DISABLE
, AXI_15_DFI_DW_RDDATA_DBI, AXI_15_DFI_DW_RDDATA_DERR, AXI_15_DFI_DW_RDDATA_VALID, AXI_15_DFI_INIT_COMPLETE, AXI_15_DFI_PHYUPD_REQ, AXI_15_DFI_PHY_LP_STATE, AXI_15_DFI_RST_N_BUF, AXI_15_RDATA, AXI_15_RDATA_PARITY, AXI_15_RID, AXI_15_RLAST, AXI_15_RRESP, AXI_15_RVALID, AXI_15_WREADY, DRAM_0_STAT_CATTRIP, DRAM_0_STAT_TEMP, APB_0_PADDR, APB_0_PCLK, APB_0_PENABLE, APB_0_PRESET_N, APB_0_PSEL
, APB_0_PWDATA, APB_0_PWRITE, AXI_00_ACLK, AXI_00_ARADDR, AXI_00_ARBURST, AXI_00_ARESET_N, AXI_00_ARID, AXI_00_ARLEN, AXI_00_ARSIZE, AXI_00_ARVALID, AXI_00_AWADDR, AXI_00_AWBURST, AXI_00_AWID, AXI_00_AWLEN, AXI_00_AWSIZE, AXI_00_AWVALID, AXI_00_BREADY, AXI_00_DFI_LP_PWR_X_REQ, AXI_00_RREADY, AXI_00_WDATA, AXI_00_WDATA_PARITY
, AXI_00_WLAST, AXI_00_WSTRB, AXI_00_WVALID, AXI_01_ACLK, AXI_01_ARADDR, AXI_01_ARBURST, AXI_01_ARESET_N, AXI_01_ARID, AXI_01_ARLEN, AXI_01_ARSIZE, AXI_01_ARVALID, AXI_01_AWADDR, AXI_01_AWBURST, AXI_01_AWID, AXI_01_AWLEN, AXI_01_AWSIZE, AXI_01_AWVALID, AXI_01_BREADY, AXI_01_DFI_LP_PWR_X_REQ, AXI_01_RREADY, AXI_01_WDATA
, AXI_01_WDATA_PARITY, AXI_01_WLAST, AXI_01_WSTRB, AXI_01_WVALID, AXI_02_ACLK, AXI_02_ARADDR, AXI_02_ARBURST, AXI_02_ARESET_N, AXI_02_ARID, AXI_02_ARLEN, AXI_02_ARSIZE, AXI_02_ARVALID, AXI_02_AWADDR, AXI_02_AWBURST, AXI_02_AWID, AXI_02_AWLEN, AXI_02_AWSIZE, AXI_02_AWVALID, AXI_02_BREADY, AXI_02_DFI_LP_PWR_X_REQ, AXI_02_RREADY
, AXI_02_WDATA, AXI_02_WDATA_PARITY, AXI_02_WLAST, AXI_02_WSTRB, AXI_02_WVALID, AXI_03_ACLK, AXI_03_ARADDR, AXI_03_ARBURST, AXI_03_ARESET_N, AXI_03_ARID, AXI_03_ARLEN, AXI_03_ARSIZE, AXI_03_ARVALID, AXI_03_AWADDR, AXI_03_AWBURST, AXI_03_AWID, AXI_03_AWLEN, AXI_03_AWSIZE, AXI_03_AWVALID, AXI_03_BREADY, AXI_03_DFI_LP_PWR_X_REQ
, AXI_03_RREADY, AXI_03_WDATA, AXI_03_WDATA_PARITY, AXI_03_WLAST, AXI_03_WSTRB, AXI_03_WVALID, AXI_04_ACLK, AXI_04_ARADDR, AXI_04_ARBURST, AXI_04_ARESET_N, AXI_04_ARID, AXI_04_ARLEN, AXI_04_ARSIZE, AXI_04_ARVALID, AXI_04_AWADDR, AXI_04_AWBURST, AXI_04_AWID, AXI_04_AWLEN, AXI_04_AWSIZE, AXI_04_AWVALID, AXI_04_BREADY
, AXI_04_DFI_LP_PWR_X_REQ, AXI_04_RREADY, AXI_04_WDATA, AXI_04_WDATA_PARITY, AXI_04_WLAST, AXI_04_WSTRB, AXI_04_WVALID, AXI_05_ACLK, AXI_05_ARADDR, AXI_05_ARBURST, AXI_05_ARESET_N, AXI_05_ARID, AXI_05_ARLEN, AXI_05_ARSIZE, AXI_05_ARVALID, AXI_05_AWADDR, AXI_05_AWBURST, AXI_05_AWID, AXI_05_AWLEN, AXI_05_AWSIZE, AXI_05_AWVALID
, AXI_05_BREADY, AXI_05_DFI_LP_PWR_X_REQ, AXI_05_RREADY, AXI_05_WDATA, AXI_05_WDATA_PARITY, AXI_05_WLAST, AXI_05_WSTRB, AXI_05_WVALID, AXI_06_ACLK, AXI_06_ARADDR, AXI_06_ARBURST, AXI_06_ARESET_N, AXI_06_ARID, AXI_06_ARLEN, AXI_06_ARSIZE, AXI_06_ARVALID, AXI_06_AWADDR, AXI_06_AWBURST, AXI_06_AWID, AXI_06_AWLEN, AXI_06_AWSIZE
, AXI_06_AWVALID, AXI_06_BREADY, AXI_06_DFI_LP_PWR_X_REQ, AXI_06_RREADY, AXI_06_WDATA, AXI_06_WDATA_PARITY, AXI_06_WLAST, AXI_06_WSTRB, AXI_06_WVALID, AXI_07_ACLK, AXI_07_ARADDR, AXI_07_ARBURST, AXI_07_ARESET_N, AXI_07_ARID, AXI_07_ARLEN, AXI_07_ARSIZE, AXI_07_ARVALID, AXI_07_AWADDR, AXI_07_AWBURST, AXI_07_AWID, AXI_07_AWLEN
, AXI_07_AWSIZE, AXI_07_AWVALID, AXI_07_BREADY, AXI_07_DFI_LP_PWR_X_REQ, AXI_07_RREADY, AXI_07_WDATA, AXI_07_WDATA_PARITY, AXI_07_WLAST, AXI_07_WSTRB, AXI_07_WVALID, AXI_08_ACLK, AXI_08_ARADDR, AXI_08_ARBURST, AXI_08_ARESET_N, AXI_08_ARID, AXI_08_ARLEN, AXI_08_ARSIZE, AXI_08_ARVALID, AXI_08_AWADDR, AXI_08_AWBURST, AXI_08_AWID
, AXI_08_AWLEN, AXI_08_AWSIZE, AXI_08_AWVALID, AXI_08_BREADY, AXI_08_DFI_LP_PWR_X_REQ, AXI_08_RREADY, AXI_08_WDATA, AXI_08_WDATA_PARITY, AXI_08_WLAST, AXI_08_WSTRB, AXI_08_WVALID, AXI_09_ACLK, AXI_09_ARADDR, AXI_09_ARBURST, AXI_09_ARESET_N, AXI_09_ARID, AXI_09_ARLEN, AXI_09_ARSIZE, AXI_09_ARVALID, AXI_09_AWADDR, AXI_09_AWBURST
, AXI_09_AWID, AXI_09_AWLEN, AXI_09_AWSIZE, AXI_09_AWVALID, AXI_09_BREADY, AXI_09_DFI_LP_PWR_X_REQ, AXI_09_RREADY, AXI_09_WDATA, AXI_09_WDATA_PARITY, AXI_09_WLAST, AXI_09_WSTRB, AXI_09_WVALID, AXI_10_ACLK, AXI_10_ARADDR, AXI_10_ARBURST, AXI_10_ARESET_N, AXI_10_ARID, AXI_10_ARLEN, AXI_10_ARSIZE, AXI_10_ARVALID, AXI_10_AWADDR
, AXI_10_AWBURST, AXI_10_AWID, AXI_10_AWLEN, AXI_10_AWSIZE, AXI_10_AWVALID, AXI_10_BREADY, AXI_10_DFI_LP_PWR_X_REQ, AXI_10_RREADY, AXI_10_WDATA, AXI_10_WDATA_PARITY, AXI_10_WLAST, AXI_10_WSTRB, AXI_10_WVALID, AXI_11_ACLK, AXI_11_ARADDR, AXI_11_ARBURST, AXI_11_ARESET_N, AXI_11_ARID, AXI_11_ARLEN, AXI_11_ARSIZE, AXI_11_ARVALID
, AXI_11_AWADDR, AXI_11_AWBURST, AXI_11_AWID, AXI_11_AWLEN, AXI_11_AWSIZE, AXI_11_AWVALID, AXI_11_BREADY, AXI_11_DFI_LP_PWR_X_REQ, AXI_11_RREADY, AXI_11_WDATA, AXI_11_WDATA_PARITY, AXI_11_WLAST, AXI_11_WSTRB, AXI_11_WVALID, AXI_12_ACLK, AXI_12_ARADDR, AXI_12_ARBURST, AXI_12_ARESET_N, AXI_12_ARID, AXI_12_ARLEN, AXI_12_ARSIZE
, AXI_12_ARVALID, AXI_12_AWADDR, AXI_12_AWBURST, AXI_12_AWID, AXI_12_AWLEN, AXI_12_AWSIZE, AXI_12_AWVALID, AXI_12_BREADY, AXI_12_DFI_LP_PWR_X_REQ, AXI_12_RREADY, AXI_12_WDATA, AXI_12_WDATA_PARITY, AXI_12_WLAST, AXI_12_WSTRB, AXI_12_WVALID, AXI_13_ACLK, AXI_13_ARADDR, AXI_13_ARBURST, AXI_13_ARESET_N, AXI_13_ARID, AXI_13_ARLEN
, AXI_13_ARSIZE, AXI_13_ARVALID, AXI_13_AWADDR, AXI_13_AWBURST, AXI_13_AWID, AXI_13_AWLEN, AXI_13_AWSIZE, AXI_13_AWVALID, AXI_13_BREADY, AXI_13_DFI_LP_PWR_X_REQ, AXI_13_RREADY, AXI_13_WDATA, AXI_13_WDATA_PARITY, AXI_13_WLAST, AXI_13_WSTRB, AXI_13_WVALID, AXI_14_ACLK, AXI_14_ARADDR, AXI_14_ARBURST, AXI_14_ARESET_N, AXI_14_ARID
, AXI_14_ARLEN, AXI_14_ARSIZE, AXI_14_ARVALID, AXI_14_AWADDR, AXI_14_AWBURST, AXI_14_AWID, AXI_14_AWLEN, AXI_14_AWSIZE, AXI_14_AWVALID, AXI_14_BREADY, AXI_14_DFI_LP_PWR_X_REQ, AXI_14_RREADY, AXI_14_WDATA, AXI_14_WDATA_PARITY, AXI_14_WLAST, AXI_14_WSTRB, AXI_14_WVALID, AXI_15_ACLK, AXI_15_ARADDR, AXI_15_ARBURST, AXI_15_ARESET_N
, AXI_15_ARID, AXI_15_ARLEN, AXI_15_ARSIZE, AXI_15_ARVALID, AXI_15_AWADDR, AXI_15_AWBURST, AXI_15_AWID, AXI_15_AWLEN, AXI_15_AWSIZE, AXI_15_AWVALID, AXI_15_BREADY, AXI_15_DFI_LP_PWR_X_REQ, AXI_15_RREADY, AXI_15_WDATA, AXI_15_WDATA_PARITY, AXI_15_WLAST, AXI_15_WSTRB, AXI_15_WVALID, BSCAN_DRCK, BSCAN_TCK, HBM_REF_CLK
, MBIST_EN_00, MBIST_EN_01, MBIST_EN_02, MBIST_EN_03, MBIST_EN_04, MBIST_EN_05, MBIST_EN_06, MBIST_EN_07);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28889.18-28889.29" *)
  input [21:0] APB_0_PADDR;
  wire [21:0] APB_0_PADDR;
  (* invertible_pin = "IS_APB_0_PCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28891.11-28891.21" *)
  input APB_0_PCLK;
  wire APB_0_PCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28892.11-28892.24" *)
  input APB_0_PENABLE;
  wire APB_0_PENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28516.19-28516.31" *)
  output [31:0] APB_0_PRDATA;
  wire [31:0] APB_0_PRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28517.12-28517.24" *)
  output APB_0_PREADY;
  wire APB_0_PREADY;
  (* invertible_pin = "IS_APB_0_PRESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28894.11-28894.25" *)
  input APB_0_PRESET_N;
  wire APB_0_PRESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28895.11-28895.21" *)
  input APB_0_PSEL;
  wire APB_0_PSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28518.12-28518.25" *)
  output APB_0_PSLVERR;
  wire APB_0_PSLVERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28896.18-28896.30" *)
  input [31:0] APB_0_PWDATA;
  wire [31:0] APB_0_PWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28897.11-28897.23" *)
  input APB_0_PWRITE;
  wire APB_0_PWRITE;
  (* invertible_pin = "IS_AXI_00_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28899.11-28899.22" *)
  input AXI_00_ACLK;
  wire AXI_00_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28900.18-28900.31" *)
  input [36:0] AXI_00_ARADDR;
  wire [36:0] AXI_00_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28901.17-28901.31" *)
  input [1:0] AXI_00_ARBURST;
  wire [1:0] AXI_00_ARBURST;
  (* invertible_pin = "IS_AXI_00_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28903.11-28903.26" *)
  input AXI_00_ARESET_N;
  wire AXI_00_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28904.17-28904.28" *)
  input [5:0] AXI_00_ARID;
  wire [5:0] AXI_00_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28905.17-28905.29" *)
  input [3:0] AXI_00_ARLEN;
  wire [3:0] AXI_00_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28519.12-28519.26" *)
  output AXI_00_ARREADY;
  wire AXI_00_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28906.17-28906.30" *)
  input [2:0] AXI_00_ARSIZE;
  wire [2:0] AXI_00_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28907.11-28907.25" *)
  input AXI_00_ARVALID;
  wire AXI_00_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28908.18-28908.31" *)
  input [36:0] AXI_00_AWADDR;
  wire [36:0] AXI_00_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28909.17-28909.31" *)
  input [1:0] AXI_00_AWBURST;
  wire [1:0] AXI_00_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28910.17-28910.28" *)
  input [5:0] AXI_00_AWID;
  wire [5:0] AXI_00_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28911.17-28911.29" *)
  input [3:0] AXI_00_AWLEN;
  wire [3:0] AXI_00_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28520.12-28520.26" *)
  output AXI_00_AWREADY;
  wire AXI_00_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28912.17-28912.30" *)
  input [2:0] AXI_00_AWSIZE;
  wire [2:0] AXI_00_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28913.11-28913.25" *)
  input AXI_00_AWVALID;
  wire AXI_00_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28521.18-28521.28" *)
  output [5:0] AXI_00_BID;
  wire [5:0] AXI_00_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28914.11-28914.24" *)
  input AXI_00_BREADY;
  wire AXI_00_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28522.18-28522.30" *)
  output [1:0] AXI_00_BRESP;
  wire [1:0] AXI_00_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28523.12-28523.25" *)
  output AXI_00_BVALID;
  wire AXI_00_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28524.18-28524.38" *)
  output [1:0] AXI_00_DFI_AW_AERR_N;
  wire [1:0] AXI_00_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28525.12-28525.30" *)
  output AXI_00_DFI_CLK_BUF;
  wire AXI_00_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28526.18-28526.45" *)
  output [7:0] AXI_00_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_00_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28527.19-28527.43" *)
  output [20:0] AXI_00_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_00_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28528.18-28528.43" *)
  output [7:0] AXI_00_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_00_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28529.18-28529.44" *)
  output [1:0] AXI_00_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_00_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28530.12-28530.36" *)
  output AXI_00_DFI_INIT_COMPLETE;
  wire AXI_00_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28915.11-28915.34" *)
  input AXI_00_DFI_LP_PWR_X_REQ;
  wire AXI_00_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28531.12-28531.33" *)
  output AXI_00_DFI_PHYUPD_REQ;
  wire AXI_00_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28532.12-28532.35" *)
  output AXI_00_DFI_PHY_LP_STATE;
  wire AXI_00_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28533.12-28533.32" *)
  output AXI_00_DFI_RST_N_BUF;
  wire AXI_00_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28534.18-28534.34" *)
  output [5:0] AXI_00_MC_STATUS;
  wire [5:0] AXI_00_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28535.18-28535.35" *)
  output [7:0] AXI_00_PHY_STATUS;
  wire [7:0] AXI_00_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28536.20-28536.32" *)
  output [255:0] AXI_00_RDATA;
  wire [255:0] AXI_00_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28537.19-28537.38" *)
  output [31:0] AXI_00_RDATA_PARITY;
  wire [31:0] AXI_00_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28538.18-28538.28" *)
  output [5:0] AXI_00_RID;
  wire [5:0] AXI_00_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28539.12-28539.24" *)
  output AXI_00_RLAST;
  wire AXI_00_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28916.11-28916.24" *)
  input AXI_00_RREADY;
  wire AXI_00_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28540.18-28540.30" *)
  output [1:0] AXI_00_RRESP;
  wire [1:0] AXI_00_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28541.12-28541.25" *)
  output AXI_00_RVALID;
  wire AXI_00_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28917.19-28917.31" *)
  input [255:0] AXI_00_WDATA;
  wire [255:0] AXI_00_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28918.18-28918.37" *)
  input [31:0] AXI_00_WDATA_PARITY;
  wire [31:0] AXI_00_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28919.11-28919.23" *)
  input AXI_00_WLAST;
  wire AXI_00_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28542.12-28542.25" *)
  output AXI_00_WREADY;
  wire AXI_00_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28920.18-28920.30" *)
  input [31:0] AXI_00_WSTRB;
  wire [31:0] AXI_00_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28921.11-28921.24" *)
  input AXI_00_WVALID;
  wire AXI_00_WVALID;
  (* invertible_pin = "IS_AXI_01_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28923.11-28923.22" *)
  input AXI_01_ACLK;
  wire AXI_01_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28924.18-28924.31" *)
  input [36:0] AXI_01_ARADDR;
  wire [36:0] AXI_01_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28925.17-28925.31" *)
  input [1:0] AXI_01_ARBURST;
  wire [1:0] AXI_01_ARBURST;
  (* invertible_pin = "IS_AXI_01_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28927.11-28927.26" *)
  input AXI_01_ARESET_N;
  wire AXI_01_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28928.17-28928.28" *)
  input [5:0] AXI_01_ARID;
  wire [5:0] AXI_01_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28929.17-28929.29" *)
  input [3:0] AXI_01_ARLEN;
  wire [3:0] AXI_01_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28543.12-28543.26" *)
  output AXI_01_ARREADY;
  wire AXI_01_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28930.17-28930.30" *)
  input [2:0] AXI_01_ARSIZE;
  wire [2:0] AXI_01_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28931.11-28931.25" *)
  input AXI_01_ARVALID;
  wire AXI_01_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28932.18-28932.31" *)
  input [36:0] AXI_01_AWADDR;
  wire [36:0] AXI_01_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28933.17-28933.31" *)
  input [1:0] AXI_01_AWBURST;
  wire [1:0] AXI_01_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28934.17-28934.28" *)
  input [5:0] AXI_01_AWID;
  wire [5:0] AXI_01_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28935.17-28935.29" *)
  input [3:0] AXI_01_AWLEN;
  wire [3:0] AXI_01_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28544.12-28544.26" *)
  output AXI_01_AWREADY;
  wire AXI_01_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28936.17-28936.30" *)
  input [2:0] AXI_01_AWSIZE;
  wire [2:0] AXI_01_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28937.11-28937.25" *)
  input AXI_01_AWVALID;
  wire AXI_01_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28545.18-28545.28" *)
  output [5:0] AXI_01_BID;
  wire [5:0] AXI_01_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28938.11-28938.24" *)
  input AXI_01_BREADY;
  wire AXI_01_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28546.18-28546.30" *)
  output [1:0] AXI_01_BRESP;
  wire [1:0] AXI_01_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28547.12-28547.25" *)
  output AXI_01_BVALID;
  wire AXI_01_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28548.18-28548.38" *)
  output [1:0] AXI_01_DFI_AW_AERR_N;
  wire [1:0] AXI_01_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28549.12-28549.30" *)
  output AXI_01_DFI_CLK_BUF;
  wire AXI_01_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28550.18-28550.45" *)
  output [7:0] AXI_01_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_01_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28551.19-28551.43" *)
  output [20:0] AXI_01_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_01_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28552.18-28552.43" *)
  output [7:0] AXI_01_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_01_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28553.18-28553.44" *)
  output [1:0] AXI_01_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_01_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28554.12-28554.36" *)
  output AXI_01_DFI_INIT_COMPLETE;
  wire AXI_01_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28939.11-28939.34" *)
  input AXI_01_DFI_LP_PWR_X_REQ;
  wire AXI_01_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28555.12-28555.33" *)
  output AXI_01_DFI_PHYUPD_REQ;
  wire AXI_01_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28556.12-28556.35" *)
  output AXI_01_DFI_PHY_LP_STATE;
  wire AXI_01_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28557.12-28557.32" *)
  output AXI_01_DFI_RST_N_BUF;
  wire AXI_01_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28558.20-28558.32" *)
  output [255:0] AXI_01_RDATA;
  wire [255:0] AXI_01_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28559.19-28559.38" *)
  output [31:0] AXI_01_RDATA_PARITY;
  wire [31:0] AXI_01_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28560.18-28560.28" *)
  output [5:0] AXI_01_RID;
  wire [5:0] AXI_01_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28561.12-28561.24" *)
  output AXI_01_RLAST;
  wire AXI_01_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28940.11-28940.24" *)
  input AXI_01_RREADY;
  wire AXI_01_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28562.18-28562.30" *)
  output [1:0] AXI_01_RRESP;
  wire [1:0] AXI_01_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28563.12-28563.25" *)
  output AXI_01_RVALID;
  wire AXI_01_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28941.19-28941.31" *)
  input [255:0] AXI_01_WDATA;
  wire [255:0] AXI_01_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28942.18-28942.37" *)
  input [31:0] AXI_01_WDATA_PARITY;
  wire [31:0] AXI_01_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28943.11-28943.23" *)
  input AXI_01_WLAST;
  wire AXI_01_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28564.12-28564.25" *)
  output AXI_01_WREADY;
  wire AXI_01_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28944.18-28944.30" *)
  input [31:0] AXI_01_WSTRB;
  wire [31:0] AXI_01_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28945.11-28945.24" *)
  input AXI_01_WVALID;
  wire AXI_01_WVALID;
  (* invertible_pin = "IS_AXI_02_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28947.11-28947.22" *)
  input AXI_02_ACLK;
  wire AXI_02_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28948.18-28948.31" *)
  input [36:0] AXI_02_ARADDR;
  wire [36:0] AXI_02_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28949.17-28949.31" *)
  input [1:0] AXI_02_ARBURST;
  wire [1:0] AXI_02_ARBURST;
  (* invertible_pin = "IS_AXI_02_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28951.11-28951.26" *)
  input AXI_02_ARESET_N;
  wire AXI_02_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28952.17-28952.28" *)
  input [5:0] AXI_02_ARID;
  wire [5:0] AXI_02_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28953.17-28953.29" *)
  input [3:0] AXI_02_ARLEN;
  wire [3:0] AXI_02_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28565.12-28565.26" *)
  output AXI_02_ARREADY;
  wire AXI_02_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28954.17-28954.30" *)
  input [2:0] AXI_02_ARSIZE;
  wire [2:0] AXI_02_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28955.11-28955.25" *)
  input AXI_02_ARVALID;
  wire AXI_02_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28956.18-28956.31" *)
  input [36:0] AXI_02_AWADDR;
  wire [36:0] AXI_02_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28957.17-28957.31" *)
  input [1:0] AXI_02_AWBURST;
  wire [1:0] AXI_02_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28958.17-28958.28" *)
  input [5:0] AXI_02_AWID;
  wire [5:0] AXI_02_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28959.17-28959.29" *)
  input [3:0] AXI_02_AWLEN;
  wire [3:0] AXI_02_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28566.12-28566.26" *)
  output AXI_02_AWREADY;
  wire AXI_02_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28960.17-28960.30" *)
  input [2:0] AXI_02_AWSIZE;
  wire [2:0] AXI_02_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28961.11-28961.25" *)
  input AXI_02_AWVALID;
  wire AXI_02_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28567.18-28567.28" *)
  output [5:0] AXI_02_BID;
  wire [5:0] AXI_02_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28962.11-28962.24" *)
  input AXI_02_BREADY;
  wire AXI_02_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28568.18-28568.30" *)
  output [1:0] AXI_02_BRESP;
  wire [1:0] AXI_02_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28569.12-28569.25" *)
  output AXI_02_BVALID;
  wire AXI_02_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28570.18-28570.38" *)
  output [1:0] AXI_02_DFI_AW_AERR_N;
  wire [1:0] AXI_02_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28571.12-28571.30" *)
  output AXI_02_DFI_CLK_BUF;
  wire AXI_02_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28572.18-28572.45" *)
  output [7:0] AXI_02_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_02_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28573.19-28573.43" *)
  output [20:0] AXI_02_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_02_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28574.18-28574.43" *)
  output [7:0] AXI_02_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_02_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28575.18-28575.44" *)
  output [1:0] AXI_02_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_02_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28576.12-28576.36" *)
  output AXI_02_DFI_INIT_COMPLETE;
  wire AXI_02_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28963.11-28963.34" *)
  input AXI_02_DFI_LP_PWR_X_REQ;
  wire AXI_02_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28577.12-28577.33" *)
  output AXI_02_DFI_PHYUPD_REQ;
  wire AXI_02_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28578.12-28578.35" *)
  output AXI_02_DFI_PHY_LP_STATE;
  wire AXI_02_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28579.12-28579.32" *)
  output AXI_02_DFI_RST_N_BUF;
  wire AXI_02_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28580.18-28580.34" *)
  output [5:0] AXI_02_MC_STATUS;
  wire [5:0] AXI_02_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28581.18-28581.35" *)
  output [7:0] AXI_02_PHY_STATUS;
  wire [7:0] AXI_02_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28582.20-28582.32" *)
  output [255:0] AXI_02_RDATA;
  wire [255:0] AXI_02_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28583.19-28583.38" *)
  output [31:0] AXI_02_RDATA_PARITY;
  wire [31:0] AXI_02_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28584.18-28584.28" *)
  output [5:0] AXI_02_RID;
  wire [5:0] AXI_02_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28585.12-28585.24" *)
  output AXI_02_RLAST;
  wire AXI_02_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28964.11-28964.24" *)
  input AXI_02_RREADY;
  wire AXI_02_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28586.18-28586.30" *)
  output [1:0] AXI_02_RRESP;
  wire [1:0] AXI_02_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28587.12-28587.25" *)
  output AXI_02_RVALID;
  wire AXI_02_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28965.19-28965.31" *)
  input [255:0] AXI_02_WDATA;
  wire [255:0] AXI_02_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28966.18-28966.37" *)
  input [31:0] AXI_02_WDATA_PARITY;
  wire [31:0] AXI_02_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28967.11-28967.23" *)
  input AXI_02_WLAST;
  wire AXI_02_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28588.12-28588.25" *)
  output AXI_02_WREADY;
  wire AXI_02_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28968.18-28968.30" *)
  input [31:0] AXI_02_WSTRB;
  wire [31:0] AXI_02_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28969.11-28969.24" *)
  input AXI_02_WVALID;
  wire AXI_02_WVALID;
  (* invertible_pin = "IS_AXI_03_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28971.11-28971.22" *)
  input AXI_03_ACLK;
  wire AXI_03_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28972.18-28972.31" *)
  input [36:0] AXI_03_ARADDR;
  wire [36:0] AXI_03_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28973.17-28973.31" *)
  input [1:0] AXI_03_ARBURST;
  wire [1:0] AXI_03_ARBURST;
  (* invertible_pin = "IS_AXI_03_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28975.11-28975.26" *)
  input AXI_03_ARESET_N;
  wire AXI_03_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28976.17-28976.28" *)
  input [5:0] AXI_03_ARID;
  wire [5:0] AXI_03_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28977.17-28977.29" *)
  input [3:0] AXI_03_ARLEN;
  wire [3:0] AXI_03_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28589.12-28589.26" *)
  output AXI_03_ARREADY;
  wire AXI_03_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28978.17-28978.30" *)
  input [2:0] AXI_03_ARSIZE;
  wire [2:0] AXI_03_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28979.11-28979.25" *)
  input AXI_03_ARVALID;
  wire AXI_03_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28980.18-28980.31" *)
  input [36:0] AXI_03_AWADDR;
  wire [36:0] AXI_03_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28981.17-28981.31" *)
  input [1:0] AXI_03_AWBURST;
  wire [1:0] AXI_03_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28982.17-28982.28" *)
  input [5:0] AXI_03_AWID;
  wire [5:0] AXI_03_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28983.17-28983.29" *)
  input [3:0] AXI_03_AWLEN;
  wire [3:0] AXI_03_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28590.12-28590.26" *)
  output AXI_03_AWREADY;
  wire AXI_03_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28984.17-28984.30" *)
  input [2:0] AXI_03_AWSIZE;
  wire [2:0] AXI_03_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28985.11-28985.25" *)
  input AXI_03_AWVALID;
  wire AXI_03_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28591.18-28591.28" *)
  output [5:0] AXI_03_BID;
  wire [5:0] AXI_03_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28986.11-28986.24" *)
  input AXI_03_BREADY;
  wire AXI_03_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28592.18-28592.30" *)
  output [1:0] AXI_03_BRESP;
  wire [1:0] AXI_03_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28593.12-28593.25" *)
  output AXI_03_BVALID;
  wire AXI_03_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28594.18-28594.38" *)
  output [1:0] AXI_03_DFI_AW_AERR_N;
  wire [1:0] AXI_03_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28595.12-28595.30" *)
  output AXI_03_DFI_CLK_BUF;
  wire AXI_03_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28596.18-28596.45" *)
  output [7:0] AXI_03_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_03_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28597.19-28597.43" *)
  output [20:0] AXI_03_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_03_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28598.18-28598.43" *)
  output [7:0] AXI_03_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_03_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28599.18-28599.44" *)
  output [1:0] AXI_03_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_03_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28600.12-28600.36" *)
  output AXI_03_DFI_INIT_COMPLETE;
  wire AXI_03_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28987.11-28987.34" *)
  input AXI_03_DFI_LP_PWR_X_REQ;
  wire AXI_03_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28601.12-28601.33" *)
  output AXI_03_DFI_PHYUPD_REQ;
  wire AXI_03_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28602.12-28602.35" *)
  output AXI_03_DFI_PHY_LP_STATE;
  wire AXI_03_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28603.12-28603.32" *)
  output AXI_03_DFI_RST_N_BUF;
  wire AXI_03_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28604.20-28604.32" *)
  output [255:0] AXI_03_RDATA;
  wire [255:0] AXI_03_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28605.19-28605.38" *)
  output [31:0] AXI_03_RDATA_PARITY;
  wire [31:0] AXI_03_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28606.18-28606.28" *)
  output [5:0] AXI_03_RID;
  wire [5:0] AXI_03_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28607.12-28607.24" *)
  output AXI_03_RLAST;
  wire AXI_03_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28988.11-28988.24" *)
  input AXI_03_RREADY;
  wire AXI_03_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28608.18-28608.30" *)
  output [1:0] AXI_03_RRESP;
  wire [1:0] AXI_03_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28609.12-28609.25" *)
  output AXI_03_RVALID;
  wire AXI_03_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28989.19-28989.31" *)
  input [255:0] AXI_03_WDATA;
  wire [255:0] AXI_03_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28990.18-28990.37" *)
  input [31:0] AXI_03_WDATA_PARITY;
  wire [31:0] AXI_03_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28991.11-28991.23" *)
  input AXI_03_WLAST;
  wire AXI_03_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28610.12-28610.25" *)
  output AXI_03_WREADY;
  wire AXI_03_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28992.18-28992.30" *)
  input [31:0] AXI_03_WSTRB;
  wire [31:0] AXI_03_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28993.11-28993.24" *)
  input AXI_03_WVALID;
  wire AXI_03_WVALID;
  (* invertible_pin = "IS_AXI_04_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28995.11-28995.22" *)
  input AXI_04_ACLK;
  wire AXI_04_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28996.18-28996.31" *)
  input [36:0] AXI_04_ARADDR;
  wire [36:0] AXI_04_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28997.17-28997.31" *)
  input [1:0] AXI_04_ARBURST;
  wire [1:0] AXI_04_ARBURST;
  (* invertible_pin = "IS_AXI_04_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28999.11-28999.26" *)
  input AXI_04_ARESET_N;
  wire AXI_04_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29000.17-29000.28" *)
  input [5:0] AXI_04_ARID;
  wire [5:0] AXI_04_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29001.17-29001.29" *)
  input [3:0] AXI_04_ARLEN;
  wire [3:0] AXI_04_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28611.12-28611.26" *)
  output AXI_04_ARREADY;
  wire AXI_04_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29002.17-29002.30" *)
  input [2:0] AXI_04_ARSIZE;
  wire [2:0] AXI_04_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29003.11-29003.25" *)
  input AXI_04_ARVALID;
  wire AXI_04_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29004.18-29004.31" *)
  input [36:0] AXI_04_AWADDR;
  wire [36:0] AXI_04_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29005.17-29005.31" *)
  input [1:0] AXI_04_AWBURST;
  wire [1:0] AXI_04_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29006.17-29006.28" *)
  input [5:0] AXI_04_AWID;
  wire [5:0] AXI_04_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29007.17-29007.29" *)
  input [3:0] AXI_04_AWLEN;
  wire [3:0] AXI_04_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28612.12-28612.26" *)
  output AXI_04_AWREADY;
  wire AXI_04_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29008.17-29008.30" *)
  input [2:0] AXI_04_AWSIZE;
  wire [2:0] AXI_04_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29009.11-29009.25" *)
  input AXI_04_AWVALID;
  wire AXI_04_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28613.18-28613.28" *)
  output [5:0] AXI_04_BID;
  wire [5:0] AXI_04_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29010.11-29010.24" *)
  input AXI_04_BREADY;
  wire AXI_04_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28614.18-28614.30" *)
  output [1:0] AXI_04_BRESP;
  wire [1:0] AXI_04_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28615.12-28615.25" *)
  output AXI_04_BVALID;
  wire AXI_04_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28616.18-28616.38" *)
  output [1:0] AXI_04_DFI_AW_AERR_N;
  wire [1:0] AXI_04_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28617.12-28617.30" *)
  output AXI_04_DFI_CLK_BUF;
  wire AXI_04_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28618.18-28618.45" *)
  output [7:0] AXI_04_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_04_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28619.19-28619.43" *)
  output [20:0] AXI_04_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_04_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28620.18-28620.43" *)
  output [7:0] AXI_04_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_04_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28621.18-28621.44" *)
  output [1:0] AXI_04_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_04_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28622.12-28622.36" *)
  output AXI_04_DFI_INIT_COMPLETE;
  wire AXI_04_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29011.11-29011.34" *)
  input AXI_04_DFI_LP_PWR_X_REQ;
  wire AXI_04_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28623.12-28623.33" *)
  output AXI_04_DFI_PHYUPD_REQ;
  wire AXI_04_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28624.12-28624.35" *)
  output AXI_04_DFI_PHY_LP_STATE;
  wire AXI_04_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28625.12-28625.32" *)
  output AXI_04_DFI_RST_N_BUF;
  wire AXI_04_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28626.18-28626.34" *)
  output [5:0] AXI_04_MC_STATUS;
  wire [5:0] AXI_04_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28627.18-28627.35" *)
  output [7:0] AXI_04_PHY_STATUS;
  wire [7:0] AXI_04_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28628.20-28628.32" *)
  output [255:0] AXI_04_RDATA;
  wire [255:0] AXI_04_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28629.19-28629.38" *)
  output [31:0] AXI_04_RDATA_PARITY;
  wire [31:0] AXI_04_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28630.18-28630.28" *)
  output [5:0] AXI_04_RID;
  wire [5:0] AXI_04_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28631.12-28631.24" *)
  output AXI_04_RLAST;
  wire AXI_04_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29012.11-29012.24" *)
  input AXI_04_RREADY;
  wire AXI_04_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28632.18-28632.30" *)
  output [1:0] AXI_04_RRESP;
  wire [1:0] AXI_04_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28633.12-28633.25" *)
  output AXI_04_RVALID;
  wire AXI_04_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29013.19-29013.31" *)
  input [255:0] AXI_04_WDATA;
  wire [255:0] AXI_04_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29014.18-29014.37" *)
  input [31:0] AXI_04_WDATA_PARITY;
  wire [31:0] AXI_04_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29015.11-29015.23" *)
  input AXI_04_WLAST;
  wire AXI_04_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28634.12-28634.25" *)
  output AXI_04_WREADY;
  wire AXI_04_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29016.18-29016.30" *)
  input [31:0] AXI_04_WSTRB;
  wire [31:0] AXI_04_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29017.11-29017.24" *)
  input AXI_04_WVALID;
  wire AXI_04_WVALID;
  (* invertible_pin = "IS_AXI_05_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29019.11-29019.22" *)
  input AXI_05_ACLK;
  wire AXI_05_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29020.18-29020.31" *)
  input [36:0] AXI_05_ARADDR;
  wire [36:0] AXI_05_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29021.17-29021.31" *)
  input [1:0] AXI_05_ARBURST;
  wire [1:0] AXI_05_ARBURST;
  (* invertible_pin = "IS_AXI_05_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29023.11-29023.26" *)
  input AXI_05_ARESET_N;
  wire AXI_05_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29024.17-29024.28" *)
  input [5:0] AXI_05_ARID;
  wire [5:0] AXI_05_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29025.17-29025.29" *)
  input [3:0] AXI_05_ARLEN;
  wire [3:0] AXI_05_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28635.12-28635.26" *)
  output AXI_05_ARREADY;
  wire AXI_05_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29026.17-29026.30" *)
  input [2:0] AXI_05_ARSIZE;
  wire [2:0] AXI_05_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29027.11-29027.25" *)
  input AXI_05_ARVALID;
  wire AXI_05_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29028.18-29028.31" *)
  input [36:0] AXI_05_AWADDR;
  wire [36:0] AXI_05_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29029.17-29029.31" *)
  input [1:0] AXI_05_AWBURST;
  wire [1:0] AXI_05_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29030.17-29030.28" *)
  input [5:0] AXI_05_AWID;
  wire [5:0] AXI_05_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29031.17-29031.29" *)
  input [3:0] AXI_05_AWLEN;
  wire [3:0] AXI_05_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28636.12-28636.26" *)
  output AXI_05_AWREADY;
  wire AXI_05_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29032.17-29032.30" *)
  input [2:0] AXI_05_AWSIZE;
  wire [2:0] AXI_05_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29033.11-29033.25" *)
  input AXI_05_AWVALID;
  wire AXI_05_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28637.18-28637.28" *)
  output [5:0] AXI_05_BID;
  wire [5:0] AXI_05_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29034.11-29034.24" *)
  input AXI_05_BREADY;
  wire AXI_05_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28638.18-28638.30" *)
  output [1:0] AXI_05_BRESP;
  wire [1:0] AXI_05_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28639.12-28639.25" *)
  output AXI_05_BVALID;
  wire AXI_05_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28640.18-28640.38" *)
  output [1:0] AXI_05_DFI_AW_AERR_N;
  wire [1:0] AXI_05_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28641.12-28641.30" *)
  output AXI_05_DFI_CLK_BUF;
  wire AXI_05_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28642.18-28642.45" *)
  output [7:0] AXI_05_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_05_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28643.19-28643.43" *)
  output [20:0] AXI_05_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_05_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28644.18-28644.43" *)
  output [7:0] AXI_05_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_05_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28645.18-28645.44" *)
  output [1:0] AXI_05_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_05_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28646.12-28646.36" *)
  output AXI_05_DFI_INIT_COMPLETE;
  wire AXI_05_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29035.11-29035.34" *)
  input AXI_05_DFI_LP_PWR_X_REQ;
  wire AXI_05_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28647.12-28647.33" *)
  output AXI_05_DFI_PHYUPD_REQ;
  wire AXI_05_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28648.12-28648.35" *)
  output AXI_05_DFI_PHY_LP_STATE;
  wire AXI_05_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28649.12-28649.32" *)
  output AXI_05_DFI_RST_N_BUF;
  wire AXI_05_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28650.20-28650.32" *)
  output [255:0] AXI_05_RDATA;
  wire [255:0] AXI_05_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28651.19-28651.38" *)
  output [31:0] AXI_05_RDATA_PARITY;
  wire [31:0] AXI_05_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28652.18-28652.28" *)
  output [5:0] AXI_05_RID;
  wire [5:0] AXI_05_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28653.12-28653.24" *)
  output AXI_05_RLAST;
  wire AXI_05_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29036.11-29036.24" *)
  input AXI_05_RREADY;
  wire AXI_05_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28654.18-28654.30" *)
  output [1:0] AXI_05_RRESP;
  wire [1:0] AXI_05_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28655.12-28655.25" *)
  output AXI_05_RVALID;
  wire AXI_05_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29037.19-29037.31" *)
  input [255:0] AXI_05_WDATA;
  wire [255:0] AXI_05_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29038.18-29038.37" *)
  input [31:0] AXI_05_WDATA_PARITY;
  wire [31:0] AXI_05_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29039.11-29039.23" *)
  input AXI_05_WLAST;
  wire AXI_05_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28656.12-28656.25" *)
  output AXI_05_WREADY;
  wire AXI_05_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29040.18-29040.30" *)
  input [31:0] AXI_05_WSTRB;
  wire [31:0] AXI_05_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29041.11-29041.24" *)
  input AXI_05_WVALID;
  wire AXI_05_WVALID;
  (* invertible_pin = "IS_AXI_06_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29043.11-29043.22" *)
  input AXI_06_ACLK;
  wire AXI_06_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29044.18-29044.31" *)
  input [36:0] AXI_06_ARADDR;
  wire [36:0] AXI_06_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29045.17-29045.31" *)
  input [1:0] AXI_06_ARBURST;
  wire [1:0] AXI_06_ARBURST;
  (* invertible_pin = "IS_AXI_06_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29047.11-29047.26" *)
  input AXI_06_ARESET_N;
  wire AXI_06_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29048.17-29048.28" *)
  input [5:0] AXI_06_ARID;
  wire [5:0] AXI_06_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29049.17-29049.29" *)
  input [3:0] AXI_06_ARLEN;
  wire [3:0] AXI_06_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28657.12-28657.26" *)
  output AXI_06_ARREADY;
  wire AXI_06_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29050.17-29050.30" *)
  input [2:0] AXI_06_ARSIZE;
  wire [2:0] AXI_06_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29051.11-29051.25" *)
  input AXI_06_ARVALID;
  wire AXI_06_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29052.18-29052.31" *)
  input [36:0] AXI_06_AWADDR;
  wire [36:0] AXI_06_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29053.17-29053.31" *)
  input [1:0] AXI_06_AWBURST;
  wire [1:0] AXI_06_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29054.17-29054.28" *)
  input [5:0] AXI_06_AWID;
  wire [5:0] AXI_06_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29055.17-29055.29" *)
  input [3:0] AXI_06_AWLEN;
  wire [3:0] AXI_06_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28658.12-28658.26" *)
  output AXI_06_AWREADY;
  wire AXI_06_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29056.17-29056.30" *)
  input [2:0] AXI_06_AWSIZE;
  wire [2:0] AXI_06_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29057.11-29057.25" *)
  input AXI_06_AWVALID;
  wire AXI_06_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28659.18-28659.28" *)
  output [5:0] AXI_06_BID;
  wire [5:0] AXI_06_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29058.11-29058.24" *)
  input AXI_06_BREADY;
  wire AXI_06_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28660.18-28660.30" *)
  output [1:0] AXI_06_BRESP;
  wire [1:0] AXI_06_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28661.12-28661.25" *)
  output AXI_06_BVALID;
  wire AXI_06_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28662.18-28662.38" *)
  output [1:0] AXI_06_DFI_AW_AERR_N;
  wire [1:0] AXI_06_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28663.12-28663.30" *)
  output AXI_06_DFI_CLK_BUF;
  wire AXI_06_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28664.18-28664.45" *)
  output [7:0] AXI_06_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_06_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28665.19-28665.43" *)
  output [20:0] AXI_06_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_06_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28666.18-28666.43" *)
  output [7:0] AXI_06_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_06_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28667.18-28667.44" *)
  output [1:0] AXI_06_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_06_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28668.12-28668.36" *)
  output AXI_06_DFI_INIT_COMPLETE;
  wire AXI_06_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29059.11-29059.34" *)
  input AXI_06_DFI_LP_PWR_X_REQ;
  wire AXI_06_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28669.12-28669.33" *)
  output AXI_06_DFI_PHYUPD_REQ;
  wire AXI_06_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28670.12-28670.35" *)
  output AXI_06_DFI_PHY_LP_STATE;
  wire AXI_06_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28671.12-28671.32" *)
  output AXI_06_DFI_RST_N_BUF;
  wire AXI_06_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28672.18-28672.34" *)
  output [5:0] AXI_06_MC_STATUS;
  wire [5:0] AXI_06_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28673.18-28673.35" *)
  output [7:0] AXI_06_PHY_STATUS;
  wire [7:0] AXI_06_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28674.20-28674.32" *)
  output [255:0] AXI_06_RDATA;
  wire [255:0] AXI_06_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28675.19-28675.38" *)
  output [31:0] AXI_06_RDATA_PARITY;
  wire [31:0] AXI_06_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28676.18-28676.28" *)
  output [5:0] AXI_06_RID;
  wire [5:0] AXI_06_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28677.12-28677.24" *)
  output AXI_06_RLAST;
  wire AXI_06_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29060.11-29060.24" *)
  input AXI_06_RREADY;
  wire AXI_06_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28678.18-28678.30" *)
  output [1:0] AXI_06_RRESP;
  wire [1:0] AXI_06_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28679.12-28679.25" *)
  output AXI_06_RVALID;
  wire AXI_06_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29061.19-29061.31" *)
  input [255:0] AXI_06_WDATA;
  wire [255:0] AXI_06_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29062.18-29062.37" *)
  input [31:0] AXI_06_WDATA_PARITY;
  wire [31:0] AXI_06_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29063.11-29063.23" *)
  input AXI_06_WLAST;
  wire AXI_06_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28680.12-28680.25" *)
  output AXI_06_WREADY;
  wire AXI_06_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29064.18-29064.30" *)
  input [31:0] AXI_06_WSTRB;
  wire [31:0] AXI_06_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29065.11-29065.24" *)
  input AXI_06_WVALID;
  wire AXI_06_WVALID;
  (* invertible_pin = "IS_AXI_07_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29067.11-29067.22" *)
  input AXI_07_ACLK;
  wire AXI_07_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29068.18-29068.31" *)
  input [36:0] AXI_07_ARADDR;
  wire [36:0] AXI_07_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29069.17-29069.31" *)
  input [1:0] AXI_07_ARBURST;
  wire [1:0] AXI_07_ARBURST;
  (* invertible_pin = "IS_AXI_07_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29071.11-29071.26" *)
  input AXI_07_ARESET_N;
  wire AXI_07_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29072.17-29072.28" *)
  input [5:0] AXI_07_ARID;
  wire [5:0] AXI_07_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29073.17-29073.29" *)
  input [3:0] AXI_07_ARLEN;
  wire [3:0] AXI_07_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28681.12-28681.26" *)
  output AXI_07_ARREADY;
  wire AXI_07_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29074.17-29074.30" *)
  input [2:0] AXI_07_ARSIZE;
  wire [2:0] AXI_07_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29075.11-29075.25" *)
  input AXI_07_ARVALID;
  wire AXI_07_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29076.18-29076.31" *)
  input [36:0] AXI_07_AWADDR;
  wire [36:0] AXI_07_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29077.17-29077.31" *)
  input [1:0] AXI_07_AWBURST;
  wire [1:0] AXI_07_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29078.17-29078.28" *)
  input [5:0] AXI_07_AWID;
  wire [5:0] AXI_07_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29079.17-29079.29" *)
  input [3:0] AXI_07_AWLEN;
  wire [3:0] AXI_07_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28682.12-28682.26" *)
  output AXI_07_AWREADY;
  wire AXI_07_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29080.17-29080.30" *)
  input [2:0] AXI_07_AWSIZE;
  wire [2:0] AXI_07_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29081.11-29081.25" *)
  input AXI_07_AWVALID;
  wire AXI_07_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28683.18-28683.28" *)
  output [5:0] AXI_07_BID;
  wire [5:0] AXI_07_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29082.11-29082.24" *)
  input AXI_07_BREADY;
  wire AXI_07_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28684.18-28684.30" *)
  output [1:0] AXI_07_BRESP;
  wire [1:0] AXI_07_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28685.12-28685.25" *)
  output AXI_07_BVALID;
  wire AXI_07_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28686.18-28686.38" *)
  output [1:0] AXI_07_DFI_AW_AERR_N;
  wire [1:0] AXI_07_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28687.12-28687.30" *)
  output AXI_07_DFI_CLK_BUF;
  wire AXI_07_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28688.18-28688.45" *)
  output [7:0] AXI_07_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_07_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28689.19-28689.43" *)
  output [20:0] AXI_07_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_07_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28690.18-28690.43" *)
  output [7:0] AXI_07_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_07_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28691.18-28691.44" *)
  output [1:0] AXI_07_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_07_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28692.12-28692.36" *)
  output AXI_07_DFI_INIT_COMPLETE;
  wire AXI_07_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29083.11-29083.34" *)
  input AXI_07_DFI_LP_PWR_X_REQ;
  wire AXI_07_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28693.12-28693.33" *)
  output AXI_07_DFI_PHYUPD_REQ;
  wire AXI_07_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28694.12-28694.35" *)
  output AXI_07_DFI_PHY_LP_STATE;
  wire AXI_07_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28695.12-28695.32" *)
  output AXI_07_DFI_RST_N_BUF;
  wire AXI_07_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28696.20-28696.32" *)
  output [255:0] AXI_07_RDATA;
  wire [255:0] AXI_07_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28697.19-28697.38" *)
  output [31:0] AXI_07_RDATA_PARITY;
  wire [31:0] AXI_07_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28698.18-28698.28" *)
  output [5:0] AXI_07_RID;
  wire [5:0] AXI_07_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28699.12-28699.24" *)
  output AXI_07_RLAST;
  wire AXI_07_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29084.11-29084.24" *)
  input AXI_07_RREADY;
  wire AXI_07_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28700.18-28700.30" *)
  output [1:0] AXI_07_RRESP;
  wire [1:0] AXI_07_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28701.12-28701.25" *)
  output AXI_07_RVALID;
  wire AXI_07_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29085.19-29085.31" *)
  input [255:0] AXI_07_WDATA;
  wire [255:0] AXI_07_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29086.18-29086.37" *)
  input [31:0] AXI_07_WDATA_PARITY;
  wire [31:0] AXI_07_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29087.11-29087.23" *)
  input AXI_07_WLAST;
  wire AXI_07_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28702.12-28702.25" *)
  output AXI_07_WREADY;
  wire AXI_07_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29088.18-29088.30" *)
  input [31:0] AXI_07_WSTRB;
  wire [31:0] AXI_07_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29089.11-29089.24" *)
  input AXI_07_WVALID;
  wire AXI_07_WVALID;
  (* invertible_pin = "IS_AXI_08_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29091.11-29091.22" *)
  input AXI_08_ACLK;
  wire AXI_08_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29092.18-29092.31" *)
  input [36:0] AXI_08_ARADDR;
  wire [36:0] AXI_08_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29093.17-29093.31" *)
  input [1:0] AXI_08_ARBURST;
  wire [1:0] AXI_08_ARBURST;
  (* invertible_pin = "IS_AXI_08_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29095.11-29095.26" *)
  input AXI_08_ARESET_N;
  wire AXI_08_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29096.17-29096.28" *)
  input [5:0] AXI_08_ARID;
  wire [5:0] AXI_08_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29097.17-29097.29" *)
  input [3:0] AXI_08_ARLEN;
  wire [3:0] AXI_08_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28703.12-28703.26" *)
  output AXI_08_ARREADY;
  wire AXI_08_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29098.17-29098.30" *)
  input [2:0] AXI_08_ARSIZE;
  wire [2:0] AXI_08_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29099.11-29099.25" *)
  input AXI_08_ARVALID;
  wire AXI_08_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29100.18-29100.31" *)
  input [36:0] AXI_08_AWADDR;
  wire [36:0] AXI_08_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29101.17-29101.31" *)
  input [1:0] AXI_08_AWBURST;
  wire [1:0] AXI_08_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29102.17-29102.28" *)
  input [5:0] AXI_08_AWID;
  wire [5:0] AXI_08_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29103.17-29103.29" *)
  input [3:0] AXI_08_AWLEN;
  wire [3:0] AXI_08_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28704.12-28704.26" *)
  output AXI_08_AWREADY;
  wire AXI_08_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29104.17-29104.30" *)
  input [2:0] AXI_08_AWSIZE;
  wire [2:0] AXI_08_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29105.11-29105.25" *)
  input AXI_08_AWVALID;
  wire AXI_08_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28705.18-28705.28" *)
  output [5:0] AXI_08_BID;
  wire [5:0] AXI_08_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29106.11-29106.24" *)
  input AXI_08_BREADY;
  wire AXI_08_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28706.18-28706.30" *)
  output [1:0] AXI_08_BRESP;
  wire [1:0] AXI_08_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28707.12-28707.25" *)
  output AXI_08_BVALID;
  wire AXI_08_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28708.18-28708.38" *)
  output [1:0] AXI_08_DFI_AW_AERR_N;
  wire [1:0] AXI_08_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28709.12-28709.30" *)
  output AXI_08_DFI_CLK_BUF;
  wire AXI_08_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28710.18-28710.45" *)
  output [7:0] AXI_08_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_08_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28711.19-28711.43" *)
  output [20:0] AXI_08_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_08_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28712.18-28712.43" *)
  output [7:0] AXI_08_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_08_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28713.18-28713.44" *)
  output [1:0] AXI_08_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_08_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28714.12-28714.36" *)
  output AXI_08_DFI_INIT_COMPLETE;
  wire AXI_08_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29107.11-29107.34" *)
  input AXI_08_DFI_LP_PWR_X_REQ;
  wire AXI_08_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28715.12-28715.33" *)
  output AXI_08_DFI_PHYUPD_REQ;
  wire AXI_08_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28716.12-28716.35" *)
  output AXI_08_DFI_PHY_LP_STATE;
  wire AXI_08_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28717.12-28717.32" *)
  output AXI_08_DFI_RST_N_BUF;
  wire AXI_08_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28718.18-28718.34" *)
  output [5:0] AXI_08_MC_STATUS;
  wire [5:0] AXI_08_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28719.18-28719.35" *)
  output [7:0] AXI_08_PHY_STATUS;
  wire [7:0] AXI_08_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28720.20-28720.32" *)
  output [255:0] AXI_08_RDATA;
  wire [255:0] AXI_08_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28721.19-28721.38" *)
  output [31:0] AXI_08_RDATA_PARITY;
  wire [31:0] AXI_08_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28722.18-28722.28" *)
  output [5:0] AXI_08_RID;
  wire [5:0] AXI_08_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28723.12-28723.24" *)
  output AXI_08_RLAST;
  wire AXI_08_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29108.11-29108.24" *)
  input AXI_08_RREADY;
  wire AXI_08_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28724.18-28724.30" *)
  output [1:0] AXI_08_RRESP;
  wire [1:0] AXI_08_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28725.12-28725.25" *)
  output AXI_08_RVALID;
  wire AXI_08_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29109.19-29109.31" *)
  input [255:0] AXI_08_WDATA;
  wire [255:0] AXI_08_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29110.18-29110.37" *)
  input [31:0] AXI_08_WDATA_PARITY;
  wire [31:0] AXI_08_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29111.11-29111.23" *)
  input AXI_08_WLAST;
  wire AXI_08_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28726.12-28726.25" *)
  output AXI_08_WREADY;
  wire AXI_08_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29112.18-29112.30" *)
  input [31:0] AXI_08_WSTRB;
  wire [31:0] AXI_08_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29113.11-29113.24" *)
  input AXI_08_WVALID;
  wire AXI_08_WVALID;
  (* invertible_pin = "IS_AXI_09_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29115.11-29115.22" *)
  input AXI_09_ACLK;
  wire AXI_09_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29116.18-29116.31" *)
  input [36:0] AXI_09_ARADDR;
  wire [36:0] AXI_09_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29117.17-29117.31" *)
  input [1:0] AXI_09_ARBURST;
  wire [1:0] AXI_09_ARBURST;
  (* invertible_pin = "IS_AXI_09_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29119.11-29119.26" *)
  input AXI_09_ARESET_N;
  wire AXI_09_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29120.17-29120.28" *)
  input [5:0] AXI_09_ARID;
  wire [5:0] AXI_09_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29121.17-29121.29" *)
  input [3:0] AXI_09_ARLEN;
  wire [3:0] AXI_09_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28727.12-28727.26" *)
  output AXI_09_ARREADY;
  wire AXI_09_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29122.17-29122.30" *)
  input [2:0] AXI_09_ARSIZE;
  wire [2:0] AXI_09_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29123.11-29123.25" *)
  input AXI_09_ARVALID;
  wire AXI_09_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29124.18-29124.31" *)
  input [36:0] AXI_09_AWADDR;
  wire [36:0] AXI_09_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29125.17-29125.31" *)
  input [1:0] AXI_09_AWBURST;
  wire [1:0] AXI_09_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29126.17-29126.28" *)
  input [5:0] AXI_09_AWID;
  wire [5:0] AXI_09_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29127.17-29127.29" *)
  input [3:0] AXI_09_AWLEN;
  wire [3:0] AXI_09_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28728.12-28728.26" *)
  output AXI_09_AWREADY;
  wire AXI_09_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29128.17-29128.30" *)
  input [2:0] AXI_09_AWSIZE;
  wire [2:0] AXI_09_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29129.11-29129.25" *)
  input AXI_09_AWVALID;
  wire AXI_09_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28729.18-28729.28" *)
  output [5:0] AXI_09_BID;
  wire [5:0] AXI_09_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29130.11-29130.24" *)
  input AXI_09_BREADY;
  wire AXI_09_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28730.18-28730.30" *)
  output [1:0] AXI_09_BRESP;
  wire [1:0] AXI_09_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28731.12-28731.25" *)
  output AXI_09_BVALID;
  wire AXI_09_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28732.18-28732.38" *)
  output [1:0] AXI_09_DFI_AW_AERR_N;
  wire [1:0] AXI_09_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28733.12-28733.30" *)
  output AXI_09_DFI_CLK_BUF;
  wire AXI_09_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28734.18-28734.45" *)
  output [7:0] AXI_09_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_09_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28735.19-28735.43" *)
  output [20:0] AXI_09_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_09_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28736.18-28736.43" *)
  output [7:0] AXI_09_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_09_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28737.18-28737.44" *)
  output [1:0] AXI_09_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_09_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28738.12-28738.36" *)
  output AXI_09_DFI_INIT_COMPLETE;
  wire AXI_09_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29131.11-29131.34" *)
  input AXI_09_DFI_LP_PWR_X_REQ;
  wire AXI_09_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28739.12-28739.33" *)
  output AXI_09_DFI_PHYUPD_REQ;
  wire AXI_09_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28740.12-28740.35" *)
  output AXI_09_DFI_PHY_LP_STATE;
  wire AXI_09_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28741.12-28741.32" *)
  output AXI_09_DFI_RST_N_BUF;
  wire AXI_09_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28742.20-28742.32" *)
  output [255:0] AXI_09_RDATA;
  wire [255:0] AXI_09_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28743.19-28743.38" *)
  output [31:0] AXI_09_RDATA_PARITY;
  wire [31:0] AXI_09_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28744.18-28744.28" *)
  output [5:0] AXI_09_RID;
  wire [5:0] AXI_09_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28745.12-28745.24" *)
  output AXI_09_RLAST;
  wire AXI_09_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29132.11-29132.24" *)
  input AXI_09_RREADY;
  wire AXI_09_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28746.18-28746.30" *)
  output [1:0] AXI_09_RRESP;
  wire [1:0] AXI_09_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28747.12-28747.25" *)
  output AXI_09_RVALID;
  wire AXI_09_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29133.19-29133.31" *)
  input [255:0] AXI_09_WDATA;
  wire [255:0] AXI_09_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29134.18-29134.37" *)
  input [31:0] AXI_09_WDATA_PARITY;
  wire [31:0] AXI_09_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29135.11-29135.23" *)
  input AXI_09_WLAST;
  wire AXI_09_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28748.12-28748.25" *)
  output AXI_09_WREADY;
  wire AXI_09_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29136.18-29136.30" *)
  input [31:0] AXI_09_WSTRB;
  wire [31:0] AXI_09_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29137.11-29137.24" *)
  input AXI_09_WVALID;
  wire AXI_09_WVALID;
  (* invertible_pin = "IS_AXI_10_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29139.11-29139.22" *)
  input AXI_10_ACLK;
  wire AXI_10_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29140.18-29140.31" *)
  input [36:0] AXI_10_ARADDR;
  wire [36:0] AXI_10_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29141.17-29141.31" *)
  input [1:0] AXI_10_ARBURST;
  wire [1:0] AXI_10_ARBURST;
  (* invertible_pin = "IS_AXI_10_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29143.11-29143.26" *)
  input AXI_10_ARESET_N;
  wire AXI_10_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29144.17-29144.28" *)
  input [5:0] AXI_10_ARID;
  wire [5:0] AXI_10_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29145.17-29145.29" *)
  input [3:0] AXI_10_ARLEN;
  wire [3:0] AXI_10_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28749.12-28749.26" *)
  output AXI_10_ARREADY;
  wire AXI_10_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29146.17-29146.30" *)
  input [2:0] AXI_10_ARSIZE;
  wire [2:0] AXI_10_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29147.11-29147.25" *)
  input AXI_10_ARVALID;
  wire AXI_10_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29148.18-29148.31" *)
  input [36:0] AXI_10_AWADDR;
  wire [36:0] AXI_10_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29149.17-29149.31" *)
  input [1:0] AXI_10_AWBURST;
  wire [1:0] AXI_10_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29150.17-29150.28" *)
  input [5:0] AXI_10_AWID;
  wire [5:0] AXI_10_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29151.17-29151.29" *)
  input [3:0] AXI_10_AWLEN;
  wire [3:0] AXI_10_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28750.12-28750.26" *)
  output AXI_10_AWREADY;
  wire AXI_10_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29152.17-29152.30" *)
  input [2:0] AXI_10_AWSIZE;
  wire [2:0] AXI_10_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29153.11-29153.25" *)
  input AXI_10_AWVALID;
  wire AXI_10_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28751.18-28751.28" *)
  output [5:0] AXI_10_BID;
  wire [5:0] AXI_10_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29154.11-29154.24" *)
  input AXI_10_BREADY;
  wire AXI_10_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28752.18-28752.30" *)
  output [1:0] AXI_10_BRESP;
  wire [1:0] AXI_10_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28753.12-28753.25" *)
  output AXI_10_BVALID;
  wire AXI_10_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28754.18-28754.38" *)
  output [1:0] AXI_10_DFI_AW_AERR_N;
  wire [1:0] AXI_10_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28755.12-28755.30" *)
  output AXI_10_DFI_CLK_BUF;
  wire AXI_10_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28756.18-28756.45" *)
  output [7:0] AXI_10_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_10_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28757.19-28757.43" *)
  output [20:0] AXI_10_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_10_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28758.18-28758.43" *)
  output [7:0] AXI_10_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_10_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28759.18-28759.44" *)
  output [1:0] AXI_10_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_10_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28760.12-28760.36" *)
  output AXI_10_DFI_INIT_COMPLETE;
  wire AXI_10_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29155.11-29155.34" *)
  input AXI_10_DFI_LP_PWR_X_REQ;
  wire AXI_10_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28761.12-28761.33" *)
  output AXI_10_DFI_PHYUPD_REQ;
  wire AXI_10_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28762.12-28762.35" *)
  output AXI_10_DFI_PHY_LP_STATE;
  wire AXI_10_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28763.12-28763.32" *)
  output AXI_10_DFI_RST_N_BUF;
  wire AXI_10_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28764.18-28764.34" *)
  output [5:0] AXI_10_MC_STATUS;
  wire [5:0] AXI_10_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28765.18-28765.35" *)
  output [7:0] AXI_10_PHY_STATUS;
  wire [7:0] AXI_10_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28766.20-28766.32" *)
  output [255:0] AXI_10_RDATA;
  wire [255:0] AXI_10_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28767.19-28767.38" *)
  output [31:0] AXI_10_RDATA_PARITY;
  wire [31:0] AXI_10_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28768.18-28768.28" *)
  output [5:0] AXI_10_RID;
  wire [5:0] AXI_10_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28769.12-28769.24" *)
  output AXI_10_RLAST;
  wire AXI_10_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29156.11-29156.24" *)
  input AXI_10_RREADY;
  wire AXI_10_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28770.18-28770.30" *)
  output [1:0] AXI_10_RRESP;
  wire [1:0] AXI_10_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28771.12-28771.25" *)
  output AXI_10_RVALID;
  wire AXI_10_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29157.19-29157.31" *)
  input [255:0] AXI_10_WDATA;
  wire [255:0] AXI_10_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29158.18-29158.37" *)
  input [31:0] AXI_10_WDATA_PARITY;
  wire [31:0] AXI_10_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29159.11-29159.23" *)
  input AXI_10_WLAST;
  wire AXI_10_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28772.12-28772.25" *)
  output AXI_10_WREADY;
  wire AXI_10_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29160.18-29160.30" *)
  input [31:0] AXI_10_WSTRB;
  wire [31:0] AXI_10_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29161.11-29161.24" *)
  input AXI_10_WVALID;
  wire AXI_10_WVALID;
  (* invertible_pin = "IS_AXI_11_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29163.11-29163.22" *)
  input AXI_11_ACLK;
  wire AXI_11_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29164.18-29164.31" *)
  input [36:0] AXI_11_ARADDR;
  wire [36:0] AXI_11_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29165.17-29165.31" *)
  input [1:0] AXI_11_ARBURST;
  wire [1:0] AXI_11_ARBURST;
  (* invertible_pin = "IS_AXI_11_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29167.11-29167.26" *)
  input AXI_11_ARESET_N;
  wire AXI_11_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29168.17-29168.28" *)
  input [5:0] AXI_11_ARID;
  wire [5:0] AXI_11_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29169.17-29169.29" *)
  input [3:0] AXI_11_ARLEN;
  wire [3:0] AXI_11_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28773.12-28773.26" *)
  output AXI_11_ARREADY;
  wire AXI_11_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29170.17-29170.30" *)
  input [2:0] AXI_11_ARSIZE;
  wire [2:0] AXI_11_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29171.11-29171.25" *)
  input AXI_11_ARVALID;
  wire AXI_11_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29172.18-29172.31" *)
  input [36:0] AXI_11_AWADDR;
  wire [36:0] AXI_11_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29173.17-29173.31" *)
  input [1:0] AXI_11_AWBURST;
  wire [1:0] AXI_11_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29174.17-29174.28" *)
  input [5:0] AXI_11_AWID;
  wire [5:0] AXI_11_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29175.17-29175.29" *)
  input [3:0] AXI_11_AWLEN;
  wire [3:0] AXI_11_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28774.12-28774.26" *)
  output AXI_11_AWREADY;
  wire AXI_11_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29176.17-29176.30" *)
  input [2:0] AXI_11_AWSIZE;
  wire [2:0] AXI_11_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29177.11-29177.25" *)
  input AXI_11_AWVALID;
  wire AXI_11_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28775.18-28775.28" *)
  output [5:0] AXI_11_BID;
  wire [5:0] AXI_11_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29178.11-29178.24" *)
  input AXI_11_BREADY;
  wire AXI_11_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28776.18-28776.30" *)
  output [1:0] AXI_11_BRESP;
  wire [1:0] AXI_11_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28777.12-28777.25" *)
  output AXI_11_BVALID;
  wire AXI_11_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28778.18-28778.38" *)
  output [1:0] AXI_11_DFI_AW_AERR_N;
  wire [1:0] AXI_11_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28779.12-28779.30" *)
  output AXI_11_DFI_CLK_BUF;
  wire AXI_11_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28780.18-28780.45" *)
  output [7:0] AXI_11_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_11_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28781.19-28781.43" *)
  output [20:0] AXI_11_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_11_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28782.18-28782.43" *)
  output [7:0] AXI_11_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_11_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28783.18-28783.44" *)
  output [1:0] AXI_11_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_11_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28784.12-28784.36" *)
  output AXI_11_DFI_INIT_COMPLETE;
  wire AXI_11_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29179.11-29179.34" *)
  input AXI_11_DFI_LP_PWR_X_REQ;
  wire AXI_11_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28785.12-28785.33" *)
  output AXI_11_DFI_PHYUPD_REQ;
  wire AXI_11_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28786.12-28786.35" *)
  output AXI_11_DFI_PHY_LP_STATE;
  wire AXI_11_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28787.12-28787.32" *)
  output AXI_11_DFI_RST_N_BUF;
  wire AXI_11_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28788.20-28788.32" *)
  output [255:0] AXI_11_RDATA;
  wire [255:0] AXI_11_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28789.19-28789.38" *)
  output [31:0] AXI_11_RDATA_PARITY;
  wire [31:0] AXI_11_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28790.18-28790.28" *)
  output [5:0] AXI_11_RID;
  wire [5:0] AXI_11_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28791.12-28791.24" *)
  output AXI_11_RLAST;
  wire AXI_11_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29180.11-29180.24" *)
  input AXI_11_RREADY;
  wire AXI_11_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28792.18-28792.30" *)
  output [1:0] AXI_11_RRESP;
  wire [1:0] AXI_11_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28793.12-28793.25" *)
  output AXI_11_RVALID;
  wire AXI_11_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29181.19-29181.31" *)
  input [255:0] AXI_11_WDATA;
  wire [255:0] AXI_11_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29182.18-29182.37" *)
  input [31:0] AXI_11_WDATA_PARITY;
  wire [31:0] AXI_11_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29183.11-29183.23" *)
  input AXI_11_WLAST;
  wire AXI_11_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28794.12-28794.25" *)
  output AXI_11_WREADY;
  wire AXI_11_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29184.18-29184.30" *)
  input [31:0] AXI_11_WSTRB;
  wire [31:0] AXI_11_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29185.11-29185.24" *)
  input AXI_11_WVALID;
  wire AXI_11_WVALID;
  (* invertible_pin = "IS_AXI_12_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29187.11-29187.22" *)
  input AXI_12_ACLK;
  wire AXI_12_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29188.18-29188.31" *)
  input [36:0] AXI_12_ARADDR;
  wire [36:0] AXI_12_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29189.17-29189.31" *)
  input [1:0] AXI_12_ARBURST;
  wire [1:0] AXI_12_ARBURST;
  (* invertible_pin = "IS_AXI_12_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29191.11-29191.26" *)
  input AXI_12_ARESET_N;
  wire AXI_12_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29192.17-29192.28" *)
  input [5:0] AXI_12_ARID;
  wire [5:0] AXI_12_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29193.17-29193.29" *)
  input [3:0] AXI_12_ARLEN;
  wire [3:0] AXI_12_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28795.12-28795.26" *)
  output AXI_12_ARREADY;
  wire AXI_12_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29194.17-29194.30" *)
  input [2:0] AXI_12_ARSIZE;
  wire [2:0] AXI_12_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29195.11-29195.25" *)
  input AXI_12_ARVALID;
  wire AXI_12_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29196.18-29196.31" *)
  input [36:0] AXI_12_AWADDR;
  wire [36:0] AXI_12_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29197.17-29197.31" *)
  input [1:0] AXI_12_AWBURST;
  wire [1:0] AXI_12_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29198.17-29198.28" *)
  input [5:0] AXI_12_AWID;
  wire [5:0] AXI_12_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29199.17-29199.29" *)
  input [3:0] AXI_12_AWLEN;
  wire [3:0] AXI_12_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28796.12-28796.26" *)
  output AXI_12_AWREADY;
  wire AXI_12_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29200.17-29200.30" *)
  input [2:0] AXI_12_AWSIZE;
  wire [2:0] AXI_12_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29201.11-29201.25" *)
  input AXI_12_AWVALID;
  wire AXI_12_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28797.18-28797.28" *)
  output [5:0] AXI_12_BID;
  wire [5:0] AXI_12_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29202.11-29202.24" *)
  input AXI_12_BREADY;
  wire AXI_12_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28798.18-28798.30" *)
  output [1:0] AXI_12_BRESP;
  wire [1:0] AXI_12_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28799.12-28799.25" *)
  output AXI_12_BVALID;
  wire AXI_12_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28800.18-28800.38" *)
  output [1:0] AXI_12_DFI_AW_AERR_N;
  wire [1:0] AXI_12_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28801.12-28801.30" *)
  output AXI_12_DFI_CLK_BUF;
  wire AXI_12_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28802.18-28802.45" *)
  output [7:0] AXI_12_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_12_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28803.19-28803.43" *)
  output [20:0] AXI_12_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_12_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28804.18-28804.43" *)
  output [7:0] AXI_12_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_12_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28805.18-28805.44" *)
  output [1:0] AXI_12_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_12_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28806.12-28806.36" *)
  output AXI_12_DFI_INIT_COMPLETE;
  wire AXI_12_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29203.11-29203.34" *)
  input AXI_12_DFI_LP_PWR_X_REQ;
  wire AXI_12_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28807.12-28807.33" *)
  output AXI_12_DFI_PHYUPD_REQ;
  wire AXI_12_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28808.12-28808.35" *)
  output AXI_12_DFI_PHY_LP_STATE;
  wire AXI_12_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28809.12-28809.32" *)
  output AXI_12_DFI_RST_N_BUF;
  wire AXI_12_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28810.18-28810.34" *)
  output [5:0] AXI_12_MC_STATUS;
  wire [5:0] AXI_12_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28811.18-28811.35" *)
  output [7:0] AXI_12_PHY_STATUS;
  wire [7:0] AXI_12_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28812.20-28812.32" *)
  output [255:0] AXI_12_RDATA;
  wire [255:0] AXI_12_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28813.19-28813.38" *)
  output [31:0] AXI_12_RDATA_PARITY;
  wire [31:0] AXI_12_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28814.18-28814.28" *)
  output [5:0] AXI_12_RID;
  wire [5:0] AXI_12_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28815.12-28815.24" *)
  output AXI_12_RLAST;
  wire AXI_12_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29204.11-29204.24" *)
  input AXI_12_RREADY;
  wire AXI_12_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28816.18-28816.30" *)
  output [1:0] AXI_12_RRESP;
  wire [1:0] AXI_12_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28817.12-28817.25" *)
  output AXI_12_RVALID;
  wire AXI_12_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29205.19-29205.31" *)
  input [255:0] AXI_12_WDATA;
  wire [255:0] AXI_12_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29206.18-29206.37" *)
  input [31:0] AXI_12_WDATA_PARITY;
  wire [31:0] AXI_12_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29207.11-29207.23" *)
  input AXI_12_WLAST;
  wire AXI_12_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28818.12-28818.25" *)
  output AXI_12_WREADY;
  wire AXI_12_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29208.18-29208.30" *)
  input [31:0] AXI_12_WSTRB;
  wire [31:0] AXI_12_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29209.11-29209.24" *)
  input AXI_12_WVALID;
  wire AXI_12_WVALID;
  (* invertible_pin = "IS_AXI_13_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29211.11-29211.22" *)
  input AXI_13_ACLK;
  wire AXI_13_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29212.18-29212.31" *)
  input [36:0] AXI_13_ARADDR;
  wire [36:0] AXI_13_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29213.17-29213.31" *)
  input [1:0] AXI_13_ARBURST;
  wire [1:0] AXI_13_ARBURST;
  (* invertible_pin = "IS_AXI_13_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29215.11-29215.26" *)
  input AXI_13_ARESET_N;
  wire AXI_13_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29216.17-29216.28" *)
  input [5:0] AXI_13_ARID;
  wire [5:0] AXI_13_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29217.17-29217.29" *)
  input [3:0] AXI_13_ARLEN;
  wire [3:0] AXI_13_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28819.12-28819.26" *)
  output AXI_13_ARREADY;
  wire AXI_13_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29218.17-29218.30" *)
  input [2:0] AXI_13_ARSIZE;
  wire [2:0] AXI_13_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29219.11-29219.25" *)
  input AXI_13_ARVALID;
  wire AXI_13_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29220.18-29220.31" *)
  input [36:0] AXI_13_AWADDR;
  wire [36:0] AXI_13_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29221.17-29221.31" *)
  input [1:0] AXI_13_AWBURST;
  wire [1:0] AXI_13_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29222.17-29222.28" *)
  input [5:0] AXI_13_AWID;
  wire [5:0] AXI_13_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29223.17-29223.29" *)
  input [3:0] AXI_13_AWLEN;
  wire [3:0] AXI_13_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28820.12-28820.26" *)
  output AXI_13_AWREADY;
  wire AXI_13_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29224.17-29224.30" *)
  input [2:0] AXI_13_AWSIZE;
  wire [2:0] AXI_13_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29225.11-29225.25" *)
  input AXI_13_AWVALID;
  wire AXI_13_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28821.18-28821.28" *)
  output [5:0] AXI_13_BID;
  wire [5:0] AXI_13_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29226.11-29226.24" *)
  input AXI_13_BREADY;
  wire AXI_13_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28822.18-28822.30" *)
  output [1:0] AXI_13_BRESP;
  wire [1:0] AXI_13_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28823.12-28823.25" *)
  output AXI_13_BVALID;
  wire AXI_13_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28824.18-28824.38" *)
  output [1:0] AXI_13_DFI_AW_AERR_N;
  wire [1:0] AXI_13_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28825.12-28825.30" *)
  output AXI_13_DFI_CLK_BUF;
  wire AXI_13_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28826.18-28826.45" *)
  output [7:0] AXI_13_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_13_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28827.19-28827.43" *)
  output [20:0] AXI_13_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_13_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28828.18-28828.43" *)
  output [7:0] AXI_13_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_13_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28829.18-28829.44" *)
  output [1:0] AXI_13_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_13_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28830.12-28830.36" *)
  output AXI_13_DFI_INIT_COMPLETE;
  wire AXI_13_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29227.11-29227.34" *)
  input AXI_13_DFI_LP_PWR_X_REQ;
  wire AXI_13_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28831.12-28831.33" *)
  output AXI_13_DFI_PHYUPD_REQ;
  wire AXI_13_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28832.12-28832.35" *)
  output AXI_13_DFI_PHY_LP_STATE;
  wire AXI_13_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28833.12-28833.32" *)
  output AXI_13_DFI_RST_N_BUF;
  wire AXI_13_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28834.20-28834.32" *)
  output [255:0] AXI_13_RDATA;
  wire [255:0] AXI_13_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28835.19-28835.38" *)
  output [31:0] AXI_13_RDATA_PARITY;
  wire [31:0] AXI_13_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28836.18-28836.28" *)
  output [5:0] AXI_13_RID;
  wire [5:0] AXI_13_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28837.12-28837.24" *)
  output AXI_13_RLAST;
  wire AXI_13_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29228.11-29228.24" *)
  input AXI_13_RREADY;
  wire AXI_13_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28838.18-28838.30" *)
  output [1:0] AXI_13_RRESP;
  wire [1:0] AXI_13_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28839.12-28839.25" *)
  output AXI_13_RVALID;
  wire AXI_13_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29229.19-29229.31" *)
  input [255:0] AXI_13_WDATA;
  wire [255:0] AXI_13_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29230.18-29230.37" *)
  input [31:0] AXI_13_WDATA_PARITY;
  wire [31:0] AXI_13_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29231.11-29231.23" *)
  input AXI_13_WLAST;
  wire AXI_13_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28840.12-28840.25" *)
  output AXI_13_WREADY;
  wire AXI_13_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29232.18-29232.30" *)
  input [31:0] AXI_13_WSTRB;
  wire [31:0] AXI_13_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29233.11-29233.24" *)
  input AXI_13_WVALID;
  wire AXI_13_WVALID;
  (* invertible_pin = "IS_AXI_14_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29235.11-29235.22" *)
  input AXI_14_ACLK;
  wire AXI_14_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29236.18-29236.31" *)
  input [36:0] AXI_14_ARADDR;
  wire [36:0] AXI_14_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29237.17-29237.31" *)
  input [1:0] AXI_14_ARBURST;
  wire [1:0] AXI_14_ARBURST;
  (* invertible_pin = "IS_AXI_14_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29239.11-29239.26" *)
  input AXI_14_ARESET_N;
  wire AXI_14_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29240.17-29240.28" *)
  input [5:0] AXI_14_ARID;
  wire [5:0] AXI_14_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29241.17-29241.29" *)
  input [3:0] AXI_14_ARLEN;
  wire [3:0] AXI_14_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28841.12-28841.26" *)
  output AXI_14_ARREADY;
  wire AXI_14_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29242.17-29242.30" *)
  input [2:0] AXI_14_ARSIZE;
  wire [2:0] AXI_14_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29243.11-29243.25" *)
  input AXI_14_ARVALID;
  wire AXI_14_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29244.18-29244.31" *)
  input [36:0] AXI_14_AWADDR;
  wire [36:0] AXI_14_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29245.17-29245.31" *)
  input [1:0] AXI_14_AWBURST;
  wire [1:0] AXI_14_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29246.17-29246.28" *)
  input [5:0] AXI_14_AWID;
  wire [5:0] AXI_14_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29247.17-29247.29" *)
  input [3:0] AXI_14_AWLEN;
  wire [3:0] AXI_14_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28842.12-28842.26" *)
  output AXI_14_AWREADY;
  wire AXI_14_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29248.17-29248.30" *)
  input [2:0] AXI_14_AWSIZE;
  wire [2:0] AXI_14_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29249.11-29249.25" *)
  input AXI_14_AWVALID;
  wire AXI_14_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28843.18-28843.28" *)
  output [5:0] AXI_14_BID;
  wire [5:0] AXI_14_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29250.11-29250.24" *)
  input AXI_14_BREADY;
  wire AXI_14_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28844.18-28844.30" *)
  output [1:0] AXI_14_BRESP;
  wire [1:0] AXI_14_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28845.12-28845.25" *)
  output AXI_14_BVALID;
  wire AXI_14_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28846.18-28846.38" *)
  output [1:0] AXI_14_DFI_AW_AERR_N;
  wire [1:0] AXI_14_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28847.12-28847.30" *)
  output AXI_14_DFI_CLK_BUF;
  wire AXI_14_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28848.18-28848.45" *)
  output [7:0] AXI_14_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_14_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28849.19-28849.43" *)
  output [20:0] AXI_14_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_14_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28850.18-28850.43" *)
  output [7:0] AXI_14_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_14_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28851.18-28851.44" *)
  output [1:0] AXI_14_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_14_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28852.12-28852.36" *)
  output AXI_14_DFI_INIT_COMPLETE;
  wire AXI_14_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29251.11-29251.34" *)
  input AXI_14_DFI_LP_PWR_X_REQ;
  wire AXI_14_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28853.12-28853.33" *)
  output AXI_14_DFI_PHYUPD_REQ;
  wire AXI_14_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28854.12-28854.35" *)
  output AXI_14_DFI_PHY_LP_STATE;
  wire AXI_14_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28855.12-28855.32" *)
  output AXI_14_DFI_RST_N_BUF;
  wire AXI_14_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28856.18-28856.34" *)
  output [5:0] AXI_14_MC_STATUS;
  wire [5:0] AXI_14_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28857.18-28857.35" *)
  output [7:0] AXI_14_PHY_STATUS;
  wire [7:0] AXI_14_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28858.20-28858.32" *)
  output [255:0] AXI_14_RDATA;
  wire [255:0] AXI_14_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28859.19-28859.38" *)
  output [31:0] AXI_14_RDATA_PARITY;
  wire [31:0] AXI_14_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28860.18-28860.28" *)
  output [5:0] AXI_14_RID;
  wire [5:0] AXI_14_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28861.12-28861.24" *)
  output AXI_14_RLAST;
  wire AXI_14_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29252.11-29252.24" *)
  input AXI_14_RREADY;
  wire AXI_14_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28862.18-28862.30" *)
  output [1:0] AXI_14_RRESP;
  wire [1:0] AXI_14_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28863.12-28863.25" *)
  output AXI_14_RVALID;
  wire AXI_14_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29253.19-29253.31" *)
  input [255:0] AXI_14_WDATA;
  wire [255:0] AXI_14_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29254.18-29254.37" *)
  input [31:0] AXI_14_WDATA_PARITY;
  wire [31:0] AXI_14_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29255.11-29255.23" *)
  input AXI_14_WLAST;
  wire AXI_14_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28864.12-28864.25" *)
  output AXI_14_WREADY;
  wire AXI_14_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29256.18-29256.30" *)
  input [31:0] AXI_14_WSTRB;
  wire [31:0] AXI_14_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29257.11-29257.24" *)
  input AXI_14_WVALID;
  wire AXI_14_WVALID;
  (* invertible_pin = "IS_AXI_15_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29259.11-29259.22" *)
  input AXI_15_ACLK;
  wire AXI_15_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29260.18-29260.31" *)
  input [36:0] AXI_15_ARADDR;
  wire [36:0] AXI_15_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29261.17-29261.31" *)
  input [1:0] AXI_15_ARBURST;
  wire [1:0] AXI_15_ARBURST;
  (* invertible_pin = "IS_AXI_15_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29263.11-29263.26" *)
  input AXI_15_ARESET_N;
  wire AXI_15_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29264.17-29264.28" *)
  input [5:0] AXI_15_ARID;
  wire [5:0] AXI_15_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29265.17-29265.29" *)
  input [3:0] AXI_15_ARLEN;
  wire [3:0] AXI_15_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28865.12-28865.26" *)
  output AXI_15_ARREADY;
  wire AXI_15_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29266.17-29266.30" *)
  input [2:0] AXI_15_ARSIZE;
  wire [2:0] AXI_15_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29267.11-29267.25" *)
  input AXI_15_ARVALID;
  wire AXI_15_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29268.18-29268.31" *)
  input [36:0] AXI_15_AWADDR;
  wire [36:0] AXI_15_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29269.17-29269.31" *)
  input [1:0] AXI_15_AWBURST;
  wire [1:0] AXI_15_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29270.17-29270.28" *)
  input [5:0] AXI_15_AWID;
  wire [5:0] AXI_15_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29271.17-29271.29" *)
  input [3:0] AXI_15_AWLEN;
  wire [3:0] AXI_15_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28866.12-28866.26" *)
  output AXI_15_AWREADY;
  wire AXI_15_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29272.17-29272.30" *)
  input [2:0] AXI_15_AWSIZE;
  wire [2:0] AXI_15_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29273.11-29273.25" *)
  input AXI_15_AWVALID;
  wire AXI_15_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28867.18-28867.28" *)
  output [5:0] AXI_15_BID;
  wire [5:0] AXI_15_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29274.11-29274.24" *)
  input AXI_15_BREADY;
  wire AXI_15_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28868.18-28868.30" *)
  output [1:0] AXI_15_BRESP;
  wire [1:0] AXI_15_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28869.12-28869.25" *)
  output AXI_15_BVALID;
  wire AXI_15_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28870.18-28870.38" *)
  output [1:0] AXI_15_DFI_AW_AERR_N;
  wire [1:0] AXI_15_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28871.12-28871.30" *)
  output AXI_15_DFI_CLK_BUF;
  wire AXI_15_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28872.18-28872.45" *)
  output [7:0] AXI_15_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_15_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28873.19-28873.43" *)
  output [20:0] AXI_15_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_15_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28874.18-28874.43" *)
  output [7:0] AXI_15_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_15_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28875.18-28875.44" *)
  output [1:0] AXI_15_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_15_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28876.12-28876.36" *)
  output AXI_15_DFI_INIT_COMPLETE;
  wire AXI_15_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29275.11-29275.34" *)
  input AXI_15_DFI_LP_PWR_X_REQ;
  wire AXI_15_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28877.12-28877.33" *)
  output AXI_15_DFI_PHYUPD_REQ;
  wire AXI_15_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28878.12-28878.35" *)
  output AXI_15_DFI_PHY_LP_STATE;
  wire AXI_15_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28879.12-28879.32" *)
  output AXI_15_DFI_RST_N_BUF;
  wire AXI_15_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28880.20-28880.32" *)
  output [255:0] AXI_15_RDATA;
  wire [255:0] AXI_15_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28881.19-28881.38" *)
  output [31:0] AXI_15_RDATA_PARITY;
  wire [31:0] AXI_15_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28882.18-28882.28" *)
  output [5:0] AXI_15_RID;
  wire [5:0] AXI_15_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28883.12-28883.24" *)
  output AXI_15_RLAST;
  wire AXI_15_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29276.11-29276.24" *)
  input AXI_15_RREADY;
  wire AXI_15_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28884.18-28884.30" *)
  output [1:0] AXI_15_RRESP;
  wire [1:0] AXI_15_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28885.12-28885.25" *)
  output AXI_15_RVALID;
  wire AXI_15_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29277.19-29277.31" *)
  input [255:0] AXI_15_WDATA;
  wire [255:0] AXI_15_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29278.18-29278.37" *)
  input [31:0] AXI_15_WDATA_PARITY;
  wire [31:0] AXI_15_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29279.11-29279.23" *)
  input AXI_15_WLAST;
  wire AXI_15_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28886.12-28886.25" *)
  output AXI_15_WREADY;
  wire AXI_15_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29280.18-29280.30" *)
  input [31:0] AXI_15_WSTRB;
  wire [31:0] AXI_15_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29281.11-29281.24" *)
  input AXI_15_WVALID;
  wire AXI_15_WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29282.11-29282.21" *)
  input BSCAN_DRCK;
  wire BSCAN_DRCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29283.11-29283.20" *)
  input BSCAN_TCK;
  wire BSCAN_TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28887.12-28887.31" *)
  output DRAM_0_STAT_CATTRIP;
  wire DRAM_0_STAT_CATTRIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28888.18-28888.34" *)
  output [2:0] DRAM_0_STAT_TEMP;
  wire [2:0] DRAM_0_STAT_TEMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29284.11-29284.22" *)
  input HBM_REF_CLK;
  wire HBM_REF_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29285.11-29285.22" *)
  input MBIST_EN_00;
  wire MBIST_EN_00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29286.11-29286.22" *)
  input MBIST_EN_01;
  wire MBIST_EN_01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29287.11-29287.22" *)
  input MBIST_EN_02;
  wire MBIST_EN_02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29288.11-29288.22" *)
  input MBIST_EN_03;
  wire MBIST_EN_03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29289.11-29289.22" *)
  input MBIST_EN_04;
  wire MBIST_EN_04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29290.11-29290.22" *)
  input MBIST_EN_05;
  wire MBIST_EN_05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29291.11-29291.22" *)
  input MBIST_EN_06;
  wire MBIST_EN_06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29292.11-29292.22" *)
  input MBIST_EN_07;
  wire MBIST_EN_07;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28295.1-28297.10" *)
module HBM_REF_CLK(REF_CLK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28296.11-28296.18" *)
  input REF_CLK;
  wire REF_CLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28300.1-28322.10" *)
module HBM_SNGLBLI_INTF_APB(CATTRIP_PIPE, PRDATA_PIPE, PREADY_PIPE, PSLVERR_PIPE, TEMP_PIPE, PADDR, PCLK, PENABLE, PRESET_N, PSEL, PWDATA, PWRITE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28308.12-28308.24" *)
  output CATTRIP_PIPE;
  wire CATTRIP_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28313.18-28313.23" *)
  input [21:0] PADDR;
  wire [21:0] PADDR;
  (* invertible_pin = "IS_PCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28315.11-28315.15" *)
  input PCLK;
  wire PCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28316.11-28316.18" *)
  input PENABLE;
  wire PENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28309.19-28309.30" *)
  output [31:0] PRDATA_PIPE;
  wire [31:0] PRDATA_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28310.12-28310.23" *)
  output PREADY_PIPE;
  wire PREADY_PIPE;
  (* invertible_pin = "IS_PRESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28318.11-28318.19" *)
  input PRESET_N;
  wire PRESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28319.11-28319.15" *)
  input PSEL;
  wire PSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28311.12-28311.24" *)
  output PSLVERR_PIPE;
  wire PSLVERR_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28320.18-28320.24" *)
  input [31:0] PWDATA;
  wire [31:0] PWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28321.11-28321.17" *)
  input PWRITE;
  wire PWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28312.18-28312.27" *)
  output [2:0] TEMP_PIPE;
  wire [2:0] TEMP_PIPE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28325.1-28390.10" *)
module HBM_SNGLBLI_INTF_AXI(ARREADY_PIPE, AWREADY_PIPE, BID_PIPE, BRESP_PIPE, BVALID_PIPE, DFI_AW_AERR_N_PIPE, DFI_CLK_BUF, DFI_CTRLUPD_ACK_PIPE, DFI_DBI_BYTE_DISABLE_PIPE, DFI_DW_RDDATA_DBI_PIPE, DFI_DW_RDDATA_DERR_PIPE, DFI_DW_RDDATA_PAR_VALID_PIPE, DFI_DW_RDDATA_VALID_PIPE, DFI_INIT_COMPLETE_PIPE, DFI_PHYUPD_REQ_PIPE, DFI_PHYUPD_TYPE_PIPE, DFI_PHY_LP_STATE_PIPE, DFI_RST_N_BUF, MC_STATUS, PHY_STATUS, RDATA_PARITY_PIPE
, RDATA_PIPE, RID_PIPE, RLAST_PIPE, RRESP_PIPE, RVALID_PIPE, STATUS, WREADY_PIPE, ACLK, ARADDR, ARBURST, ARESET_N, ARID, ARLEN, ARSIZE, ARVALID, AWADDR, AWBURST, AWID, AWLEN, AWSIZE, AWVALID
, BREADY, BSCAN_CK, DFI_LP_PWR_X_REQ, MBIST_EN, RREADY, WDATA, WDATA_PARITY, WLAST, WSTRB, WVALID);
  (* invertible_pin = "IS_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28365.11-28365.15" *)
  input ACLK;
  wire ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28366.18-28366.24" *)
  input [36:0] ARADDR;
  wire [36:0] ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28367.17-28367.24" *)
  input [1:0] ARBURST;
  wire [1:0] ARBURST;
  (* invertible_pin = "IS_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28369.11-28369.19" *)
  input ARESET_N;
  wire ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28370.17-28370.21" *)
  input [5:0] ARID;
  wire [5:0] ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28371.17-28371.22" *)
  input [3:0] ARLEN;
  wire [3:0] ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28336.12-28336.24" *)
  output ARREADY_PIPE;
  wire ARREADY_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28372.17-28372.23" *)
  input [2:0] ARSIZE;
  wire [2:0] ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28373.11-28373.18" *)
  input ARVALID;
  wire ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28374.18-28374.24" *)
  input [36:0] AWADDR;
  wire [36:0] AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28375.17-28375.24" *)
  input [1:0] AWBURST;
  wire [1:0] AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28376.17-28376.21" *)
  input [5:0] AWID;
  wire [5:0] AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28377.17-28377.22" *)
  input [3:0] AWLEN;
  wire [3:0] AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28337.12-28337.24" *)
  output AWREADY_PIPE;
  wire AWREADY_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28378.17-28378.23" *)
  input [2:0] AWSIZE;
  wire [2:0] AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28379.11-28379.18" *)
  input AWVALID;
  wire AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28338.18-28338.26" *)
  output [5:0] BID_PIPE;
  wire [5:0] BID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28380.11-28380.17" *)
  input BREADY;
  wire BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28339.18-28339.28" *)
  output [1:0] BRESP_PIPE;
  wire [1:0] BRESP_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28381.11-28381.19" *)
  input BSCAN_CK;
  wire BSCAN_CK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28340.12-28340.23" *)
  output BVALID_PIPE;
  wire BVALID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28341.18-28341.36" *)
  output [1:0] DFI_AW_AERR_N_PIPE;
  wire [1:0] DFI_AW_AERR_N_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28342.12-28342.23" *)
  output DFI_CLK_BUF;
  wire DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28343.12-28343.32" *)
  output DFI_CTRLUPD_ACK_PIPE;
  wire DFI_CTRLUPD_ACK_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28344.18-28344.43" *)
  output [7:0] DFI_DBI_BYTE_DISABLE_PIPE;
  wire [7:0] DFI_DBI_BYTE_DISABLE_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28345.19-28345.41" *)
  output [20:0] DFI_DW_RDDATA_DBI_PIPE;
  wire [20:0] DFI_DW_RDDATA_DBI_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28346.18-28346.41" *)
  output [7:0] DFI_DW_RDDATA_DERR_PIPE;
  wire [7:0] DFI_DW_RDDATA_DERR_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28347.18-28347.46" *)
  output [1:0] DFI_DW_RDDATA_PAR_VALID_PIPE;
  wire [1:0] DFI_DW_RDDATA_PAR_VALID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28348.18-28348.42" *)
  output [1:0] DFI_DW_RDDATA_VALID_PIPE;
  wire [1:0] DFI_DW_RDDATA_VALID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28349.12-28349.34" *)
  output DFI_INIT_COMPLETE_PIPE;
  wire DFI_INIT_COMPLETE_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28382.11-28382.27" *)
  input DFI_LP_PWR_X_REQ;
  wire DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28350.12-28350.31" *)
  output DFI_PHYUPD_REQ_PIPE;
  wire DFI_PHYUPD_REQ_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28351.12-28351.32" *)
  output DFI_PHYUPD_TYPE_PIPE;
  wire DFI_PHYUPD_TYPE_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28352.12-28352.33" *)
  output DFI_PHY_LP_STATE_PIPE;
  wire DFI_PHY_LP_STATE_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28353.12-28353.25" *)
  output DFI_RST_N_BUF;
  wire DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28383.11-28383.19" *)
  input MBIST_EN;
  wire MBIST_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28354.18-28354.27" *)
  output [5:0] MC_STATUS;
  wire [5:0] MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28355.18-28355.28" *)
  output [7:0] PHY_STATUS;
  wire [7:0] PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28356.19-28356.36" *)
  output [31:0] RDATA_PARITY_PIPE;
  wire [31:0] RDATA_PARITY_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28357.20-28357.30" *)
  output [255:0] RDATA_PIPE;
  wire [255:0] RDATA_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28358.18-28358.26" *)
  output [5:0] RID_PIPE;
  wire [5:0] RID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28359.12-28359.22" *)
  output RLAST_PIPE;
  wire RLAST_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28384.11-28384.17" *)
  input RREADY;
  wire RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28360.18-28360.28" *)
  output [1:0] RRESP_PIPE;
  wire [1:0] RRESP_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28361.12-28361.23" *)
  output RVALID_PIPE;
  wire RVALID_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28362.18-28362.24" *)
  output [5:0] STATUS;
  wire [5:0] STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28385.19-28385.24" *)
  input [255:0] WDATA;
  wire [255:0] WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28386.18-28386.30" *)
  input [31:0] WDATA_PARITY;
  wire [31:0] WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28387.11-28387.16" *)
  input WLAST;
  wire WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28363.12-28363.23" *)
  output WREADY_PIPE;
  wire WREADY_PIPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28388.18-28388.23" *)
  input [31:0] WSTRB;
  wire [31:0] WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28389.11-28389.17" *)
  input WVALID;
  wire WVALID;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29296.1-31092.10" *)
module HBM_TWO_STACK_INTF(APB_0_PRDATA, APB_0_PREADY, APB_0_PSLVERR, APB_1_PRDATA, APB_1_PREADY, APB_1_PSLVERR, AXI_00_ARREADY, AXI_00_AWREADY, AXI_00_BID, AXI_00_BRESP, AXI_00_BVALID, AXI_00_DFI_AW_AERR_N, AXI_00_DFI_CLK_BUF, AXI_00_DFI_DBI_BYTE_DISABLE, AXI_00_DFI_DW_RDDATA_DBI, AXI_00_DFI_DW_RDDATA_DERR, AXI_00_DFI_DW_RDDATA_VALID, AXI_00_DFI_INIT_COMPLETE, AXI_00_DFI_PHYUPD_REQ, AXI_00_DFI_PHY_LP_STATE, AXI_00_DFI_RST_N_BUF
, AXI_00_MC_STATUS, AXI_00_PHY_STATUS, AXI_00_RDATA, AXI_00_RDATA_PARITY, AXI_00_RID, AXI_00_RLAST, AXI_00_RRESP, AXI_00_RVALID, AXI_00_WREADY, AXI_01_ARREADY, AXI_01_AWREADY, AXI_01_BID, AXI_01_BRESP, AXI_01_BVALID, AXI_01_DFI_AW_AERR_N, AXI_01_DFI_CLK_BUF, AXI_01_DFI_DBI_BYTE_DISABLE, AXI_01_DFI_DW_RDDATA_DBI, AXI_01_DFI_DW_RDDATA_DERR, AXI_01_DFI_DW_RDDATA_VALID, AXI_01_DFI_INIT_COMPLETE
, AXI_01_DFI_PHYUPD_REQ, AXI_01_DFI_PHY_LP_STATE, AXI_01_DFI_RST_N_BUF, AXI_01_RDATA, AXI_01_RDATA_PARITY, AXI_01_RID, AXI_01_RLAST, AXI_01_RRESP, AXI_01_RVALID, AXI_01_WREADY, AXI_02_ARREADY, AXI_02_AWREADY, AXI_02_BID, AXI_02_BRESP, AXI_02_BVALID, AXI_02_DFI_AW_AERR_N, AXI_02_DFI_CLK_BUF, AXI_02_DFI_DBI_BYTE_DISABLE, AXI_02_DFI_DW_RDDATA_DBI, AXI_02_DFI_DW_RDDATA_DERR, AXI_02_DFI_DW_RDDATA_VALID
, AXI_02_DFI_INIT_COMPLETE, AXI_02_DFI_PHYUPD_REQ, AXI_02_DFI_PHY_LP_STATE, AXI_02_DFI_RST_N_BUF, AXI_02_MC_STATUS, AXI_02_PHY_STATUS, AXI_02_RDATA, AXI_02_RDATA_PARITY, AXI_02_RID, AXI_02_RLAST, AXI_02_RRESP, AXI_02_RVALID, AXI_02_WREADY, AXI_03_ARREADY, AXI_03_AWREADY, AXI_03_BID, AXI_03_BRESP, AXI_03_BVALID, AXI_03_DFI_AW_AERR_N, AXI_03_DFI_CLK_BUF, AXI_03_DFI_DBI_BYTE_DISABLE
, AXI_03_DFI_DW_RDDATA_DBI, AXI_03_DFI_DW_RDDATA_DERR, AXI_03_DFI_DW_RDDATA_VALID, AXI_03_DFI_INIT_COMPLETE, AXI_03_DFI_PHYUPD_REQ, AXI_03_DFI_PHY_LP_STATE, AXI_03_DFI_RST_N_BUF, AXI_03_RDATA, AXI_03_RDATA_PARITY, AXI_03_RID, AXI_03_RLAST, AXI_03_RRESP, AXI_03_RVALID, AXI_03_WREADY, AXI_04_ARREADY, AXI_04_AWREADY, AXI_04_BID, AXI_04_BRESP, AXI_04_BVALID, AXI_04_DFI_AW_AERR_N, AXI_04_DFI_CLK_BUF
, AXI_04_DFI_DBI_BYTE_DISABLE, AXI_04_DFI_DW_RDDATA_DBI, AXI_04_DFI_DW_RDDATA_DERR, AXI_04_DFI_DW_RDDATA_VALID, AXI_04_DFI_INIT_COMPLETE, AXI_04_DFI_PHYUPD_REQ, AXI_04_DFI_PHY_LP_STATE, AXI_04_DFI_RST_N_BUF, AXI_04_MC_STATUS, AXI_04_PHY_STATUS, AXI_04_RDATA, AXI_04_RDATA_PARITY, AXI_04_RID, AXI_04_RLAST, AXI_04_RRESP, AXI_04_RVALID, AXI_04_WREADY, AXI_05_ARREADY, AXI_05_AWREADY, AXI_05_BID, AXI_05_BRESP
, AXI_05_BVALID, AXI_05_DFI_AW_AERR_N, AXI_05_DFI_CLK_BUF, AXI_05_DFI_DBI_BYTE_DISABLE, AXI_05_DFI_DW_RDDATA_DBI, AXI_05_DFI_DW_RDDATA_DERR, AXI_05_DFI_DW_RDDATA_VALID, AXI_05_DFI_INIT_COMPLETE, AXI_05_DFI_PHYUPD_REQ, AXI_05_DFI_PHY_LP_STATE, AXI_05_DFI_RST_N_BUF, AXI_05_RDATA, AXI_05_RDATA_PARITY, AXI_05_RID, AXI_05_RLAST, AXI_05_RRESP, AXI_05_RVALID, AXI_05_WREADY, AXI_06_ARREADY, AXI_06_AWREADY, AXI_06_BID
, AXI_06_BRESP, AXI_06_BVALID, AXI_06_DFI_AW_AERR_N, AXI_06_DFI_CLK_BUF, AXI_06_DFI_DBI_BYTE_DISABLE, AXI_06_DFI_DW_RDDATA_DBI, AXI_06_DFI_DW_RDDATA_DERR, AXI_06_DFI_DW_RDDATA_VALID, AXI_06_DFI_INIT_COMPLETE, AXI_06_DFI_PHYUPD_REQ, AXI_06_DFI_PHY_LP_STATE, AXI_06_DFI_RST_N_BUF, AXI_06_MC_STATUS, AXI_06_PHY_STATUS, AXI_06_RDATA, AXI_06_RDATA_PARITY, AXI_06_RID, AXI_06_RLAST, AXI_06_RRESP, AXI_06_RVALID, AXI_06_WREADY
, AXI_07_ARREADY, AXI_07_AWREADY, AXI_07_BID, AXI_07_BRESP, AXI_07_BVALID, AXI_07_DFI_AW_AERR_N, AXI_07_DFI_CLK_BUF, AXI_07_DFI_DBI_BYTE_DISABLE, AXI_07_DFI_DW_RDDATA_DBI, AXI_07_DFI_DW_RDDATA_DERR, AXI_07_DFI_DW_RDDATA_VALID, AXI_07_DFI_INIT_COMPLETE, AXI_07_DFI_PHYUPD_REQ, AXI_07_DFI_PHY_LP_STATE, AXI_07_DFI_RST_N_BUF, AXI_07_RDATA, AXI_07_RDATA_PARITY, AXI_07_RID, AXI_07_RLAST, AXI_07_RRESP, AXI_07_RVALID
, AXI_07_WREADY, AXI_08_ARREADY, AXI_08_AWREADY, AXI_08_BID, AXI_08_BRESP, AXI_08_BVALID, AXI_08_DFI_AW_AERR_N, AXI_08_DFI_CLK_BUF, AXI_08_DFI_DBI_BYTE_DISABLE, AXI_08_DFI_DW_RDDATA_DBI, AXI_08_DFI_DW_RDDATA_DERR, AXI_08_DFI_DW_RDDATA_VALID, AXI_08_DFI_INIT_COMPLETE, AXI_08_DFI_PHYUPD_REQ, AXI_08_DFI_PHY_LP_STATE, AXI_08_DFI_RST_N_BUF, AXI_08_MC_STATUS, AXI_08_PHY_STATUS, AXI_08_RDATA, AXI_08_RDATA_PARITY, AXI_08_RID
, AXI_08_RLAST, AXI_08_RRESP, AXI_08_RVALID, AXI_08_WREADY, AXI_09_ARREADY, AXI_09_AWREADY, AXI_09_BID, AXI_09_BRESP, AXI_09_BVALID, AXI_09_DFI_AW_AERR_N, AXI_09_DFI_CLK_BUF, AXI_09_DFI_DBI_BYTE_DISABLE, AXI_09_DFI_DW_RDDATA_DBI, AXI_09_DFI_DW_RDDATA_DERR, AXI_09_DFI_DW_RDDATA_VALID, AXI_09_DFI_INIT_COMPLETE, AXI_09_DFI_PHYUPD_REQ, AXI_09_DFI_PHY_LP_STATE, AXI_09_DFI_RST_N_BUF, AXI_09_RDATA, AXI_09_RDATA_PARITY
, AXI_09_RID, AXI_09_RLAST, AXI_09_RRESP, AXI_09_RVALID, AXI_09_WREADY, AXI_10_ARREADY, AXI_10_AWREADY, AXI_10_BID, AXI_10_BRESP, AXI_10_BVALID, AXI_10_DFI_AW_AERR_N, AXI_10_DFI_CLK_BUF, AXI_10_DFI_DBI_BYTE_DISABLE, AXI_10_DFI_DW_RDDATA_DBI, AXI_10_DFI_DW_RDDATA_DERR, AXI_10_DFI_DW_RDDATA_VALID, AXI_10_DFI_INIT_COMPLETE, AXI_10_DFI_PHYUPD_REQ, AXI_10_DFI_PHY_LP_STATE, AXI_10_DFI_RST_N_BUF, AXI_10_MC_STATUS
, AXI_10_PHY_STATUS, AXI_10_RDATA, AXI_10_RDATA_PARITY, AXI_10_RID, AXI_10_RLAST, AXI_10_RRESP, AXI_10_RVALID, AXI_10_WREADY, AXI_11_ARREADY, AXI_11_AWREADY, AXI_11_BID, AXI_11_BRESP, AXI_11_BVALID, AXI_11_DFI_AW_AERR_N, AXI_11_DFI_CLK_BUF, AXI_11_DFI_DBI_BYTE_DISABLE, AXI_11_DFI_DW_RDDATA_DBI, AXI_11_DFI_DW_RDDATA_DERR, AXI_11_DFI_DW_RDDATA_VALID, AXI_11_DFI_INIT_COMPLETE, AXI_11_DFI_PHYUPD_REQ
, AXI_11_DFI_PHY_LP_STATE, AXI_11_DFI_RST_N_BUF, AXI_11_RDATA, AXI_11_RDATA_PARITY, AXI_11_RID, AXI_11_RLAST, AXI_11_RRESP, AXI_11_RVALID, AXI_11_WREADY, AXI_12_ARREADY, AXI_12_AWREADY, AXI_12_BID, AXI_12_BRESP, AXI_12_BVALID, AXI_12_DFI_AW_AERR_N, AXI_12_DFI_CLK_BUF, AXI_12_DFI_DBI_BYTE_DISABLE, AXI_12_DFI_DW_RDDATA_DBI, AXI_12_DFI_DW_RDDATA_DERR, AXI_12_DFI_DW_RDDATA_VALID, AXI_12_DFI_INIT_COMPLETE
, AXI_12_DFI_PHYUPD_REQ, AXI_12_DFI_PHY_LP_STATE, AXI_12_DFI_RST_N_BUF, AXI_12_MC_STATUS, AXI_12_PHY_STATUS, AXI_12_RDATA, AXI_12_RDATA_PARITY, AXI_12_RID, AXI_12_RLAST, AXI_12_RRESP, AXI_12_RVALID, AXI_12_WREADY, AXI_13_ARREADY, AXI_13_AWREADY, AXI_13_BID, AXI_13_BRESP, AXI_13_BVALID, AXI_13_DFI_AW_AERR_N, AXI_13_DFI_CLK_BUF, AXI_13_DFI_DBI_BYTE_DISABLE, AXI_13_DFI_DW_RDDATA_DBI
, AXI_13_DFI_DW_RDDATA_DERR, AXI_13_DFI_DW_RDDATA_VALID, AXI_13_DFI_INIT_COMPLETE, AXI_13_DFI_PHYUPD_REQ, AXI_13_DFI_PHY_LP_STATE, AXI_13_DFI_RST_N_BUF, AXI_13_RDATA, AXI_13_RDATA_PARITY, AXI_13_RID, AXI_13_RLAST, AXI_13_RRESP, AXI_13_RVALID, AXI_13_WREADY, AXI_14_ARREADY, AXI_14_AWREADY, AXI_14_BID, AXI_14_BRESP, AXI_14_BVALID, AXI_14_DFI_AW_AERR_N, AXI_14_DFI_CLK_BUF, AXI_14_DFI_DBI_BYTE_DISABLE
, AXI_14_DFI_DW_RDDATA_DBI, AXI_14_DFI_DW_RDDATA_DERR, AXI_14_DFI_DW_RDDATA_VALID, AXI_14_DFI_INIT_COMPLETE, AXI_14_DFI_PHYUPD_REQ, AXI_14_DFI_PHY_LP_STATE, AXI_14_DFI_RST_N_BUF, AXI_14_MC_STATUS, AXI_14_PHY_STATUS, AXI_14_RDATA, AXI_14_RDATA_PARITY, AXI_14_RID, AXI_14_RLAST, AXI_14_RRESP, AXI_14_RVALID, AXI_14_WREADY, AXI_15_ARREADY, AXI_15_AWREADY, AXI_15_BID, AXI_15_BRESP, AXI_15_BVALID
, AXI_15_DFI_AW_AERR_N, AXI_15_DFI_CLK_BUF, AXI_15_DFI_DBI_BYTE_DISABLE, AXI_15_DFI_DW_RDDATA_DBI, AXI_15_DFI_DW_RDDATA_DERR, AXI_15_DFI_DW_RDDATA_VALID, AXI_15_DFI_INIT_COMPLETE, AXI_15_DFI_PHYUPD_REQ, AXI_15_DFI_PHY_LP_STATE, AXI_15_DFI_RST_N_BUF, AXI_15_RDATA, AXI_15_RDATA_PARITY, AXI_15_RID, AXI_15_RLAST, AXI_15_RRESP, AXI_15_RVALID, AXI_15_WREADY, AXI_16_ARREADY, AXI_16_AWREADY, AXI_16_BID, AXI_16_BRESP
, AXI_16_BVALID, AXI_16_DFI_AW_AERR_N, AXI_16_DFI_CLK_BUF, AXI_16_DFI_DBI_BYTE_DISABLE, AXI_16_DFI_DW_RDDATA_DBI, AXI_16_DFI_DW_RDDATA_DERR, AXI_16_DFI_DW_RDDATA_VALID, AXI_16_DFI_INIT_COMPLETE, AXI_16_DFI_PHYUPD_REQ, AXI_16_DFI_PHY_LP_STATE, AXI_16_DFI_RST_N_BUF, AXI_16_MC_STATUS, AXI_16_PHY_STATUS, AXI_16_RDATA, AXI_16_RDATA_PARITY, AXI_16_RID, AXI_16_RLAST, AXI_16_RRESP, AXI_16_RVALID, AXI_16_WREADY, AXI_17_ARREADY
, AXI_17_AWREADY, AXI_17_BID, AXI_17_BRESP, AXI_17_BVALID, AXI_17_DFI_AW_AERR_N, AXI_17_DFI_CLK_BUF, AXI_17_DFI_DBI_BYTE_DISABLE, AXI_17_DFI_DW_RDDATA_DBI, AXI_17_DFI_DW_RDDATA_DERR, AXI_17_DFI_DW_RDDATA_VALID, AXI_17_DFI_INIT_COMPLETE, AXI_17_DFI_PHYUPD_REQ, AXI_17_DFI_PHY_LP_STATE, AXI_17_DFI_RST_N_BUF, AXI_17_RDATA, AXI_17_RDATA_PARITY, AXI_17_RID, AXI_17_RLAST, AXI_17_RRESP, AXI_17_RVALID, AXI_17_WREADY
, AXI_18_ARREADY, AXI_18_AWREADY, AXI_18_BID, AXI_18_BRESP, AXI_18_BVALID, AXI_18_DFI_AW_AERR_N, AXI_18_DFI_CLK_BUF, AXI_18_DFI_DBI_BYTE_DISABLE, AXI_18_DFI_DW_RDDATA_DBI, AXI_18_DFI_DW_RDDATA_DERR, AXI_18_DFI_DW_RDDATA_VALID, AXI_18_DFI_INIT_COMPLETE, AXI_18_DFI_PHYUPD_REQ, AXI_18_DFI_PHY_LP_STATE, AXI_18_DFI_RST_N_BUF, AXI_18_MC_STATUS, AXI_18_PHY_STATUS, AXI_18_RDATA, AXI_18_RDATA_PARITY, AXI_18_RID, AXI_18_RLAST
, AXI_18_RRESP, AXI_18_RVALID, AXI_18_WREADY, AXI_19_ARREADY, AXI_19_AWREADY, AXI_19_BID, AXI_19_BRESP, AXI_19_BVALID, AXI_19_DFI_AW_AERR_N, AXI_19_DFI_CLK_BUF, AXI_19_DFI_DBI_BYTE_DISABLE, AXI_19_DFI_DW_RDDATA_DBI, AXI_19_DFI_DW_RDDATA_DERR, AXI_19_DFI_DW_RDDATA_VALID, AXI_19_DFI_INIT_COMPLETE, AXI_19_DFI_PHYUPD_REQ, AXI_19_DFI_PHY_LP_STATE, AXI_19_DFI_RST_N_BUF, AXI_19_RDATA, AXI_19_RDATA_PARITY, AXI_19_RID
, AXI_19_RLAST, AXI_19_RRESP, AXI_19_RVALID, AXI_19_WREADY, AXI_20_ARREADY, AXI_20_AWREADY, AXI_20_BID, AXI_20_BRESP, AXI_20_BVALID, AXI_20_DFI_AW_AERR_N, AXI_20_DFI_CLK_BUF, AXI_20_DFI_DBI_BYTE_DISABLE, AXI_20_DFI_DW_RDDATA_DBI, AXI_20_DFI_DW_RDDATA_DERR, AXI_20_DFI_DW_RDDATA_VALID, AXI_20_DFI_INIT_COMPLETE, AXI_20_DFI_PHYUPD_REQ, AXI_20_DFI_PHY_LP_STATE, AXI_20_DFI_RST_N_BUF, AXI_20_MC_STATUS, AXI_20_PHY_STATUS
, AXI_20_RDATA, AXI_20_RDATA_PARITY, AXI_20_RID, AXI_20_RLAST, AXI_20_RRESP, AXI_20_RVALID, AXI_20_WREADY, AXI_21_ARREADY, AXI_21_AWREADY, AXI_21_BID, AXI_21_BRESP, AXI_21_BVALID, AXI_21_DFI_AW_AERR_N, AXI_21_DFI_CLK_BUF, AXI_21_DFI_DBI_BYTE_DISABLE, AXI_21_DFI_DW_RDDATA_DBI, AXI_21_DFI_DW_RDDATA_DERR, AXI_21_DFI_DW_RDDATA_VALID, AXI_21_DFI_INIT_COMPLETE, AXI_21_DFI_PHYUPD_REQ, AXI_21_DFI_PHY_LP_STATE
, AXI_21_DFI_RST_N_BUF, AXI_21_RDATA, AXI_21_RDATA_PARITY, AXI_21_RID, AXI_21_RLAST, AXI_21_RRESP, AXI_21_RVALID, AXI_21_WREADY, AXI_22_ARREADY, AXI_22_AWREADY, AXI_22_BID, AXI_22_BRESP, AXI_22_BVALID, AXI_22_DFI_AW_AERR_N, AXI_22_DFI_CLK_BUF, AXI_22_DFI_DBI_BYTE_DISABLE, AXI_22_DFI_DW_RDDATA_DBI, AXI_22_DFI_DW_RDDATA_DERR, AXI_22_DFI_DW_RDDATA_VALID, AXI_22_DFI_INIT_COMPLETE, AXI_22_DFI_PHYUPD_REQ
, AXI_22_DFI_PHY_LP_STATE, AXI_22_DFI_RST_N_BUF, AXI_22_MC_STATUS, AXI_22_PHY_STATUS, AXI_22_RDATA, AXI_22_RDATA_PARITY, AXI_22_RID, AXI_22_RLAST, AXI_22_RRESP, AXI_22_RVALID, AXI_22_WREADY, AXI_23_ARREADY, AXI_23_AWREADY, AXI_23_BID, AXI_23_BRESP, AXI_23_BVALID, AXI_23_DFI_AW_AERR_N, AXI_23_DFI_CLK_BUF, AXI_23_DFI_DBI_BYTE_DISABLE, AXI_23_DFI_DW_RDDATA_DBI, AXI_23_DFI_DW_RDDATA_DERR
, AXI_23_DFI_DW_RDDATA_VALID, AXI_23_DFI_INIT_COMPLETE, AXI_23_DFI_PHYUPD_REQ, AXI_23_DFI_PHY_LP_STATE, AXI_23_DFI_RST_N_BUF, AXI_23_RDATA, AXI_23_RDATA_PARITY, AXI_23_RID, AXI_23_RLAST, AXI_23_RRESP, AXI_23_RVALID, AXI_23_WREADY, AXI_24_ARREADY, AXI_24_AWREADY, AXI_24_BID, AXI_24_BRESP, AXI_24_BVALID, AXI_24_DFI_AW_AERR_N, AXI_24_DFI_CLK_BUF, AXI_24_DFI_DBI_BYTE_DISABLE, AXI_24_DFI_DW_RDDATA_DBI
, AXI_24_DFI_DW_RDDATA_DERR, AXI_24_DFI_DW_RDDATA_VALID, AXI_24_DFI_INIT_COMPLETE, AXI_24_DFI_PHYUPD_REQ, AXI_24_DFI_PHY_LP_STATE, AXI_24_DFI_RST_N_BUF, AXI_24_MC_STATUS, AXI_24_PHY_STATUS, AXI_24_RDATA, AXI_24_RDATA_PARITY, AXI_24_RID, AXI_24_RLAST, AXI_24_RRESP, AXI_24_RVALID, AXI_24_WREADY, AXI_25_ARREADY, AXI_25_AWREADY, AXI_25_BID, AXI_25_BRESP, AXI_25_BVALID, AXI_25_DFI_AW_AERR_N
, AXI_25_DFI_CLK_BUF, AXI_25_DFI_DBI_BYTE_DISABLE, AXI_25_DFI_DW_RDDATA_DBI, AXI_25_DFI_DW_RDDATA_DERR, AXI_25_DFI_DW_RDDATA_VALID, AXI_25_DFI_INIT_COMPLETE, AXI_25_DFI_PHYUPD_REQ, AXI_25_DFI_PHY_LP_STATE, AXI_25_DFI_RST_N_BUF, AXI_25_RDATA, AXI_25_RDATA_PARITY, AXI_25_RID, AXI_25_RLAST, AXI_25_RRESP, AXI_25_RVALID, AXI_25_WREADY, AXI_26_ARREADY, AXI_26_AWREADY, AXI_26_BID, AXI_26_BRESP, AXI_26_BVALID
, AXI_26_DFI_AW_AERR_N, AXI_26_DFI_CLK_BUF, AXI_26_DFI_DBI_BYTE_DISABLE, AXI_26_DFI_DW_RDDATA_DBI, AXI_26_DFI_DW_RDDATA_DERR, AXI_26_DFI_DW_RDDATA_VALID, AXI_26_DFI_INIT_COMPLETE, AXI_26_DFI_PHYUPD_REQ, AXI_26_DFI_PHY_LP_STATE, AXI_26_DFI_RST_N_BUF, AXI_26_MC_STATUS, AXI_26_PHY_STATUS, AXI_26_RDATA, AXI_26_RDATA_PARITY, AXI_26_RID, AXI_26_RLAST, AXI_26_RRESP, AXI_26_RVALID, AXI_26_WREADY, AXI_27_ARREADY, AXI_27_AWREADY
, AXI_27_BID, AXI_27_BRESP, AXI_27_BVALID, AXI_27_DFI_AW_AERR_N, AXI_27_DFI_CLK_BUF, AXI_27_DFI_DBI_BYTE_DISABLE, AXI_27_DFI_DW_RDDATA_DBI, AXI_27_DFI_DW_RDDATA_DERR, AXI_27_DFI_DW_RDDATA_VALID, AXI_27_DFI_INIT_COMPLETE, AXI_27_DFI_PHYUPD_REQ, AXI_27_DFI_PHY_LP_STATE, AXI_27_DFI_RST_N_BUF, AXI_27_RDATA, AXI_27_RDATA_PARITY, AXI_27_RID, AXI_27_RLAST, AXI_27_RRESP, AXI_27_RVALID, AXI_27_WREADY, AXI_28_ARREADY
, AXI_28_AWREADY, AXI_28_BID, AXI_28_BRESP, AXI_28_BVALID, AXI_28_DFI_AW_AERR_N, AXI_28_DFI_CLK_BUF, AXI_28_DFI_DBI_BYTE_DISABLE, AXI_28_DFI_DW_RDDATA_DBI, AXI_28_DFI_DW_RDDATA_DERR, AXI_28_DFI_DW_RDDATA_VALID, AXI_28_DFI_INIT_COMPLETE, AXI_28_DFI_PHYUPD_REQ, AXI_28_DFI_PHY_LP_STATE, AXI_28_DFI_RST_N_BUF, AXI_28_MC_STATUS, AXI_28_PHY_STATUS, AXI_28_RDATA, AXI_28_RDATA_PARITY, AXI_28_RID, AXI_28_RLAST, AXI_28_RRESP
, AXI_28_RVALID, AXI_28_WREADY, AXI_29_ARREADY, AXI_29_AWREADY, AXI_29_BID, AXI_29_BRESP, AXI_29_BVALID, AXI_29_DFI_AW_AERR_N, AXI_29_DFI_CLK_BUF, AXI_29_DFI_DBI_BYTE_DISABLE, AXI_29_DFI_DW_RDDATA_DBI, AXI_29_DFI_DW_RDDATA_DERR, AXI_29_DFI_DW_RDDATA_VALID, AXI_29_DFI_INIT_COMPLETE, AXI_29_DFI_PHYUPD_REQ, AXI_29_DFI_PHY_LP_STATE, AXI_29_DFI_RST_N_BUF, AXI_29_RDATA, AXI_29_RDATA_PARITY, AXI_29_RID, AXI_29_RLAST
, AXI_29_RRESP, AXI_29_RVALID, AXI_29_WREADY, AXI_30_ARREADY, AXI_30_AWREADY, AXI_30_BID, AXI_30_BRESP, AXI_30_BVALID, AXI_30_DFI_AW_AERR_N, AXI_30_DFI_CLK_BUF, AXI_30_DFI_DBI_BYTE_DISABLE, AXI_30_DFI_DW_RDDATA_DBI, AXI_30_DFI_DW_RDDATA_DERR, AXI_30_DFI_DW_RDDATA_VALID, AXI_30_DFI_INIT_COMPLETE, AXI_30_DFI_PHYUPD_REQ, AXI_30_DFI_PHY_LP_STATE, AXI_30_DFI_RST_N_BUF, AXI_30_MC_STATUS, AXI_30_PHY_STATUS, AXI_30_RDATA
, AXI_30_RDATA_PARITY, AXI_30_RID, AXI_30_RLAST, AXI_30_RRESP, AXI_30_RVALID, AXI_30_WREADY, AXI_31_ARREADY, AXI_31_AWREADY, AXI_31_BID, AXI_31_BRESP, AXI_31_BVALID, AXI_31_DFI_AW_AERR_N, AXI_31_DFI_CLK_BUF, AXI_31_DFI_DBI_BYTE_DISABLE, AXI_31_DFI_DW_RDDATA_DBI, AXI_31_DFI_DW_RDDATA_DERR, AXI_31_DFI_DW_RDDATA_VALID, AXI_31_DFI_INIT_COMPLETE, AXI_31_DFI_PHYUPD_REQ, AXI_31_DFI_PHY_LP_STATE, AXI_31_DFI_RST_N_BUF
, AXI_31_RDATA, AXI_31_RDATA_PARITY, AXI_31_RID, AXI_31_RLAST, AXI_31_RRESP, AXI_31_RVALID, AXI_31_WREADY, DRAM_0_STAT_CATTRIP, DRAM_0_STAT_TEMP, DRAM_1_STAT_CATTRIP, DRAM_1_STAT_TEMP, APB_0_PADDR, APB_0_PCLK, APB_0_PENABLE, APB_0_PRESET_N, APB_0_PSEL, APB_0_PWDATA, APB_0_PWRITE, APB_1_PADDR, APB_1_PCLK, APB_1_PENABLE
, APB_1_PRESET_N, APB_1_PSEL, APB_1_PWDATA, APB_1_PWRITE, AXI_00_ACLK, AXI_00_ARADDR, AXI_00_ARBURST, AXI_00_ARESET_N, AXI_00_ARID, AXI_00_ARLEN, AXI_00_ARSIZE, AXI_00_ARVALID, AXI_00_AWADDR, AXI_00_AWBURST, AXI_00_AWID, AXI_00_AWLEN, AXI_00_AWSIZE, AXI_00_AWVALID, AXI_00_BREADY, AXI_00_DFI_LP_PWR_X_REQ, AXI_00_RREADY
, AXI_00_WDATA, AXI_00_WDATA_PARITY, AXI_00_WLAST, AXI_00_WSTRB, AXI_00_WVALID, AXI_01_ACLK, AXI_01_ARADDR, AXI_01_ARBURST, AXI_01_ARESET_N, AXI_01_ARID, AXI_01_ARLEN, AXI_01_ARSIZE, AXI_01_ARVALID, AXI_01_AWADDR, AXI_01_AWBURST, AXI_01_AWID, AXI_01_AWLEN, AXI_01_AWSIZE, AXI_01_AWVALID, AXI_01_BREADY, AXI_01_DFI_LP_PWR_X_REQ
, AXI_01_RREADY, AXI_01_WDATA, AXI_01_WDATA_PARITY, AXI_01_WLAST, AXI_01_WSTRB, AXI_01_WVALID, AXI_02_ACLK, AXI_02_ARADDR, AXI_02_ARBURST, AXI_02_ARESET_N, AXI_02_ARID, AXI_02_ARLEN, AXI_02_ARSIZE, AXI_02_ARVALID, AXI_02_AWADDR, AXI_02_AWBURST, AXI_02_AWID, AXI_02_AWLEN, AXI_02_AWSIZE, AXI_02_AWVALID, AXI_02_BREADY
, AXI_02_DFI_LP_PWR_X_REQ, AXI_02_RREADY, AXI_02_WDATA, AXI_02_WDATA_PARITY, AXI_02_WLAST, AXI_02_WSTRB, AXI_02_WVALID, AXI_03_ACLK, AXI_03_ARADDR, AXI_03_ARBURST, AXI_03_ARESET_N, AXI_03_ARID, AXI_03_ARLEN, AXI_03_ARSIZE, AXI_03_ARVALID, AXI_03_AWADDR, AXI_03_AWBURST, AXI_03_AWID, AXI_03_AWLEN, AXI_03_AWSIZE, AXI_03_AWVALID
, AXI_03_BREADY, AXI_03_DFI_LP_PWR_X_REQ, AXI_03_RREADY, AXI_03_WDATA, AXI_03_WDATA_PARITY, AXI_03_WLAST, AXI_03_WSTRB, AXI_03_WVALID, AXI_04_ACLK, AXI_04_ARADDR, AXI_04_ARBURST, AXI_04_ARESET_N, AXI_04_ARID, AXI_04_ARLEN, AXI_04_ARSIZE, AXI_04_ARVALID, AXI_04_AWADDR, AXI_04_AWBURST, AXI_04_AWID, AXI_04_AWLEN, AXI_04_AWSIZE
, AXI_04_AWVALID, AXI_04_BREADY, AXI_04_DFI_LP_PWR_X_REQ, AXI_04_RREADY, AXI_04_WDATA, AXI_04_WDATA_PARITY, AXI_04_WLAST, AXI_04_WSTRB, AXI_04_WVALID, AXI_05_ACLK, AXI_05_ARADDR, AXI_05_ARBURST, AXI_05_ARESET_N, AXI_05_ARID, AXI_05_ARLEN, AXI_05_ARSIZE, AXI_05_ARVALID, AXI_05_AWADDR, AXI_05_AWBURST, AXI_05_AWID, AXI_05_AWLEN
, AXI_05_AWSIZE, AXI_05_AWVALID, AXI_05_BREADY, AXI_05_DFI_LP_PWR_X_REQ, AXI_05_RREADY, AXI_05_WDATA, AXI_05_WDATA_PARITY, AXI_05_WLAST, AXI_05_WSTRB, AXI_05_WVALID, AXI_06_ACLK, AXI_06_ARADDR, AXI_06_ARBURST, AXI_06_ARESET_N, AXI_06_ARID, AXI_06_ARLEN, AXI_06_ARSIZE, AXI_06_ARVALID, AXI_06_AWADDR, AXI_06_AWBURST, AXI_06_AWID
, AXI_06_AWLEN, AXI_06_AWSIZE, AXI_06_AWVALID, AXI_06_BREADY, AXI_06_DFI_LP_PWR_X_REQ, AXI_06_RREADY, AXI_06_WDATA, AXI_06_WDATA_PARITY, AXI_06_WLAST, AXI_06_WSTRB, AXI_06_WVALID, AXI_07_ACLK, AXI_07_ARADDR, AXI_07_ARBURST, AXI_07_ARESET_N, AXI_07_ARID, AXI_07_ARLEN, AXI_07_ARSIZE, AXI_07_ARVALID, AXI_07_AWADDR, AXI_07_AWBURST
, AXI_07_AWID, AXI_07_AWLEN, AXI_07_AWSIZE, AXI_07_AWVALID, AXI_07_BREADY, AXI_07_DFI_LP_PWR_X_REQ, AXI_07_RREADY, AXI_07_WDATA, AXI_07_WDATA_PARITY, AXI_07_WLAST, AXI_07_WSTRB, AXI_07_WVALID, AXI_08_ACLK, AXI_08_ARADDR, AXI_08_ARBURST, AXI_08_ARESET_N, AXI_08_ARID, AXI_08_ARLEN, AXI_08_ARSIZE, AXI_08_ARVALID, AXI_08_AWADDR
, AXI_08_AWBURST, AXI_08_AWID, AXI_08_AWLEN, AXI_08_AWSIZE, AXI_08_AWVALID, AXI_08_BREADY, AXI_08_DFI_LP_PWR_X_REQ, AXI_08_RREADY, AXI_08_WDATA, AXI_08_WDATA_PARITY, AXI_08_WLAST, AXI_08_WSTRB, AXI_08_WVALID, AXI_09_ACLK, AXI_09_ARADDR, AXI_09_ARBURST, AXI_09_ARESET_N, AXI_09_ARID, AXI_09_ARLEN, AXI_09_ARSIZE, AXI_09_ARVALID
, AXI_09_AWADDR, AXI_09_AWBURST, AXI_09_AWID, AXI_09_AWLEN, AXI_09_AWSIZE, AXI_09_AWVALID, AXI_09_BREADY, AXI_09_DFI_LP_PWR_X_REQ, AXI_09_RREADY, AXI_09_WDATA, AXI_09_WDATA_PARITY, AXI_09_WLAST, AXI_09_WSTRB, AXI_09_WVALID, AXI_10_ACLK, AXI_10_ARADDR, AXI_10_ARBURST, AXI_10_ARESET_N, AXI_10_ARID, AXI_10_ARLEN, AXI_10_ARSIZE
, AXI_10_ARVALID, AXI_10_AWADDR, AXI_10_AWBURST, AXI_10_AWID, AXI_10_AWLEN, AXI_10_AWSIZE, AXI_10_AWVALID, AXI_10_BREADY, AXI_10_DFI_LP_PWR_X_REQ, AXI_10_RREADY, AXI_10_WDATA, AXI_10_WDATA_PARITY, AXI_10_WLAST, AXI_10_WSTRB, AXI_10_WVALID, AXI_11_ACLK, AXI_11_ARADDR, AXI_11_ARBURST, AXI_11_ARESET_N, AXI_11_ARID, AXI_11_ARLEN
, AXI_11_ARSIZE, AXI_11_ARVALID, AXI_11_AWADDR, AXI_11_AWBURST, AXI_11_AWID, AXI_11_AWLEN, AXI_11_AWSIZE, AXI_11_AWVALID, AXI_11_BREADY, AXI_11_DFI_LP_PWR_X_REQ, AXI_11_RREADY, AXI_11_WDATA, AXI_11_WDATA_PARITY, AXI_11_WLAST, AXI_11_WSTRB, AXI_11_WVALID, AXI_12_ACLK, AXI_12_ARADDR, AXI_12_ARBURST, AXI_12_ARESET_N, AXI_12_ARID
, AXI_12_ARLEN, AXI_12_ARSIZE, AXI_12_ARVALID, AXI_12_AWADDR, AXI_12_AWBURST, AXI_12_AWID, AXI_12_AWLEN, AXI_12_AWSIZE, AXI_12_AWVALID, AXI_12_BREADY, AXI_12_DFI_LP_PWR_X_REQ, AXI_12_RREADY, AXI_12_WDATA, AXI_12_WDATA_PARITY, AXI_12_WLAST, AXI_12_WSTRB, AXI_12_WVALID, AXI_13_ACLK, AXI_13_ARADDR, AXI_13_ARBURST, AXI_13_ARESET_N
, AXI_13_ARID, AXI_13_ARLEN, AXI_13_ARSIZE, AXI_13_ARVALID, AXI_13_AWADDR, AXI_13_AWBURST, AXI_13_AWID, AXI_13_AWLEN, AXI_13_AWSIZE, AXI_13_AWVALID, AXI_13_BREADY, AXI_13_DFI_LP_PWR_X_REQ, AXI_13_RREADY, AXI_13_WDATA, AXI_13_WDATA_PARITY, AXI_13_WLAST, AXI_13_WSTRB, AXI_13_WVALID, AXI_14_ACLK, AXI_14_ARADDR, AXI_14_ARBURST
, AXI_14_ARESET_N, AXI_14_ARID, AXI_14_ARLEN, AXI_14_ARSIZE, AXI_14_ARVALID, AXI_14_AWADDR, AXI_14_AWBURST, AXI_14_AWID, AXI_14_AWLEN, AXI_14_AWSIZE, AXI_14_AWVALID, AXI_14_BREADY, AXI_14_DFI_LP_PWR_X_REQ, AXI_14_RREADY, AXI_14_WDATA, AXI_14_WDATA_PARITY, AXI_14_WLAST, AXI_14_WSTRB, AXI_14_WVALID, AXI_15_ACLK, AXI_15_ARADDR
, AXI_15_ARBURST, AXI_15_ARESET_N, AXI_15_ARID, AXI_15_ARLEN, AXI_15_ARSIZE, AXI_15_ARVALID, AXI_15_AWADDR, AXI_15_AWBURST, AXI_15_AWID, AXI_15_AWLEN, AXI_15_AWSIZE, AXI_15_AWVALID, AXI_15_BREADY, AXI_15_DFI_LP_PWR_X_REQ, AXI_15_RREADY, AXI_15_WDATA, AXI_15_WDATA_PARITY, AXI_15_WLAST, AXI_15_WSTRB, AXI_15_WVALID, AXI_16_ACLK
, AXI_16_ARADDR, AXI_16_ARBURST, AXI_16_ARESET_N, AXI_16_ARID, AXI_16_ARLEN, AXI_16_ARSIZE, AXI_16_ARVALID, AXI_16_AWADDR, AXI_16_AWBURST, AXI_16_AWID, AXI_16_AWLEN, AXI_16_AWSIZE, AXI_16_AWVALID, AXI_16_BREADY, AXI_16_DFI_LP_PWR_X_REQ, AXI_16_RREADY, AXI_16_WDATA, AXI_16_WDATA_PARITY, AXI_16_WLAST, AXI_16_WSTRB, AXI_16_WVALID
, AXI_17_ACLK, AXI_17_ARADDR, AXI_17_ARBURST, AXI_17_ARESET_N, AXI_17_ARID, AXI_17_ARLEN, AXI_17_ARSIZE, AXI_17_ARVALID, AXI_17_AWADDR, AXI_17_AWBURST, AXI_17_AWID, AXI_17_AWLEN, AXI_17_AWSIZE, AXI_17_AWVALID, AXI_17_BREADY, AXI_17_DFI_LP_PWR_X_REQ, AXI_17_RREADY, AXI_17_WDATA, AXI_17_WDATA_PARITY, AXI_17_WLAST, AXI_17_WSTRB
, AXI_17_WVALID, AXI_18_ACLK, AXI_18_ARADDR, AXI_18_ARBURST, AXI_18_ARESET_N, AXI_18_ARID, AXI_18_ARLEN, AXI_18_ARSIZE, AXI_18_ARVALID, AXI_18_AWADDR, AXI_18_AWBURST, AXI_18_AWID, AXI_18_AWLEN, AXI_18_AWSIZE, AXI_18_AWVALID, AXI_18_BREADY, AXI_18_DFI_LP_PWR_X_REQ, AXI_18_RREADY, AXI_18_WDATA, AXI_18_WDATA_PARITY, AXI_18_WLAST
, AXI_18_WSTRB, AXI_18_WVALID, AXI_19_ACLK, AXI_19_ARADDR, AXI_19_ARBURST, AXI_19_ARESET_N, AXI_19_ARID, AXI_19_ARLEN, AXI_19_ARSIZE, AXI_19_ARVALID, AXI_19_AWADDR, AXI_19_AWBURST, AXI_19_AWID, AXI_19_AWLEN, AXI_19_AWSIZE, AXI_19_AWVALID, AXI_19_BREADY, AXI_19_DFI_LP_PWR_X_REQ, AXI_19_RREADY, AXI_19_WDATA, AXI_19_WDATA_PARITY
, AXI_19_WLAST, AXI_19_WSTRB, AXI_19_WVALID, AXI_20_ACLK, AXI_20_ARADDR, AXI_20_ARBURST, AXI_20_ARESET_N, AXI_20_ARID, AXI_20_ARLEN, AXI_20_ARSIZE, AXI_20_ARVALID, AXI_20_AWADDR, AXI_20_AWBURST, AXI_20_AWID, AXI_20_AWLEN, AXI_20_AWSIZE, AXI_20_AWVALID, AXI_20_BREADY, AXI_20_DFI_LP_PWR_X_REQ, AXI_20_RREADY, AXI_20_WDATA
, AXI_20_WDATA_PARITY, AXI_20_WLAST, AXI_20_WSTRB, AXI_20_WVALID, AXI_21_ACLK, AXI_21_ARADDR, AXI_21_ARBURST, AXI_21_ARESET_N, AXI_21_ARID, AXI_21_ARLEN, AXI_21_ARSIZE, AXI_21_ARVALID, AXI_21_AWADDR, AXI_21_AWBURST, AXI_21_AWID, AXI_21_AWLEN, AXI_21_AWSIZE, AXI_21_AWVALID, AXI_21_BREADY, AXI_21_DFI_LP_PWR_X_REQ, AXI_21_RREADY
, AXI_21_WDATA, AXI_21_WDATA_PARITY, AXI_21_WLAST, AXI_21_WSTRB, AXI_21_WVALID, AXI_22_ACLK, AXI_22_ARADDR, AXI_22_ARBURST, AXI_22_ARESET_N, AXI_22_ARID, AXI_22_ARLEN, AXI_22_ARSIZE, AXI_22_ARVALID, AXI_22_AWADDR, AXI_22_AWBURST, AXI_22_AWID, AXI_22_AWLEN, AXI_22_AWSIZE, AXI_22_AWVALID, AXI_22_BREADY, AXI_22_DFI_LP_PWR_X_REQ
, AXI_22_RREADY, AXI_22_WDATA, AXI_22_WDATA_PARITY, AXI_22_WLAST, AXI_22_WSTRB, AXI_22_WVALID, AXI_23_ACLK, AXI_23_ARADDR, AXI_23_ARBURST, AXI_23_ARESET_N, AXI_23_ARID, AXI_23_ARLEN, AXI_23_ARSIZE, AXI_23_ARVALID, AXI_23_AWADDR, AXI_23_AWBURST, AXI_23_AWID, AXI_23_AWLEN, AXI_23_AWSIZE, AXI_23_AWVALID, AXI_23_BREADY
, AXI_23_DFI_LP_PWR_X_REQ, AXI_23_RREADY, AXI_23_WDATA, AXI_23_WDATA_PARITY, AXI_23_WLAST, AXI_23_WSTRB, AXI_23_WVALID, AXI_24_ACLK, AXI_24_ARADDR, AXI_24_ARBURST, AXI_24_ARESET_N, AXI_24_ARID, AXI_24_ARLEN, AXI_24_ARSIZE, AXI_24_ARVALID, AXI_24_AWADDR, AXI_24_AWBURST, AXI_24_AWID, AXI_24_AWLEN, AXI_24_AWSIZE, AXI_24_AWVALID
, AXI_24_BREADY, AXI_24_DFI_LP_PWR_X_REQ, AXI_24_RREADY, AXI_24_WDATA, AXI_24_WDATA_PARITY, AXI_24_WLAST, AXI_24_WSTRB, AXI_24_WVALID, AXI_25_ACLK, AXI_25_ARADDR, AXI_25_ARBURST, AXI_25_ARESET_N, AXI_25_ARID, AXI_25_ARLEN, AXI_25_ARSIZE, AXI_25_ARVALID, AXI_25_AWADDR, AXI_25_AWBURST, AXI_25_AWID, AXI_25_AWLEN, AXI_25_AWSIZE
, AXI_25_AWVALID, AXI_25_BREADY, AXI_25_DFI_LP_PWR_X_REQ, AXI_25_RREADY, AXI_25_WDATA, AXI_25_WDATA_PARITY, AXI_25_WLAST, AXI_25_WSTRB, AXI_25_WVALID, AXI_26_ACLK, AXI_26_ARADDR, AXI_26_ARBURST, AXI_26_ARESET_N, AXI_26_ARID, AXI_26_ARLEN, AXI_26_ARSIZE, AXI_26_ARVALID, AXI_26_AWADDR, AXI_26_AWBURST, AXI_26_AWID, AXI_26_AWLEN
, AXI_26_AWSIZE, AXI_26_AWVALID, AXI_26_BREADY, AXI_26_DFI_LP_PWR_X_REQ, AXI_26_RREADY, AXI_26_WDATA, AXI_26_WDATA_PARITY, AXI_26_WLAST, AXI_26_WSTRB, AXI_26_WVALID, AXI_27_ACLK, AXI_27_ARADDR, AXI_27_ARBURST, AXI_27_ARESET_N, AXI_27_ARID, AXI_27_ARLEN, AXI_27_ARSIZE, AXI_27_ARVALID, AXI_27_AWADDR, AXI_27_AWBURST, AXI_27_AWID
, AXI_27_AWLEN, AXI_27_AWSIZE, AXI_27_AWVALID, AXI_27_BREADY, AXI_27_DFI_LP_PWR_X_REQ, AXI_27_RREADY, AXI_27_WDATA, AXI_27_WDATA_PARITY, AXI_27_WLAST, AXI_27_WSTRB, AXI_27_WVALID, AXI_28_ACLK, AXI_28_ARADDR, AXI_28_ARBURST, AXI_28_ARESET_N, AXI_28_ARID, AXI_28_ARLEN, AXI_28_ARSIZE, AXI_28_ARVALID, AXI_28_AWADDR, AXI_28_AWBURST
, AXI_28_AWID, AXI_28_AWLEN, AXI_28_AWSIZE, AXI_28_AWVALID, AXI_28_BREADY, AXI_28_DFI_LP_PWR_X_REQ, AXI_28_RREADY, AXI_28_WDATA, AXI_28_WDATA_PARITY, AXI_28_WLAST, AXI_28_WSTRB, AXI_28_WVALID, AXI_29_ACLK, AXI_29_ARADDR, AXI_29_ARBURST, AXI_29_ARESET_N, AXI_29_ARID, AXI_29_ARLEN, AXI_29_ARSIZE, AXI_29_ARVALID, AXI_29_AWADDR
, AXI_29_AWBURST, AXI_29_AWID, AXI_29_AWLEN, AXI_29_AWSIZE, AXI_29_AWVALID, AXI_29_BREADY, AXI_29_DFI_LP_PWR_X_REQ, AXI_29_RREADY, AXI_29_WDATA, AXI_29_WDATA_PARITY, AXI_29_WLAST, AXI_29_WSTRB, AXI_29_WVALID, AXI_30_ACLK, AXI_30_ARADDR, AXI_30_ARBURST, AXI_30_ARESET_N, AXI_30_ARID, AXI_30_ARLEN, AXI_30_ARSIZE, AXI_30_ARVALID
, AXI_30_AWADDR, AXI_30_AWBURST, AXI_30_AWID, AXI_30_AWLEN, AXI_30_AWSIZE, AXI_30_AWVALID, AXI_30_BREADY, AXI_30_DFI_LP_PWR_X_REQ, AXI_30_RREADY, AXI_30_WDATA, AXI_30_WDATA_PARITY, AXI_30_WLAST, AXI_30_WSTRB, AXI_30_WVALID, AXI_31_ACLK, AXI_31_ARADDR, AXI_31_ARBURST, AXI_31_ARESET_N, AXI_31_ARID, AXI_31_ARLEN, AXI_31_ARSIZE
, AXI_31_ARVALID, AXI_31_AWADDR, AXI_31_AWBURST, AXI_31_AWID, AXI_31_AWLEN, AXI_31_AWSIZE, AXI_31_AWVALID, AXI_31_BREADY, AXI_31_DFI_LP_PWR_X_REQ, AXI_31_RREADY, AXI_31_WDATA, AXI_31_WDATA_PARITY, AXI_31_WLAST, AXI_31_WSTRB, AXI_31_WVALID, BSCAN_DRCK_0, BSCAN_DRCK_1, BSCAN_TCK_0, BSCAN_TCK_1, HBM_REF_CLK_0, HBM_REF_CLK_1
, MBIST_EN_00, MBIST_EN_01, MBIST_EN_02, MBIST_EN_03, MBIST_EN_04, MBIST_EN_05, MBIST_EN_06, MBIST_EN_07, MBIST_EN_08, MBIST_EN_09, MBIST_EN_10, MBIST_EN_11, MBIST_EN_12, MBIST_EN_13, MBIST_EN_14, MBIST_EN_15);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30284.18-30284.29" *)
  input [21:0] APB_0_PADDR;
  wire [21:0] APB_0_PADDR;
  (* invertible_pin = "IS_APB_0_PCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30286.11-30286.21" *)
  input APB_0_PCLK;
  wire APB_0_PCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30287.11-30287.24" *)
  input APB_0_PENABLE;
  wire APB_0_PENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29538.19-29538.31" *)
  output [31:0] APB_0_PRDATA;
  wire [31:0] APB_0_PRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29539.12-29539.24" *)
  output APB_0_PREADY;
  wire APB_0_PREADY;
  (* invertible_pin = "IS_APB_0_PRESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30289.11-30289.25" *)
  input APB_0_PRESET_N;
  wire APB_0_PRESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30290.11-30290.21" *)
  input APB_0_PSEL;
  wire APB_0_PSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29540.12-29540.25" *)
  output APB_0_PSLVERR;
  wire APB_0_PSLVERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30291.18-30291.30" *)
  input [31:0] APB_0_PWDATA;
  wire [31:0] APB_0_PWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30292.11-30292.23" *)
  input APB_0_PWRITE;
  wire APB_0_PWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30293.18-30293.29" *)
  input [21:0] APB_1_PADDR;
  wire [21:0] APB_1_PADDR;
  (* invertible_pin = "IS_APB_1_PCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30295.11-30295.21" *)
  input APB_1_PCLK;
  wire APB_1_PCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30296.11-30296.24" *)
  input APB_1_PENABLE;
  wire APB_1_PENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29541.19-29541.31" *)
  output [31:0] APB_1_PRDATA;
  wire [31:0] APB_1_PRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29542.12-29542.24" *)
  output APB_1_PREADY;
  wire APB_1_PREADY;
  (* invertible_pin = "IS_APB_1_PRESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30298.11-30298.25" *)
  input APB_1_PRESET_N;
  wire APB_1_PRESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30299.11-30299.21" *)
  input APB_1_PSEL;
  wire APB_1_PSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29543.12-29543.25" *)
  output APB_1_PSLVERR;
  wire APB_1_PSLVERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30300.18-30300.30" *)
  input [31:0] APB_1_PWDATA;
  wire [31:0] APB_1_PWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30301.11-30301.23" *)
  input APB_1_PWRITE;
  wire APB_1_PWRITE;
  (* invertible_pin = "IS_AXI_00_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30303.11-30303.22" *)
  input AXI_00_ACLK;
  wire AXI_00_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30304.18-30304.31" *)
  input [36:0] AXI_00_ARADDR;
  wire [36:0] AXI_00_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30305.17-30305.31" *)
  input [1:0] AXI_00_ARBURST;
  wire [1:0] AXI_00_ARBURST;
  (* invertible_pin = "IS_AXI_00_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30307.11-30307.26" *)
  input AXI_00_ARESET_N;
  wire AXI_00_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30308.17-30308.28" *)
  input [5:0] AXI_00_ARID;
  wire [5:0] AXI_00_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30309.17-30309.29" *)
  input [3:0] AXI_00_ARLEN;
  wire [3:0] AXI_00_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29544.12-29544.26" *)
  output AXI_00_ARREADY;
  wire AXI_00_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30310.17-30310.30" *)
  input [2:0] AXI_00_ARSIZE;
  wire [2:0] AXI_00_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30311.11-30311.25" *)
  input AXI_00_ARVALID;
  wire AXI_00_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30312.18-30312.31" *)
  input [36:0] AXI_00_AWADDR;
  wire [36:0] AXI_00_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30313.17-30313.31" *)
  input [1:0] AXI_00_AWBURST;
  wire [1:0] AXI_00_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30314.17-30314.28" *)
  input [5:0] AXI_00_AWID;
  wire [5:0] AXI_00_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30315.17-30315.29" *)
  input [3:0] AXI_00_AWLEN;
  wire [3:0] AXI_00_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29545.12-29545.26" *)
  output AXI_00_AWREADY;
  wire AXI_00_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30316.17-30316.30" *)
  input [2:0] AXI_00_AWSIZE;
  wire [2:0] AXI_00_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30317.11-30317.25" *)
  input AXI_00_AWVALID;
  wire AXI_00_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29546.18-29546.28" *)
  output [5:0] AXI_00_BID;
  wire [5:0] AXI_00_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30318.11-30318.24" *)
  input AXI_00_BREADY;
  wire AXI_00_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29547.18-29547.30" *)
  output [1:0] AXI_00_BRESP;
  wire [1:0] AXI_00_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29548.12-29548.25" *)
  output AXI_00_BVALID;
  wire AXI_00_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29549.18-29549.38" *)
  output [1:0] AXI_00_DFI_AW_AERR_N;
  wire [1:0] AXI_00_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29550.12-29550.30" *)
  output AXI_00_DFI_CLK_BUF;
  wire AXI_00_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29551.18-29551.45" *)
  output [7:0] AXI_00_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_00_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29552.19-29552.43" *)
  output [20:0] AXI_00_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_00_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29553.18-29553.43" *)
  output [7:0] AXI_00_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_00_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29554.18-29554.44" *)
  output [1:0] AXI_00_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_00_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29555.12-29555.36" *)
  output AXI_00_DFI_INIT_COMPLETE;
  wire AXI_00_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30319.11-30319.34" *)
  input AXI_00_DFI_LP_PWR_X_REQ;
  wire AXI_00_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29556.12-29556.33" *)
  output AXI_00_DFI_PHYUPD_REQ;
  wire AXI_00_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29557.12-29557.35" *)
  output AXI_00_DFI_PHY_LP_STATE;
  wire AXI_00_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29558.12-29558.32" *)
  output AXI_00_DFI_RST_N_BUF;
  wire AXI_00_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29559.18-29559.34" *)
  output [5:0] AXI_00_MC_STATUS;
  wire [5:0] AXI_00_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29560.18-29560.35" *)
  output [7:0] AXI_00_PHY_STATUS;
  wire [7:0] AXI_00_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29561.20-29561.32" *)
  output [255:0] AXI_00_RDATA;
  wire [255:0] AXI_00_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29562.19-29562.38" *)
  output [31:0] AXI_00_RDATA_PARITY;
  wire [31:0] AXI_00_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29563.18-29563.28" *)
  output [5:0] AXI_00_RID;
  wire [5:0] AXI_00_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29564.12-29564.24" *)
  output AXI_00_RLAST;
  wire AXI_00_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30320.11-30320.24" *)
  input AXI_00_RREADY;
  wire AXI_00_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29565.18-29565.30" *)
  output [1:0] AXI_00_RRESP;
  wire [1:0] AXI_00_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29566.12-29566.25" *)
  output AXI_00_RVALID;
  wire AXI_00_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30321.19-30321.31" *)
  input [255:0] AXI_00_WDATA;
  wire [255:0] AXI_00_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30322.18-30322.37" *)
  input [31:0] AXI_00_WDATA_PARITY;
  wire [31:0] AXI_00_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30323.11-30323.23" *)
  input AXI_00_WLAST;
  wire AXI_00_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29567.12-29567.25" *)
  output AXI_00_WREADY;
  wire AXI_00_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30324.18-30324.30" *)
  input [31:0] AXI_00_WSTRB;
  wire [31:0] AXI_00_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30325.11-30325.24" *)
  input AXI_00_WVALID;
  wire AXI_00_WVALID;
  (* invertible_pin = "IS_AXI_01_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30327.11-30327.22" *)
  input AXI_01_ACLK;
  wire AXI_01_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30328.18-30328.31" *)
  input [36:0] AXI_01_ARADDR;
  wire [36:0] AXI_01_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30329.17-30329.31" *)
  input [1:0] AXI_01_ARBURST;
  wire [1:0] AXI_01_ARBURST;
  (* invertible_pin = "IS_AXI_01_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30331.11-30331.26" *)
  input AXI_01_ARESET_N;
  wire AXI_01_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30332.17-30332.28" *)
  input [5:0] AXI_01_ARID;
  wire [5:0] AXI_01_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30333.17-30333.29" *)
  input [3:0] AXI_01_ARLEN;
  wire [3:0] AXI_01_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29568.12-29568.26" *)
  output AXI_01_ARREADY;
  wire AXI_01_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30334.17-30334.30" *)
  input [2:0] AXI_01_ARSIZE;
  wire [2:0] AXI_01_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30335.11-30335.25" *)
  input AXI_01_ARVALID;
  wire AXI_01_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30336.18-30336.31" *)
  input [36:0] AXI_01_AWADDR;
  wire [36:0] AXI_01_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30337.17-30337.31" *)
  input [1:0] AXI_01_AWBURST;
  wire [1:0] AXI_01_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30338.17-30338.28" *)
  input [5:0] AXI_01_AWID;
  wire [5:0] AXI_01_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30339.17-30339.29" *)
  input [3:0] AXI_01_AWLEN;
  wire [3:0] AXI_01_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29569.12-29569.26" *)
  output AXI_01_AWREADY;
  wire AXI_01_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30340.17-30340.30" *)
  input [2:0] AXI_01_AWSIZE;
  wire [2:0] AXI_01_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30341.11-30341.25" *)
  input AXI_01_AWVALID;
  wire AXI_01_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29570.18-29570.28" *)
  output [5:0] AXI_01_BID;
  wire [5:0] AXI_01_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30342.11-30342.24" *)
  input AXI_01_BREADY;
  wire AXI_01_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29571.18-29571.30" *)
  output [1:0] AXI_01_BRESP;
  wire [1:0] AXI_01_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29572.12-29572.25" *)
  output AXI_01_BVALID;
  wire AXI_01_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29573.18-29573.38" *)
  output [1:0] AXI_01_DFI_AW_AERR_N;
  wire [1:0] AXI_01_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29574.12-29574.30" *)
  output AXI_01_DFI_CLK_BUF;
  wire AXI_01_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29575.18-29575.45" *)
  output [7:0] AXI_01_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_01_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29576.19-29576.43" *)
  output [20:0] AXI_01_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_01_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29577.18-29577.43" *)
  output [7:0] AXI_01_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_01_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29578.18-29578.44" *)
  output [1:0] AXI_01_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_01_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29579.12-29579.36" *)
  output AXI_01_DFI_INIT_COMPLETE;
  wire AXI_01_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30343.11-30343.34" *)
  input AXI_01_DFI_LP_PWR_X_REQ;
  wire AXI_01_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29580.12-29580.33" *)
  output AXI_01_DFI_PHYUPD_REQ;
  wire AXI_01_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29581.12-29581.35" *)
  output AXI_01_DFI_PHY_LP_STATE;
  wire AXI_01_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29582.12-29582.32" *)
  output AXI_01_DFI_RST_N_BUF;
  wire AXI_01_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29583.20-29583.32" *)
  output [255:0] AXI_01_RDATA;
  wire [255:0] AXI_01_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29584.19-29584.38" *)
  output [31:0] AXI_01_RDATA_PARITY;
  wire [31:0] AXI_01_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29585.18-29585.28" *)
  output [5:0] AXI_01_RID;
  wire [5:0] AXI_01_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29586.12-29586.24" *)
  output AXI_01_RLAST;
  wire AXI_01_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30344.11-30344.24" *)
  input AXI_01_RREADY;
  wire AXI_01_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29587.18-29587.30" *)
  output [1:0] AXI_01_RRESP;
  wire [1:0] AXI_01_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29588.12-29588.25" *)
  output AXI_01_RVALID;
  wire AXI_01_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30345.19-30345.31" *)
  input [255:0] AXI_01_WDATA;
  wire [255:0] AXI_01_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30346.18-30346.37" *)
  input [31:0] AXI_01_WDATA_PARITY;
  wire [31:0] AXI_01_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30347.11-30347.23" *)
  input AXI_01_WLAST;
  wire AXI_01_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29589.12-29589.25" *)
  output AXI_01_WREADY;
  wire AXI_01_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30348.18-30348.30" *)
  input [31:0] AXI_01_WSTRB;
  wire [31:0] AXI_01_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30349.11-30349.24" *)
  input AXI_01_WVALID;
  wire AXI_01_WVALID;
  (* invertible_pin = "IS_AXI_02_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30351.11-30351.22" *)
  input AXI_02_ACLK;
  wire AXI_02_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30352.18-30352.31" *)
  input [36:0] AXI_02_ARADDR;
  wire [36:0] AXI_02_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30353.17-30353.31" *)
  input [1:0] AXI_02_ARBURST;
  wire [1:0] AXI_02_ARBURST;
  (* invertible_pin = "IS_AXI_02_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30355.11-30355.26" *)
  input AXI_02_ARESET_N;
  wire AXI_02_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30356.17-30356.28" *)
  input [5:0] AXI_02_ARID;
  wire [5:0] AXI_02_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30357.17-30357.29" *)
  input [3:0] AXI_02_ARLEN;
  wire [3:0] AXI_02_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29590.12-29590.26" *)
  output AXI_02_ARREADY;
  wire AXI_02_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30358.17-30358.30" *)
  input [2:0] AXI_02_ARSIZE;
  wire [2:0] AXI_02_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30359.11-30359.25" *)
  input AXI_02_ARVALID;
  wire AXI_02_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30360.18-30360.31" *)
  input [36:0] AXI_02_AWADDR;
  wire [36:0] AXI_02_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30361.17-30361.31" *)
  input [1:0] AXI_02_AWBURST;
  wire [1:0] AXI_02_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30362.17-30362.28" *)
  input [5:0] AXI_02_AWID;
  wire [5:0] AXI_02_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30363.17-30363.29" *)
  input [3:0] AXI_02_AWLEN;
  wire [3:0] AXI_02_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29591.12-29591.26" *)
  output AXI_02_AWREADY;
  wire AXI_02_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30364.17-30364.30" *)
  input [2:0] AXI_02_AWSIZE;
  wire [2:0] AXI_02_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30365.11-30365.25" *)
  input AXI_02_AWVALID;
  wire AXI_02_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29592.18-29592.28" *)
  output [5:0] AXI_02_BID;
  wire [5:0] AXI_02_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30366.11-30366.24" *)
  input AXI_02_BREADY;
  wire AXI_02_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29593.18-29593.30" *)
  output [1:0] AXI_02_BRESP;
  wire [1:0] AXI_02_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29594.12-29594.25" *)
  output AXI_02_BVALID;
  wire AXI_02_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29595.18-29595.38" *)
  output [1:0] AXI_02_DFI_AW_AERR_N;
  wire [1:0] AXI_02_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29596.12-29596.30" *)
  output AXI_02_DFI_CLK_BUF;
  wire AXI_02_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29597.18-29597.45" *)
  output [7:0] AXI_02_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_02_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29598.19-29598.43" *)
  output [20:0] AXI_02_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_02_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29599.18-29599.43" *)
  output [7:0] AXI_02_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_02_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29600.18-29600.44" *)
  output [1:0] AXI_02_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_02_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29601.12-29601.36" *)
  output AXI_02_DFI_INIT_COMPLETE;
  wire AXI_02_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30367.11-30367.34" *)
  input AXI_02_DFI_LP_PWR_X_REQ;
  wire AXI_02_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29602.12-29602.33" *)
  output AXI_02_DFI_PHYUPD_REQ;
  wire AXI_02_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29603.12-29603.35" *)
  output AXI_02_DFI_PHY_LP_STATE;
  wire AXI_02_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29604.12-29604.32" *)
  output AXI_02_DFI_RST_N_BUF;
  wire AXI_02_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29605.18-29605.34" *)
  output [5:0] AXI_02_MC_STATUS;
  wire [5:0] AXI_02_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29606.18-29606.35" *)
  output [7:0] AXI_02_PHY_STATUS;
  wire [7:0] AXI_02_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29607.20-29607.32" *)
  output [255:0] AXI_02_RDATA;
  wire [255:0] AXI_02_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29608.19-29608.38" *)
  output [31:0] AXI_02_RDATA_PARITY;
  wire [31:0] AXI_02_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29609.18-29609.28" *)
  output [5:0] AXI_02_RID;
  wire [5:0] AXI_02_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29610.12-29610.24" *)
  output AXI_02_RLAST;
  wire AXI_02_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30368.11-30368.24" *)
  input AXI_02_RREADY;
  wire AXI_02_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29611.18-29611.30" *)
  output [1:0] AXI_02_RRESP;
  wire [1:0] AXI_02_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29612.12-29612.25" *)
  output AXI_02_RVALID;
  wire AXI_02_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30369.19-30369.31" *)
  input [255:0] AXI_02_WDATA;
  wire [255:0] AXI_02_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30370.18-30370.37" *)
  input [31:0] AXI_02_WDATA_PARITY;
  wire [31:0] AXI_02_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30371.11-30371.23" *)
  input AXI_02_WLAST;
  wire AXI_02_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29613.12-29613.25" *)
  output AXI_02_WREADY;
  wire AXI_02_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30372.18-30372.30" *)
  input [31:0] AXI_02_WSTRB;
  wire [31:0] AXI_02_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30373.11-30373.24" *)
  input AXI_02_WVALID;
  wire AXI_02_WVALID;
  (* invertible_pin = "IS_AXI_03_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30375.11-30375.22" *)
  input AXI_03_ACLK;
  wire AXI_03_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30376.18-30376.31" *)
  input [36:0] AXI_03_ARADDR;
  wire [36:0] AXI_03_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30377.17-30377.31" *)
  input [1:0] AXI_03_ARBURST;
  wire [1:0] AXI_03_ARBURST;
  (* invertible_pin = "IS_AXI_03_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30379.11-30379.26" *)
  input AXI_03_ARESET_N;
  wire AXI_03_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30380.17-30380.28" *)
  input [5:0] AXI_03_ARID;
  wire [5:0] AXI_03_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30381.17-30381.29" *)
  input [3:0] AXI_03_ARLEN;
  wire [3:0] AXI_03_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29614.12-29614.26" *)
  output AXI_03_ARREADY;
  wire AXI_03_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30382.17-30382.30" *)
  input [2:0] AXI_03_ARSIZE;
  wire [2:0] AXI_03_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30383.11-30383.25" *)
  input AXI_03_ARVALID;
  wire AXI_03_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30384.18-30384.31" *)
  input [36:0] AXI_03_AWADDR;
  wire [36:0] AXI_03_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30385.17-30385.31" *)
  input [1:0] AXI_03_AWBURST;
  wire [1:0] AXI_03_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30386.17-30386.28" *)
  input [5:0] AXI_03_AWID;
  wire [5:0] AXI_03_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30387.17-30387.29" *)
  input [3:0] AXI_03_AWLEN;
  wire [3:0] AXI_03_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29615.12-29615.26" *)
  output AXI_03_AWREADY;
  wire AXI_03_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30388.17-30388.30" *)
  input [2:0] AXI_03_AWSIZE;
  wire [2:0] AXI_03_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30389.11-30389.25" *)
  input AXI_03_AWVALID;
  wire AXI_03_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29616.18-29616.28" *)
  output [5:0] AXI_03_BID;
  wire [5:0] AXI_03_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30390.11-30390.24" *)
  input AXI_03_BREADY;
  wire AXI_03_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29617.18-29617.30" *)
  output [1:0] AXI_03_BRESP;
  wire [1:0] AXI_03_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29618.12-29618.25" *)
  output AXI_03_BVALID;
  wire AXI_03_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29619.18-29619.38" *)
  output [1:0] AXI_03_DFI_AW_AERR_N;
  wire [1:0] AXI_03_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29620.12-29620.30" *)
  output AXI_03_DFI_CLK_BUF;
  wire AXI_03_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29621.18-29621.45" *)
  output [7:0] AXI_03_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_03_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29622.19-29622.43" *)
  output [20:0] AXI_03_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_03_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29623.18-29623.43" *)
  output [7:0] AXI_03_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_03_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29624.18-29624.44" *)
  output [1:0] AXI_03_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_03_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29625.12-29625.36" *)
  output AXI_03_DFI_INIT_COMPLETE;
  wire AXI_03_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30391.11-30391.34" *)
  input AXI_03_DFI_LP_PWR_X_REQ;
  wire AXI_03_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29626.12-29626.33" *)
  output AXI_03_DFI_PHYUPD_REQ;
  wire AXI_03_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29627.12-29627.35" *)
  output AXI_03_DFI_PHY_LP_STATE;
  wire AXI_03_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29628.12-29628.32" *)
  output AXI_03_DFI_RST_N_BUF;
  wire AXI_03_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29629.20-29629.32" *)
  output [255:0] AXI_03_RDATA;
  wire [255:0] AXI_03_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29630.19-29630.38" *)
  output [31:0] AXI_03_RDATA_PARITY;
  wire [31:0] AXI_03_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29631.18-29631.28" *)
  output [5:0] AXI_03_RID;
  wire [5:0] AXI_03_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29632.12-29632.24" *)
  output AXI_03_RLAST;
  wire AXI_03_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30392.11-30392.24" *)
  input AXI_03_RREADY;
  wire AXI_03_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29633.18-29633.30" *)
  output [1:0] AXI_03_RRESP;
  wire [1:0] AXI_03_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29634.12-29634.25" *)
  output AXI_03_RVALID;
  wire AXI_03_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30393.19-30393.31" *)
  input [255:0] AXI_03_WDATA;
  wire [255:0] AXI_03_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30394.18-30394.37" *)
  input [31:0] AXI_03_WDATA_PARITY;
  wire [31:0] AXI_03_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30395.11-30395.23" *)
  input AXI_03_WLAST;
  wire AXI_03_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29635.12-29635.25" *)
  output AXI_03_WREADY;
  wire AXI_03_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30396.18-30396.30" *)
  input [31:0] AXI_03_WSTRB;
  wire [31:0] AXI_03_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30397.11-30397.24" *)
  input AXI_03_WVALID;
  wire AXI_03_WVALID;
  (* invertible_pin = "IS_AXI_04_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30399.11-30399.22" *)
  input AXI_04_ACLK;
  wire AXI_04_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30400.18-30400.31" *)
  input [36:0] AXI_04_ARADDR;
  wire [36:0] AXI_04_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30401.17-30401.31" *)
  input [1:0] AXI_04_ARBURST;
  wire [1:0] AXI_04_ARBURST;
  (* invertible_pin = "IS_AXI_04_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30403.11-30403.26" *)
  input AXI_04_ARESET_N;
  wire AXI_04_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30404.17-30404.28" *)
  input [5:0] AXI_04_ARID;
  wire [5:0] AXI_04_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30405.17-30405.29" *)
  input [3:0] AXI_04_ARLEN;
  wire [3:0] AXI_04_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29636.12-29636.26" *)
  output AXI_04_ARREADY;
  wire AXI_04_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30406.17-30406.30" *)
  input [2:0] AXI_04_ARSIZE;
  wire [2:0] AXI_04_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30407.11-30407.25" *)
  input AXI_04_ARVALID;
  wire AXI_04_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30408.18-30408.31" *)
  input [36:0] AXI_04_AWADDR;
  wire [36:0] AXI_04_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30409.17-30409.31" *)
  input [1:0] AXI_04_AWBURST;
  wire [1:0] AXI_04_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30410.17-30410.28" *)
  input [5:0] AXI_04_AWID;
  wire [5:0] AXI_04_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30411.17-30411.29" *)
  input [3:0] AXI_04_AWLEN;
  wire [3:0] AXI_04_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29637.12-29637.26" *)
  output AXI_04_AWREADY;
  wire AXI_04_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30412.17-30412.30" *)
  input [2:0] AXI_04_AWSIZE;
  wire [2:0] AXI_04_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30413.11-30413.25" *)
  input AXI_04_AWVALID;
  wire AXI_04_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29638.18-29638.28" *)
  output [5:0] AXI_04_BID;
  wire [5:0] AXI_04_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30414.11-30414.24" *)
  input AXI_04_BREADY;
  wire AXI_04_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29639.18-29639.30" *)
  output [1:0] AXI_04_BRESP;
  wire [1:0] AXI_04_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29640.12-29640.25" *)
  output AXI_04_BVALID;
  wire AXI_04_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29641.18-29641.38" *)
  output [1:0] AXI_04_DFI_AW_AERR_N;
  wire [1:0] AXI_04_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29642.12-29642.30" *)
  output AXI_04_DFI_CLK_BUF;
  wire AXI_04_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29643.18-29643.45" *)
  output [7:0] AXI_04_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_04_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29644.19-29644.43" *)
  output [20:0] AXI_04_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_04_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29645.18-29645.43" *)
  output [7:0] AXI_04_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_04_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29646.18-29646.44" *)
  output [1:0] AXI_04_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_04_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29647.12-29647.36" *)
  output AXI_04_DFI_INIT_COMPLETE;
  wire AXI_04_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30415.11-30415.34" *)
  input AXI_04_DFI_LP_PWR_X_REQ;
  wire AXI_04_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29648.12-29648.33" *)
  output AXI_04_DFI_PHYUPD_REQ;
  wire AXI_04_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29649.12-29649.35" *)
  output AXI_04_DFI_PHY_LP_STATE;
  wire AXI_04_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29650.12-29650.32" *)
  output AXI_04_DFI_RST_N_BUF;
  wire AXI_04_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29651.18-29651.34" *)
  output [5:0] AXI_04_MC_STATUS;
  wire [5:0] AXI_04_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29652.18-29652.35" *)
  output [7:0] AXI_04_PHY_STATUS;
  wire [7:0] AXI_04_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29653.20-29653.32" *)
  output [255:0] AXI_04_RDATA;
  wire [255:0] AXI_04_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29654.19-29654.38" *)
  output [31:0] AXI_04_RDATA_PARITY;
  wire [31:0] AXI_04_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29655.18-29655.28" *)
  output [5:0] AXI_04_RID;
  wire [5:0] AXI_04_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29656.12-29656.24" *)
  output AXI_04_RLAST;
  wire AXI_04_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30416.11-30416.24" *)
  input AXI_04_RREADY;
  wire AXI_04_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29657.18-29657.30" *)
  output [1:0] AXI_04_RRESP;
  wire [1:0] AXI_04_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29658.12-29658.25" *)
  output AXI_04_RVALID;
  wire AXI_04_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30417.19-30417.31" *)
  input [255:0] AXI_04_WDATA;
  wire [255:0] AXI_04_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30418.18-30418.37" *)
  input [31:0] AXI_04_WDATA_PARITY;
  wire [31:0] AXI_04_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30419.11-30419.23" *)
  input AXI_04_WLAST;
  wire AXI_04_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29659.12-29659.25" *)
  output AXI_04_WREADY;
  wire AXI_04_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30420.18-30420.30" *)
  input [31:0] AXI_04_WSTRB;
  wire [31:0] AXI_04_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30421.11-30421.24" *)
  input AXI_04_WVALID;
  wire AXI_04_WVALID;
  (* invertible_pin = "IS_AXI_05_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30423.11-30423.22" *)
  input AXI_05_ACLK;
  wire AXI_05_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30424.18-30424.31" *)
  input [36:0] AXI_05_ARADDR;
  wire [36:0] AXI_05_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30425.17-30425.31" *)
  input [1:0] AXI_05_ARBURST;
  wire [1:0] AXI_05_ARBURST;
  (* invertible_pin = "IS_AXI_05_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30427.11-30427.26" *)
  input AXI_05_ARESET_N;
  wire AXI_05_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30428.17-30428.28" *)
  input [5:0] AXI_05_ARID;
  wire [5:0] AXI_05_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30429.17-30429.29" *)
  input [3:0] AXI_05_ARLEN;
  wire [3:0] AXI_05_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29660.12-29660.26" *)
  output AXI_05_ARREADY;
  wire AXI_05_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30430.17-30430.30" *)
  input [2:0] AXI_05_ARSIZE;
  wire [2:0] AXI_05_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30431.11-30431.25" *)
  input AXI_05_ARVALID;
  wire AXI_05_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30432.18-30432.31" *)
  input [36:0] AXI_05_AWADDR;
  wire [36:0] AXI_05_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30433.17-30433.31" *)
  input [1:0] AXI_05_AWBURST;
  wire [1:0] AXI_05_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30434.17-30434.28" *)
  input [5:0] AXI_05_AWID;
  wire [5:0] AXI_05_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30435.17-30435.29" *)
  input [3:0] AXI_05_AWLEN;
  wire [3:0] AXI_05_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29661.12-29661.26" *)
  output AXI_05_AWREADY;
  wire AXI_05_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30436.17-30436.30" *)
  input [2:0] AXI_05_AWSIZE;
  wire [2:0] AXI_05_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30437.11-30437.25" *)
  input AXI_05_AWVALID;
  wire AXI_05_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29662.18-29662.28" *)
  output [5:0] AXI_05_BID;
  wire [5:0] AXI_05_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30438.11-30438.24" *)
  input AXI_05_BREADY;
  wire AXI_05_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29663.18-29663.30" *)
  output [1:0] AXI_05_BRESP;
  wire [1:0] AXI_05_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29664.12-29664.25" *)
  output AXI_05_BVALID;
  wire AXI_05_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29665.18-29665.38" *)
  output [1:0] AXI_05_DFI_AW_AERR_N;
  wire [1:0] AXI_05_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29666.12-29666.30" *)
  output AXI_05_DFI_CLK_BUF;
  wire AXI_05_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29667.18-29667.45" *)
  output [7:0] AXI_05_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_05_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29668.19-29668.43" *)
  output [20:0] AXI_05_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_05_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29669.18-29669.43" *)
  output [7:0] AXI_05_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_05_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29670.18-29670.44" *)
  output [1:0] AXI_05_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_05_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29671.12-29671.36" *)
  output AXI_05_DFI_INIT_COMPLETE;
  wire AXI_05_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30439.11-30439.34" *)
  input AXI_05_DFI_LP_PWR_X_REQ;
  wire AXI_05_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29672.12-29672.33" *)
  output AXI_05_DFI_PHYUPD_REQ;
  wire AXI_05_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29673.12-29673.35" *)
  output AXI_05_DFI_PHY_LP_STATE;
  wire AXI_05_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29674.12-29674.32" *)
  output AXI_05_DFI_RST_N_BUF;
  wire AXI_05_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29675.20-29675.32" *)
  output [255:0] AXI_05_RDATA;
  wire [255:0] AXI_05_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29676.19-29676.38" *)
  output [31:0] AXI_05_RDATA_PARITY;
  wire [31:0] AXI_05_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29677.18-29677.28" *)
  output [5:0] AXI_05_RID;
  wire [5:0] AXI_05_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29678.12-29678.24" *)
  output AXI_05_RLAST;
  wire AXI_05_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30440.11-30440.24" *)
  input AXI_05_RREADY;
  wire AXI_05_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29679.18-29679.30" *)
  output [1:0] AXI_05_RRESP;
  wire [1:0] AXI_05_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29680.12-29680.25" *)
  output AXI_05_RVALID;
  wire AXI_05_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30441.19-30441.31" *)
  input [255:0] AXI_05_WDATA;
  wire [255:0] AXI_05_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30442.18-30442.37" *)
  input [31:0] AXI_05_WDATA_PARITY;
  wire [31:0] AXI_05_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30443.11-30443.23" *)
  input AXI_05_WLAST;
  wire AXI_05_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29681.12-29681.25" *)
  output AXI_05_WREADY;
  wire AXI_05_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30444.18-30444.30" *)
  input [31:0] AXI_05_WSTRB;
  wire [31:0] AXI_05_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30445.11-30445.24" *)
  input AXI_05_WVALID;
  wire AXI_05_WVALID;
  (* invertible_pin = "IS_AXI_06_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30447.11-30447.22" *)
  input AXI_06_ACLK;
  wire AXI_06_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30448.18-30448.31" *)
  input [36:0] AXI_06_ARADDR;
  wire [36:0] AXI_06_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30449.17-30449.31" *)
  input [1:0] AXI_06_ARBURST;
  wire [1:0] AXI_06_ARBURST;
  (* invertible_pin = "IS_AXI_06_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30451.11-30451.26" *)
  input AXI_06_ARESET_N;
  wire AXI_06_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30452.17-30452.28" *)
  input [5:0] AXI_06_ARID;
  wire [5:0] AXI_06_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30453.17-30453.29" *)
  input [3:0] AXI_06_ARLEN;
  wire [3:0] AXI_06_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29682.12-29682.26" *)
  output AXI_06_ARREADY;
  wire AXI_06_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30454.17-30454.30" *)
  input [2:0] AXI_06_ARSIZE;
  wire [2:0] AXI_06_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30455.11-30455.25" *)
  input AXI_06_ARVALID;
  wire AXI_06_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30456.18-30456.31" *)
  input [36:0] AXI_06_AWADDR;
  wire [36:0] AXI_06_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30457.17-30457.31" *)
  input [1:0] AXI_06_AWBURST;
  wire [1:0] AXI_06_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30458.17-30458.28" *)
  input [5:0] AXI_06_AWID;
  wire [5:0] AXI_06_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30459.17-30459.29" *)
  input [3:0] AXI_06_AWLEN;
  wire [3:0] AXI_06_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29683.12-29683.26" *)
  output AXI_06_AWREADY;
  wire AXI_06_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30460.17-30460.30" *)
  input [2:0] AXI_06_AWSIZE;
  wire [2:0] AXI_06_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30461.11-30461.25" *)
  input AXI_06_AWVALID;
  wire AXI_06_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29684.18-29684.28" *)
  output [5:0] AXI_06_BID;
  wire [5:0] AXI_06_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30462.11-30462.24" *)
  input AXI_06_BREADY;
  wire AXI_06_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29685.18-29685.30" *)
  output [1:0] AXI_06_BRESP;
  wire [1:0] AXI_06_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29686.12-29686.25" *)
  output AXI_06_BVALID;
  wire AXI_06_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29687.18-29687.38" *)
  output [1:0] AXI_06_DFI_AW_AERR_N;
  wire [1:0] AXI_06_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29688.12-29688.30" *)
  output AXI_06_DFI_CLK_BUF;
  wire AXI_06_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29689.18-29689.45" *)
  output [7:0] AXI_06_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_06_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29690.19-29690.43" *)
  output [20:0] AXI_06_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_06_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29691.18-29691.43" *)
  output [7:0] AXI_06_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_06_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29692.18-29692.44" *)
  output [1:0] AXI_06_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_06_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29693.12-29693.36" *)
  output AXI_06_DFI_INIT_COMPLETE;
  wire AXI_06_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30463.11-30463.34" *)
  input AXI_06_DFI_LP_PWR_X_REQ;
  wire AXI_06_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29694.12-29694.33" *)
  output AXI_06_DFI_PHYUPD_REQ;
  wire AXI_06_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29695.12-29695.35" *)
  output AXI_06_DFI_PHY_LP_STATE;
  wire AXI_06_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29696.12-29696.32" *)
  output AXI_06_DFI_RST_N_BUF;
  wire AXI_06_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29697.18-29697.34" *)
  output [5:0] AXI_06_MC_STATUS;
  wire [5:0] AXI_06_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29698.18-29698.35" *)
  output [7:0] AXI_06_PHY_STATUS;
  wire [7:0] AXI_06_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29699.20-29699.32" *)
  output [255:0] AXI_06_RDATA;
  wire [255:0] AXI_06_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29700.19-29700.38" *)
  output [31:0] AXI_06_RDATA_PARITY;
  wire [31:0] AXI_06_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29701.18-29701.28" *)
  output [5:0] AXI_06_RID;
  wire [5:0] AXI_06_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29702.12-29702.24" *)
  output AXI_06_RLAST;
  wire AXI_06_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30464.11-30464.24" *)
  input AXI_06_RREADY;
  wire AXI_06_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29703.18-29703.30" *)
  output [1:0] AXI_06_RRESP;
  wire [1:0] AXI_06_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29704.12-29704.25" *)
  output AXI_06_RVALID;
  wire AXI_06_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30465.19-30465.31" *)
  input [255:0] AXI_06_WDATA;
  wire [255:0] AXI_06_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30466.18-30466.37" *)
  input [31:0] AXI_06_WDATA_PARITY;
  wire [31:0] AXI_06_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30467.11-30467.23" *)
  input AXI_06_WLAST;
  wire AXI_06_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29705.12-29705.25" *)
  output AXI_06_WREADY;
  wire AXI_06_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30468.18-30468.30" *)
  input [31:0] AXI_06_WSTRB;
  wire [31:0] AXI_06_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30469.11-30469.24" *)
  input AXI_06_WVALID;
  wire AXI_06_WVALID;
  (* invertible_pin = "IS_AXI_07_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30471.11-30471.22" *)
  input AXI_07_ACLK;
  wire AXI_07_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30472.18-30472.31" *)
  input [36:0] AXI_07_ARADDR;
  wire [36:0] AXI_07_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30473.17-30473.31" *)
  input [1:0] AXI_07_ARBURST;
  wire [1:0] AXI_07_ARBURST;
  (* invertible_pin = "IS_AXI_07_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30475.11-30475.26" *)
  input AXI_07_ARESET_N;
  wire AXI_07_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30476.17-30476.28" *)
  input [5:0] AXI_07_ARID;
  wire [5:0] AXI_07_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30477.17-30477.29" *)
  input [3:0] AXI_07_ARLEN;
  wire [3:0] AXI_07_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29706.12-29706.26" *)
  output AXI_07_ARREADY;
  wire AXI_07_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30478.17-30478.30" *)
  input [2:0] AXI_07_ARSIZE;
  wire [2:0] AXI_07_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30479.11-30479.25" *)
  input AXI_07_ARVALID;
  wire AXI_07_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30480.18-30480.31" *)
  input [36:0] AXI_07_AWADDR;
  wire [36:0] AXI_07_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30481.17-30481.31" *)
  input [1:0] AXI_07_AWBURST;
  wire [1:0] AXI_07_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30482.17-30482.28" *)
  input [5:0] AXI_07_AWID;
  wire [5:0] AXI_07_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30483.17-30483.29" *)
  input [3:0] AXI_07_AWLEN;
  wire [3:0] AXI_07_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29707.12-29707.26" *)
  output AXI_07_AWREADY;
  wire AXI_07_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30484.17-30484.30" *)
  input [2:0] AXI_07_AWSIZE;
  wire [2:0] AXI_07_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30485.11-30485.25" *)
  input AXI_07_AWVALID;
  wire AXI_07_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29708.18-29708.28" *)
  output [5:0] AXI_07_BID;
  wire [5:0] AXI_07_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30486.11-30486.24" *)
  input AXI_07_BREADY;
  wire AXI_07_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29709.18-29709.30" *)
  output [1:0] AXI_07_BRESP;
  wire [1:0] AXI_07_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29710.12-29710.25" *)
  output AXI_07_BVALID;
  wire AXI_07_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29711.18-29711.38" *)
  output [1:0] AXI_07_DFI_AW_AERR_N;
  wire [1:0] AXI_07_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29712.12-29712.30" *)
  output AXI_07_DFI_CLK_BUF;
  wire AXI_07_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29713.18-29713.45" *)
  output [7:0] AXI_07_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_07_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29714.19-29714.43" *)
  output [20:0] AXI_07_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_07_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29715.18-29715.43" *)
  output [7:0] AXI_07_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_07_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29716.18-29716.44" *)
  output [1:0] AXI_07_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_07_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29717.12-29717.36" *)
  output AXI_07_DFI_INIT_COMPLETE;
  wire AXI_07_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30487.11-30487.34" *)
  input AXI_07_DFI_LP_PWR_X_REQ;
  wire AXI_07_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29718.12-29718.33" *)
  output AXI_07_DFI_PHYUPD_REQ;
  wire AXI_07_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29719.12-29719.35" *)
  output AXI_07_DFI_PHY_LP_STATE;
  wire AXI_07_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29720.12-29720.32" *)
  output AXI_07_DFI_RST_N_BUF;
  wire AXI_07_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29721.20-29721.32" *)
  output [255:0] AXI_07_RDATA;
  wire [255:0] AXI_07_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29722.19-29722.38" *)
  output [31:0] AXI_07_RDATA_PARITY;
  wire [31:0] AXI_07_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29723.18-29723.28" *)
  output [5:0] AXI_07_RID;
  wire [5:0] AXI_07_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29724.12-29724.24" *)
  output AXI_07_RLAST;
  wire AXI_07_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30488.11-30488.24" *)
  input AXI_07_RREADY;
  wire AXI_07_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29725.18-29725.30" *)
  output [1:0] AXI_07_RRESP;
  wire [1:0] AXI_07_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29726.12-29726.25" *)
  output AXI_07_RVALID;
  wire AXI_07_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30489.19-30489.31" *)
  input [255:0] AXI_07_WDATA;
  wire [255:0] AXI_07_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30490.18-30490.37" *)
  input [31:0] AXI_07_WDATA_PARITY;
  wire [31:0] AXI_07_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30491.11-30491.23" *)
  input AXI_07_WLAST;
  wire AXI_07_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29727.12-29727.25" *)
  output AXI_07_WREADY;
  wire AXI_07_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30492.18-30492.30" *)
  input [31:0] AXI_07_WSTRB;
  wire [31:0] AXI_07_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30493.11-30493.24" *)
  input AXI_07_WVALID;
  wire AXI_07_WVALID;
  (* invertible_pin = "IS_AXI_08_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30495.11-30495.22" *)
  input AXI_08_ACLK;
  wire AXI_08_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30496.18-30496.31" *)
  input [36:0] AXI_08_ARADDR;
  wire [36:0] AXI_08_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30497.17-30497.31" *)
  input [1:0] AXI_08_ARBURST;
  wire [1:0] AXI_08_ARBURST;
  (* invertible_pin = "IS_AXI_08_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30499.11-30499.26" *)
  input AXI_08_ARESET_N;
  wire AXI_08_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30500.17-30500.28" *)
  input [5:0] AXI_08_ARID;
  wire [5:0] AXI_08_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30501.17-30501.29" *)
  input [3:0] AXI_08_ARLEN;
  wire [3:0] AXI_08_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29728.12-29728.26" *)
  output AXI_08_ARREADY;
  wire AXI_08_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30502.17-30502.30" *)
  input [2:0] AXI_08_ARSIZE;
  wire [2:0] AXI_08_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30503.11-30503.25" *)
  input AXI_08_ARVALID;
  wire AXI_08_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30504.18-30504.31" *)
  input [36:0] AXI_08_AWADDR;
  wire [36:0] AXI_08_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30505.17-30505.31" *)
  input [1:0] AXI_08_AWBURST;
  wire [1:0] AXI_08_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30506.17-30506.28" *)
  input [5:0] AXI_08_AWID;
  wire [5:0] AXI_08_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30507.17-30507.29" *)
  input [3:0] AXI_08_AWLEN;
  wire [3:0] AXI_08_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29729.12-29729.26" *)
  output AXI_08_AWREADY;
  wire AXI_08_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30508.17-30508.30" *)
  input [2:0] AXI_08_AWSIZE;
  wire [2:0] AXI_08_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30509.11-30509.25" *)
  input AXI_08_AWVALID;
  wire AXI_08_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29730.18-29730.28" *)
  output [5:0] AXI_08_BID;
  wire [5:0] AXI_08_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30510.11-30510.24" *)
  input AXI_08_BREADY;
  wire AXI_08_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29731.18-29731.30" *)
  output [1:0] AXI_08_BRESP;
  wire [1:0] AXI_08_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29732.12-29732.25" *)
  output AXI_08_BVALID;
  wire AXI_08_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29733.18-29733.38" *)
  output [1:0] AXI_08_DFI_AW_AERR_N;
  wire [1:0] AXI_08_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29734.12-29734.30" *)
  output AXI_08_DFI_CLK_BUF;
  wire AXI_08_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29735.18-29735.45" *)
  output [7:0] AXI_08_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_08_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29736.19-29736.43" *)
  output [20:0] AXI_08_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_08_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29737.18-29737.43" *)
  output [7:0] AXI_08_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_08_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29738.18-29738.44" *)
  output [1:0] AXI_08_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_08_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29739.12-29739.36" *)
  output AXI_08_DFI_INIT_COMPLETE;
  wire AXI_08_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30511.11-30511.34" *)
  input AXI_08_DFI_LP_PWR_X_REQ;
  wire AXI_08_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29740.12-29740.33" *)
  output AXI_08_DFI_PHYUPD_REQ;
  wire AXI_08_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29741.12-29741.35" *)
  output AXI_08_DFI_PHY_LP_STATE;
  wire AXI_08_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29742.12-29742.32" *)
  output AXI_08_DFI_RST_N_BUF;
  wire AXI_08_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29743.18-29743.34" *)
  output [5:0] AXI_08_MC_STATUS;
  wire [5:0] AXI_08_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29744.18-29744.35" *)
  output [7:0] AXI_08_PHY_STATUS;
  wire [7:0] AXI_08_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29745.20-29745.32" *)
  output [255:0] AXI_08_RDATA;
  wire [255:0] AXI_08_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29746.19-29746.38" *)
  output [31:0] AXI_08_RDATA_PARITY;
  wire [31:0] AXI_08_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29747.18-29747.28" *)
  output [5:0] AXI_08_RID;
  wire [5:0] AXI_08_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29748.12-29748.24" *)
  output AXI_08_RLAST;
  wire AXI_08_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30512.11-30512.24" *)
  input AXI_08_RREADY;
  wire AXI_08_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29749.18-29749.30" *)
  output [1:0] AXI_08_RRESP;
  wire [1:0] AXI_08_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29750.12-29750.25" *)
  output AXI_08_RVALID;
  wire AXI_08_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30513.19-30513.31" *)
  input [255:0] AXI_08_WDATA;
  wire [255:0] AXI_08_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30514.18-30514.37" *)
  input [31:0] AXI_08_WDATA_PARITY;
  wire [31:0] AXI_08_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30515.11-30515.23" *)
  input AXI_08_WLAST;
  wire AXI_08_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29751.12-29751.25" *)
  output AXI_08_WREADY;
  wire AXI_08_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30516.18-30516.30" *)
  input [31:0] AXI_08_WSTRB;
  wire [31:0] AXI_08_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30517.11-30517.24" *)
  input AXI_08_WVALID;
  wire AXI_08_WVALID;
  (* invertible_pin = "IS_AXI_09_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30519.11-30519.22" *)
  input AXI_09_ACLK;
  wire AXI_09_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30520.18-30520.31" *)
  input [36:0] AXI_09_ARADDR;
  wire [36:0] AXI_09_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30521.17-30521.31" *)
  input [1:0] AXI_09_ARBURST;
  wire [1:0] AXI_09_ARBURST;
  (* invertible_pin = "IS_AXI_09_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30523.11-30523.26" *)
  input AXI_09_ARESET_N;
  wire AXI_09_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30524.17-30524.28" *)
  input [5:0] AXI_09_ARID;
  wire [5:0] AXI_09_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30525.17-30525.29" *)
  input [3:0] AXI_09_ARLEN;
  wire [3:0] AXI_09_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29752.12-29752.26" *)
  output AXI_09_ARREADY;
  wire AXI_09_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30526.17-30526.30" *)
  input [2:0] AXI_09_ARSIZE;
  wire [2:0] AXI_09_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30527.11-30527.25" *)
  input AXI_09_ARVALID;
  wire AXI_09_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30528.18-30528.31" *)
  input [36:0] AXI_09_AWADDR;
  wire [36:0] AXI_09_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30529.17-30529.31" *)
  input [1:0] AXI_09_AWBURST;
  wire [1:0] AXI_09_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30530.17-30530.28" *)
  input [5:0] AXI_09_AWID;
  wire [5:0] AXI_09_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30531.17-30531.29" *)
  input [3:0] AXI_09_AWLEN;
  wire [3:0] AXI_09_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29753.12-29753.26" *)
  output AXI_09_AWREADY;
  wire AXI_09_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30532.17-30532.30" *)
  input [2:0] AXI_09_AWSIZE;
  wire [2:0] AXI_09_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30533.11-30533.25" *)
  input AXI_09_AWVALID;
  wire AXI_09_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29754.18-29754.28" *)
  output [5:0] AXI_09_BID;
  wire [5:0] AXI_09_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30534.11-30534.24" *)
  input AXI_09_BREADY;
  wire AXI_09_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29755.18-29755.30" *)
  output [1:0] AXI_09_BRESP;
  wire [1:0] AXI_09_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29756.12-29756.25" *)
  output AXI_09_BVALID;
  wire AXI_09_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29757.18-29757.38" *)
  output [1:0] AXI_09_DFI_AW_AERR_N;
  wire [1:0] AXI_09_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29758.12-29758.30" *)
  output AXI_09_DFI_CLK_BUF;
  wire AXI_09_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29759.18-29759.45" *)
  output [7:0] AXI_09_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_09_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29760.19-29760.43" *)
  output [20:0] AXI_09_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_09_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29761.18-29761.43" *)
  output [7:0] AXI_09_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_09_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29762.18-29762.44" *)
  output [1:0] AXI_09_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_09_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29763.12-29763.36" *)
  output AXI_09_DFI_INIT_COMPLETE;
  wire AXI_09_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30535.11-30535.34" *)
  input AXI_09_DFI_LP_PWR_X_REQ;
  wire AXI_09_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29764.12-29764.33" *)
  output AXI_09_DFI_PHYUPD_REQ;
  wire AXI_09_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29765.12-29765.35" *)
  output AXI_09_DFI_PHY_LP_STATE;
  wire AXI_09_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29766.12-29766.32" *)
  output AXI_09_DFI_RST_N_BUF;
  wire AXI_09_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29767.20-29767.32" *)
  output [255:0] AXI_09_RDATA;
  wire [255:0] AXI_09_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29768.19-29768.38" *)
  output [31:0] AXI_09_RDATA_PARITY;
  wire [31:0] AXI_09_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29769.18-29769.28" *)
  output [5:0] AXI_09_RID;
  wire [5:0] AXI_09_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29770.12-29770.24" *)
  output AXI_09_RLAST;
  wire AXI_09_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30536.11-30536.24" *)
  input AXI_09_RREADY;
  wire AXI_09_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29771.18-29771.30" *)
  output [1:0] AXI_09_RRESP;
  wire [1:0] AXI_09_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29772.12-29772.25" *)
  output AXI_09_RVALID;
  wire AXI_09_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30537.19-30537.31" *)
  input [255:0] AXI_09_WDATA;
  wire [255:0] AXI_09_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30538.18-30538.37" *)
  input [31:0] AXI_09_WDATA_PARITY;
  wire [31:0] AXI_09_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30539.11-30539.23" *)
  input AXI_09_WLAST;
  wire AXI_09_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29773.12-29773.25" *)
  output AXI_09_WREADY;
  wire AXI_09_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30540.18-30540.30" *)
  input [31:0] AXI_09_WSTRB;
  wire [31:0] AXI_09_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30541.11-30541.24" *)
  input AXI_09_WVALID;
  wire AXI_09_WVALID;
  (* invertible_pin = "IS_AXI_10_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30543.11-30543.22" *)
  input AXI_10_ACLK;
  wire AXI_10_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30544.18-30544.31" *)
  input [36:0] AXI_10_ARADDR;
  wire [36:0] AXI_10_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30545.17-30545.31" *)
  input [1:0] AXI_10_ARBURST;
  wire [1:0] AXI_10_ARBURST;
  (* invertible_pin = "IS_AXI_10_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30547.11-30547.26" *)
  input AXI_10_ARESET_N;
  wire AXI_10_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30548.17-30548.28" *)
  input [5:0] AXI_10_ARID;
  wire [5:0] AXI_10_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30549.17-30549.29" *)
  input [3:0] AXI_10_ARLEN;
  wire [3:0] AXI_10_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29774.12-29774.26" *)
  output AXI_10_ARREADY;
  wire AXI_10_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30550.17-30550.30" *)
  input [2:0] AXI_10_ARSIZE;
  wire [2:0] AXI_10_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30551.11-30551.25" *)
  input AXI_10_ARVALID;
  wire AXI_10_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30552.18-30552.31" *)
  input [36:0] AXI_10_AWADDR;
  wire [36:0] AXI_10_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30553.17-30553.31" *)
  input [1:0] AXI_10_AWBURST;
  wire [1:0] AXI_10_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30554.17-30554.28" *)
  input [5:0] AXI_10_AWID;
  wire [5:0] AXI_10_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30555.17-30555.29" *)
  input [3:0] AXI_10_AWLEN;
  wire [3:0] AXI_10_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29775.12-29775.26" *)
  output AXI_10_AWREADY;
  wire AXI_10_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30556.17-30556.30" *)
  input [2:0] AXI_10_AWSIZE;
  wire [2:0] AXI_10_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30557.11-30557.25" *)
  input AXI_10_AWVALID;
  wire AXI_10_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29776.18-29776.28" *)
  output [5:0] AXI_10_BID;
  wire [5:0] AXI_10_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30558.11-30558.24" *)
  input AXI_10_BREADY;
  wire AXI_10_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29777.18-29777.30" *)
  output [1:0] AXI_10_BRESP;
  wire [1:0] AXI_10_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29778.12-29778.25" *)
  output AXI_10_BVALID;
  wire AXI_10_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29779.18-29779.38" *)
  output [1:0] AXI_10_DFI_AW_AERR_N;
  wire [1:0] AXI_10_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29780.12-29780.30" *)
  output AXI_10_DFI_CLK_BUF;
  wire AXI_10_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29781.18-29781.45" *)
  output [7:0] AXI_10_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_10_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29782.19-29782.43" *)
  output [20:0] AXI_10_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_10_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29783.18-29783.43" *)
  output [7:0] AXI_10_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_10_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29784.18-29784.44" *)
  output [1:0] AXI_10_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_10_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29785.12-29785.36" *)
  output AXI_10_DFI_INIT_COMPLETE;
  wire AXI_10_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30559.11-30559.34" *)
  input AXI_10_DFI_LP_PWR_X_REQ;
  wire AXI_10_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29786.12-29786.33" *)
  output AXI_10_DFI_PHYUPD_REQ;
  wire AXI_10_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29787.12-29787.35" *)
  output AXI_10_DFI_PHY_LP_STATE;
  wire AXI_10_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29788.12-29788.32" *)
  output AXI_10_DFI_RST_N_BUF;
  wire AXI_10_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29789.18-29789.34" *)
  output [5:0] AXI_10_MC_STATUS;
  wire [5:0] AXI_10_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29790.18-29790.35" *)
  output [7:0] AXI_10_PHY_STATUS;
  wire [7:0] AXI_10_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29791.20-29791.32" *)
  output [255:0] AXI_10_RDATA;
  wire [255:0] AXI_10_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29792.19-29792.38" *)
  output [31:0] AXI_10_RDATA_PARITY;
  wire [31:0] AXI_10_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29793.18-29793.28" *)
  output [5:0] AXI_10_RID;
  wire [5:0] AXI_10_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29794.12-29794.24" *)
  output AXI_10_RLAST;
  wire AXI_10_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30560.11-30560.24" *)
  input AXI_10_RREADY;
  wire AXI_10_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29795.18-29795.30" *)
  output [1:0] AXI_10_RRESP;
  wire [1:0] AXI_10_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29796.12-29796.25" *)
  output AXI_10_RVALID;
  wire AXI_10_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30561.19-30561.31" *)
  input [255:0] AXI_10_WDATA;
  wire [255:0] AXI_10_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30562.18-30562.37" *)
  input [31:0] AXI_10_WDATA_PARITY;
  wire [31:0] AXI_10_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30563.11-30563.23" *)
  input AXI_10_WLAST;
  wire AXI_10_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29797.12-29797.25" *)
  output AXI_10_WREADY;
  wire AXI_10_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30564.18-30564.30" *)
  input [31:0] AXI_10_WSTRB;
  wire [31:0] AXI_10_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30565.11-30565.24" *)
  input AXI_10_WVALID;
  wire AXI_10_WVALID;
  (* invertible_pin = "IS_AXI_11_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30567.11-30567.22" *)
  input AXI_11_ACLK;
  wire AXI_11_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30568.18-30568.31" *)
  input [36:0] AXI_11_ARADDR;
  wire [36:0] AXI_11_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30569.17-30569.31" *)
  input [1:0] AXI_11_ARBURST;
  wire [1:0] AXI_11_ARBURST;
  (* invertible_pin = "IS_AXI_11_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30571.11-30571.26" *)
  input AXI_11_ARESET_N;
  wire AXI_11_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30572.17-30572.28" *)
  input [5:0] AXI_11_ARID;
  wire [5:0] AXI_11_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30573.17-30573.29" *)
  input [3:0] AXI_11_ARLEN;
  wire [3:0] AXI_11_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29798.12-29798.26" *)
  output AXI_11_ARREADY;
  wire AXI_11_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30574.17-30574.30" *)
  input [2:0] AXI_11_ARSIZE;
  wire [2:0] AXI_11_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30575.11-30575.25" *)
  input AXI_11_ARVALID;
  wire AXI_11_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30576.18-30576.31" *)
  input [36:0] AXI_11_AWADDR;
  wire [36:0] AXI_11_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30577.17-30577.31" *)
  input [1:0] AXI_11_AWBURST;
  wire [1:0] AXI_11_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30578.17-30578.28" *)
  input [5:0] AXI_11_AWID;
  wire [5:0] AXI_11_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30579.17-30579.29" *)
  input [3:0] AXI_11_AWLEN;
  wire [3:0] AXI_11_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29799.12-29799.26" *)
  output AXI_11_AWREADY;
  wire AXI_11_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30580.17-30580.30" *)
  input [2:0] AXI_11_AWSIZE;
  wire [2:0] AXI_11_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30581.11-30581.25" *)
  input AXI_11_AWVALID;
  wire AXI_11_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29800.18-29800.28" *)
  output [5:0] AXI_11_BID;
  wire [5:0] AXI_11_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30582.11-30582.24" *)
  input AXI_11_BREADY;
  wire AXI_11_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29801.18-29801.30" *)
  output [1:0] AXI_11_BRESP;
  wire [1:0] AXI_11_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29802.12-29802.25" *)
  output AXI_11_BVALID;
  wire AXI_11_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29803.18-29803.38" *)
  output [1:0] AXI_11_DFI_AW_AERR_N;
  wire [1:0] AXI_11_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29804.12-29804.30" *)
  output AXI_11_DFI_CLK_BUF;
  wire AXI_11_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29805.18-29805.45" *)
  output [7:0] AXI_11_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_11_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29806.19-29806.43" *)
  output [20:0] AXI_11_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_11_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29807.18-29807.43" *)
  output [7:0] AXI_11_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_11_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29808.18-29808.44" *)
  output [1:0] AXI_11_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_11_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29809.12-29809.36" *)
  output AXI_11_DFI_INIT_COMPLETE;
  wire AXI_11_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30583.11-30583.34" *)
  input AXI_11_DFI_LP_PWR_X_REQ;
  wire AXI_11_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29810.12-29810.33" *)
  output AXI_11_DFI_PHYUPD_REQ;
  wire AXI_11_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29811.12-29811.35" *)
  output AXI_11_DFI_PHY_LP_STATE;
  wire AXI_11_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29812.12-29812.32" *)
  output AXI_11_DFI_RST_N_BUF;
  wire AXI_11_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29813.20-29813.32" *)
  output [255:0] AXI_11_RDATA;
  wire [255:0] AXI_11_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29814.19-29814.38" *)
  output [31:0] AXI_11_RDATA_PARITY;
  wire [31:0] AXI_11_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29815.18-29815.28" *)
  output [5:0] AXI_11_RID;
  wire [5:0] AXI_11_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29816.12-29816.24" *)
  output AXI_11_RLAST;
  wire AXI_11_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30584.11-30584.24" *)
  input AXI_11_RREADY;
  wire AXI_11_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29817.18-29817.30" *)
  output [1:0] AXI_11_RRESP;
  wire [1:0] AXI_11_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29818.12-29818.25" *)
  output AXI_11_RVALID;
  wire AXI_11_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30585.19-30585.31" *)
  input [255:0] AXI_11_WDATA;
  wire [255:0] AXI_11_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30586.18-30586.37" *)
  input [31:0] AXI_11_WDATA_PARITY;
  wire [31:0] AXI_11_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30587.11-30587.23" *)
  input AXI_11_WLAST;
  wire AXI_11_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29819.12-29819.25" *)
  output AXI_11_WREADY;
  wire AXI_11_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30588.18-30588.30" *)
  input [31:0] AXI_11_WSTRB;
  wire [31:0] AXI_11_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30589.11-30589.24" *)
  input AXI_11_WVALID;
  wire AXI_11_WVALID;
  (* invertible_pin = "IS_AXI_12_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30591.11-30591.22" *)
  input AXI_12_ACLK;
  wire AXI_12_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30592.18-30592.31" *)
  input [36:0] AXI_12_ARADDR;
  wire [36:0] AXI_12_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30593.17-30593.31" *)
  input [1:0] AXI_12_ARBURST;
  wire [1:0] AXI_12_ARBURST;
  (* invertible_pin = "IS_AXI_12_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30595.11-30595.26" *)
  input AXI_12_ARESET_N;
  wire AXI_12_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30596.17-30596.28" *)
  input [5:0] AXI_12_ARID;
  wire [5:0] AXI_12_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30597.17-30597.29" *)
  input [3:0] AXI_12_ARLEN;
  wire [3:0] AXI_12_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29820.12-29820.26" *)
  output AXI_12_ARREADY;
  wire AXI_12_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30598.17-30598.30" *)
  input [2:0] AXI_12_ARSIZE;
  wire [2:0] AXI_12_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30599.11-30599.25" *)
  input AXI_12_ARVALID;
  wire AXI_12_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30600.18-30600.31" *)
  input [36:0] AXI_12_AWADDR;
  wire [36:0] AXI_12_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30601.17-30601.31" *)
  input [1:0] AXI_12_AWBURST;
  wire [1:0] AXI_12_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30602.17-30602.28" *)
  input [5:0] AXI_12_AWID;
  wire [5:0] AXI_12_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30603.17-30603.29" *)
  input [3:0] AXI_12_AWLEN;
  wire [3:0] AXI_12_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29821.12-29821.26" *)
  output AXI_12_AWREADY;
  wire AXI_12_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30604.17-30604.30" *)
  input [2:0] AXI_12_AWSIZE;
  wire [2:0] AXI_12_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30605.11-30605.25" *)
  input AXI_12_AWVALID;
  wire AXI_12_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29822.18-29822.28" *)
  output [5:0] AXI_12_BID;
  wire [5:0] AXI_12_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30606.11-30606.24" *)
  input AXI_12_BREADY;
  wire AXI_12_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29823.18-29823.30" *)
  output [1:0] AXI_12_BRESP;
  wire [1:0] AXI_12_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29824.12-29824.25" *)
  output AXI_12_BVALID;
  wire AXI_12_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29825.18-29825.38" *)
  output [1:0] AXI_12_DFI_AW_AERR_N;
  wire [1:0] AXI_12_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29826.12-29826.30" *)
  output AXI_12_DFI_CLK_BUF;
  wire AXI_12_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29827.18-29827.45" *)
  output [7:0] AXI_12_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_12_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29828.19-29828.43" *)
  output [20:0] AXI_12_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_12_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29829.18-29829.43" *)
  output [7:0] AXI_12_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_12_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29830.18-29830.44" *)
  output [1:0] AXI_12_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_12_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29831.12-29831.36" *)
  output AXI_12_DFI_INIT_COMPLETE;
  wire AXI_12_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30607.11-30607.34" *)
  input AXI_12_DFI_LP_PWR_X_REQ;
  wire AXI_12_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29832.12-29832.33" *)
  output AXI_12_DFI_PHYUPD_REQ;
  wire AXI_12_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29833.12-29833.35" *)
  output AXI_12_DFI_PHY_LP_STATE;
  wire AXI_12_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29834.12-29834.32" *)
  output AXI_12_DFI_RST_N_BUF;
  wire AXI_12_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29835.18-29835.34" *)
  output [5:0] AXI_12_MC_STATUS;
  wire [5:0] AXI_12_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29836.18-29836.35" *)
  output [7:0] AXI_12_PHY_STATUS;
  wire [7:0] AXI_12_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29837.20-29837.32" *)
  output [255:0] AXI_12_RDATA;
  wire [255:0] AXI_12_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29838.19-29838.38" *)
  output [31:0] AXI_12_RDATA_PARITY;
  wire [31:0] AXI_12_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29839.18-29839.28" *)
  output [5:0] AXI_12_RID;
  wire [5:0] AXI_12_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29840.12-29840.24" *)
  output AXI_12_RLAST;
  wire AXI_12_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30608.11-30608.24" *)
  input AXI_12_RREADY;
  wire AXI_12_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29841.18-29841.30" *)
  output [1:0] AXI_12_RRESP;
  wire [1:0] AXI_12_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29842.12-29842.25" *)
  output AXI_12_RVALID;
  wire AXI_12_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30609.19-30609.31" *)
  input [255:0] AXI_12_WDATA;
  wire [255:0] AXI_12_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30610.18-30610.37" *)
  input [31:0] AXI_12_WDATA_PARITY;
  wire [31:0] AXI_12_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30611.11-30611.23" *)
  input AXI_12_WLAST;
  wire AXI_12_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29843.12-29843.25" *)
  output AXI_12_WREADY;
  wire AXI_12_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30612.18-30612.30" *)
  input [31:0] AXI_12_WSTRB;
  wire [31:0] AXI_12_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30613.11-30613.24" *)
  input AXI_12_WVALID;
  wire AXI_12_WVALID;
  (* invertible_pin = "IS_AXI_13_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30615.11-30615.22" *)
  input AXI_13_ACLK;
  wire AXI_13_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30616.18-30616.31" *)
  input [36:0] AXI_13_ARADDR;
  wire [36:0] AXI_13_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30617.17-30617.31" *)
  input [1:0] AXI_13_ARBURST;
  wire [1:0] AXI_13_ARBURST;
  (* invertible_pin = "IS_AXI_13_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30619.11-30619.26" *)
  input AXI_13_ARESET_N;
  wire AXI_13_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30620.17-30620.28" *)
  input [5:0] AXI_13_ARID;
  wire [5:0] AXI_13_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30621.17-30621.29" *)
  input [3:0] AXI_13_ARLEN;
  wire [3:0] AXI_13_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29844.12-29844.26" *)
  output AXI_13_ARREADY;
  wire AXI_13_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30622.17-30622.30" *)
  input [2:0] AXI_13_ARSIZE;
  wire [2:0] AXI_13_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30623.11-30623.25" *)
  input AXI_13_ARVALID;
  wire AXI_13_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30624.18-30624.31" *)
  input [36:0] AXI_13_AWADDR;
  wire [36:0] AXI_13_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30625.17-30625.31" *)
  input [1:0] AXI_13_AWBURST;
  wire [1:0] AXI_13_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30626.17-30626.28" *)
  input [5:0] AXI_13_AWID;
  wire [5:0] AXI_13_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30627.17-30627.29" *)
  input [3:0] AXI_13_AWLEN;
  wire [3:0] AXI_13_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29845.12-29845.26" *)
  output AXI_13_AWREADY;
  wire AXI_13_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30628.17-30628.30" *)
  input [2:0] AXI_13_AWSIZE;
  wire [2:0] AXI_13_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30629.11-30629.25" *)
  input AXI_13_AWVALID;
  wire AXI_13_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29846.18-29846.28" *)
  output [5:0] AXI_13_BID;
  wire [5:0] AXI_13_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30630.11-30630.24" *)
  input AXI_13_BREADY;
  wire AXI_13_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29847.18-29847.30" *)
  output [1:0] AXI_13_BRESP;
  wire [1:0] AXI_13_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29848.12-29848.25" *)
  output AXI_13_BVALID;
  wire AXI_13_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29849.18-29849.38" *)
  output [1:0] AXI_13_DFI_AW_AERR_N;
  wire [1:0] AXI_13_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29850.12-29850.30" *)
  output AXI_13_DFI_CLK_BUF;
  wire AXI_13_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29851.18-29851.45" *)
  output [7:0] AXI_13_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_13_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29852.19-29852.43" *)
  output [20:0] AXI_13_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_13_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29853.18-29853.43" *)
  output [7:0] AXI_13_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_13_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29854.18-29854.44" *)
  output [1:0] AXI_13_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_13_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29855.12-29855.36" *)
  output AXI_13_DFI_INIT_COMPLETE;
  wire AXI_13_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30631.11-30631.34" *)
  input AXI_13_DFI_LP_PWR_X_REQ;
  wire AXI_13_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29856.12-29856.33" *)
  output AXI_13_DFI_PHYUPD_REQ;
  wire AXI_13_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29857.12-29857.35" *)
  output AXI_13_DFI_PHY_LP_STATE;
  wire AXI_13_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29858.12-29858.32" *)
  output AXI_13_DFI_RST_N_BUF;
  wire AXI_13_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29859.20-29859.32" *)
  output [255:0] AXI_13_RDATA;
  wire [255:0] AXI_13_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29860.19-29860.38" *)
  output [31:0] AXI_13_RDATA_PARITY;
  wire [31:0] AXI_13_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29861.18-29861.28" *)
  output [5:0] AXI_13_RID;
  wire [5:0] AXI_13_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29862.12-29862.24" *)
  output AXI_13_RLAST;
  wire AXI_13_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30632.11-30632.24" *)
  input AXI_13_RREADY;
  wire AXI_13_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29863.18-29863.30" *)
  output [1:0] AXI_13_RRESP;
  wire [1:0] AXI_13_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29864.12-29864.25" *)
  output AXI_13_RVALID;
  wire AXI_13_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30633.19-30633.31" *)
  input [255:0] AXI_13_WDATA;
  wire [255:0] AXI_13_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30634.18-30634.37" *)
  input [31:0] AXI_13_WDATA_PARITY;
  wire [31:0] AXI_13_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30635.11-30635.23" *)
  input AXI_13_WLAST;
  wire AXI_13_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29865.12-29865.25" *)
  output AXI_13_WREADY;
  wire AXI_13_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30636.18-30636.30" *)
  input [31:0] AXI_13_WSTRB;
  wire [31:0] AXI_13_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30637.11-30637.24" *)
  input AXI_13_WVALID;
  wire AXI_13_WVALID;
  (* invertible_pin = "IS_AXI_14_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30639.11-30639.22" *)
  input AXI_14_ACLK;
  wire AXI_14_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30640.18-30640.31" *)
  input [36:0] AXI_14_ARADDR;
  wire [36:0] AXI_14_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30641.17-30641.31" *)
  input [1:0] AXI_14_ARBURST;
  wire [1:0] AXI_14_ARBURST;
  (* invertible_pin = "IS_AXI_14_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30643.11-30643.26" *)
  input AXI_14_ARESET_N;
  wire AXI_14_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30644.17-30644.28" *)
  input [5:0] AXI_14_ARID;
  wire [5:0] AXI_14_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30645.17-30645.29" *)
  input [3:0] AXI_14_ARLEN;
  wire [3:0] AXI_14_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29866.12-29866.26" *)
  output AXI_14_ARREADY;
  wire AXI_14_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30646.17-30646.30" *)
  input [2:0] AXI_14_ARSIZE;
  wire [2:0] AXI_14_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30647.11-30647.25" *)
  input AXI_14_ARVALID;
  wire AXI_14_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30648.18-30648.31" *)
  input [36:0] AXI_14_AWADDR;
  wire [36:0] AXI_14_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30649.17-30649.31" *)
  input [1:0] AXI_14_AWBURST;
  wire [1:0] AXI_14_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30650.17-30650.28" *)
  input [5:0] AXI_14_AWID;
  wire [5:0] AXI_14_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30651.17-30651.29" *)
  input [3:0] AXI_14_AWLEN;
  wire [3:0] AXI_14_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29867.12-29867.26" *)
  output AXI_14_AWREADY;
  wire AXI_14_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30652.17-30652.30" *)
  input [2:0] AXI_14_AWSIZE;
  wire [2:0] AXI_14_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30653.11-30653.25" *)
  input AXI_14_AWVALID;
  wire AXI_14_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29868.18-29868.28" *)
  output [5:0] AXI_14_BID;
  wire [5:0] AXI_14_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30654.11-30654.24" *)
  input AXI_14_BREADY;
  wire AXI_14_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29869.18-29869.30" *)
  output [1:0] AXI_14_BRESP;
  wire [1:0] AXI_14_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29870.12-29870.25" *)
  output AXI_14_BVALID;
  wire AXI_14_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29871.18-29871.38" *)
  output [1:0] AXI_14_DFI_AW_AERR_N;
  wire [1:0] AXI_14_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29872.12-29872.30" *)
  output AXI_14_DFI_CLK_BUF;
  wire AXI_14_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29873.18-29873.45" *)
  output [7:0] AXI_14_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_14_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29874.19-29874.43" *)
  output [20:0] AXI_14_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_14_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29875.18-29875.43" *)
  output [7:0] AXI_14_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_14_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29876.18-29876.44" *)
  output [1:0] AXI_14_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_14_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29877.12-29877.36" *)
  output AXI_14_DFI_INIT_COMPLETE;
  wire AXI_14_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30655.11-30655.34" *)
  input AXI_14_DFI_LP_PWR_X_REQ;
  wire AXI_14_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29878.12-29878.33" *)
  output AXI_14_DFI_PHYUPD_REQ;
  wire AXI_14_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29879.12-29879.35" *)
  output AXI_14_DFI_PHY_LP_STATE;
  wire AXI_14_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29880.12-29880.32" *)
  output AXI_14_DFI_RST_N_BUF;
  wire AXI_14_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29881.18-29881.34" *)
  output [5:0] AXI_14_MC_STATUS;
  wire [5:0] AXI_14_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29882.18-29882.35" *)
  output [7:0] AXI_14_PHY_STATUS;
  wire [7:0] AXI_14_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29883.20-29883.32" *)
  output [255:0] AXI_14_RDATA;
  wire [255:0] AXI_14_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29884.19-29884.38" *)
  output [31:0] AXI_14_RDATA_PARITY;
  wire [31:0] AXI_14_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29885.18-29885.28" *)
  output [5:0] AXI_14_RID;
  wire [5:0] AXI_14_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29886.12-29886.24" *)
  output AXI_14_RLAST;
  wire AXI_14_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30656.11-30656.24" *)
  input AXI_14_RREADY;
  wire AXI_14_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29887.18-29887.30" *)
  output [1:0] AXI_14_RRESP;
  wire [1:0] AXI_14_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29888.12-29888.25" *)
  output AXI_14_RVALID;
  wire AXI_14_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30657.19-30657.31" *)
  input [255:0] AXI_14_WDATA;
  wire [255:0] AXI_14_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30658.18-30658.37" *)
  input [31:0] AXI_14_WDATA_PARITY;
  wire [31:0] AXI_14_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30659.11-30659.23" *)
  input AXI_14_WLAST;
  wire AXI_14_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29889.12-29889.25" *)
  output AXI_14_WREADY;
  wire AXI_14_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30660.18-30660.30" *)
  input [31:0] AXI_14_WSTRB;
  wire [31:0] AXI_14_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30661.11-30661.24" *)
  input AXI_14_WVALID;
  wire AXI_14_WVALID;
  (* invertible_pin = "IS_AXI_15_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30663.11-30663.22" *)
  input AXI_15_ACLK;
  wire AXI_15_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30664.18-30664.31" *)
  input [36:0] AXI_15_ARADDR;
  wire [36:0] AXI_15_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30665.17-30665.31" *)
  input [1:0] AXI_15_ARBURST;
  wire [1:0] AXI_15_ARBURST;
  (* invertible_pin = "IS_AXI_15_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30667.11-30667.26" *)
  input AXI_15_ARESET_N;
  wire AXI_15_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30668.17-30668.28" *)
  input [5:0] AXI_15_ARID;
  wire [5:0] AXI_15_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30669.17-30669.29" *)
  input [3:0] AXI_15_ARLEN;
  wire [3:0] AXI_15_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29890.12-29890.26" *)
  output AXI_15_ARREADY;
  wire AXI_15_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30670.17-30670.30" *)
  input [2:0] AXI_15_ARSIZE;
  wire [2:0] AXI_15_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30671.11-30671.25" *)
  input AXI_15_ARVALID;
  wire AXI_15_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30672.18-30672.31" *)
  input [36:0] AXI_15_AWADDR;
  wire [36:0] AXI_15_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30673.17-30673.31" *)
  input [1:0] AXI_15_AWBURST;
  wire [1:0] AXI_15_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30674.17-30674.28" *)
  input [5:0] AXI_15_AWID;
  wire [5:0] AXI_15_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30675.17-30675.29" *)
  input [3:0] AXI_15_AWLEN;
  wire [3:0] AXI_15_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29891.12-29891.26" *)
  output AXI_15_AWREADY;
  wire AXI_15_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30676.17-30676.30" *)
  input [2:0] AXI_15_AWSIZE;
  wire [2:0] AXI_15_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30677.11-30677.25" *)
  input AXI_15_AWVALID;
  wire AXI_15_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29892.18-29892.28" *)
  output [5:0] AXI_15_BID;
  wire [5:0] AXI_15_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30678.11-30678.24" *)
  input AXI_15_BREADY;
  wire AXI_15_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29893.18-29893.30" *)
  output [1:0] AXI_15_BRESP;
  wire [1:0] AXI_15_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29894.12-29894.25" *)
  output AXI_15_BVALID;
  wire AXI_15_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29895.18-29895.38" *)
  output [1:0] AXI_15_DFI_AW_AERR_N;
  wire [1:0] AXI_15_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29896.12-29896.30" *)
  output AXI_15_DFI_CLK_BUF;
  wire AXI_15_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29897.18-29897.45" *)
  output [7:0] AXI_15_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_15_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29898.19-29898.43" *)
  output [20:0] AXI_15_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_15_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29899.18-29899.43" *)
  output [7:0] AXI_15_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_15_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29900.18-29900.44" *)
  output [1:0] AXI_15_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_15_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29901.12-29901.36" *)
  output AXI_15_DFI_INIT_COMPLETE;
  wire AXI_15_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30679.11-30679.34" *)
  input AXI_15_DFI_LP_PWR_X_REQ;
  wire AXI_15_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29902.12-29902.33" *)
  output AXI_15_DFI_PHYUPD_REQ;
  wire AXI_15_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29903.12-29903.35" *)
  output AXI_15_DFI_PHY_LP_STATE;
  wire AXI_15_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29904.12-29904.32" *)
  output AXI_15_DFI_RST_N_BUF;
  wire AXI_15_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29905.20-29905.32" *)
  output [255:0] AXI_15_RDATA;
  wire [255:0] AXI_15_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29906.19-29906.38" *)
  output [31:0] AXI_15_RDATA_PARITY;
  wire [31:0] AXI_15_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29907.18-29907.28" *)
  output [5:0] AXI_15_RID;
  wire [5:0] AXI_15_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29908.12-29908.24" *)
  output AXI_15_RLAST;
  wire AXI_15_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30680.11-30680.24" *)
  input AXI_15_RREADY;
  wire AXI_15_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29909.18-29909.30" *)
  output [1:0] AXI_15_RRESP;
  wire [1:0] AXI_15_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29910.12-29910.25" *)
  output AXI_15_RVALID;
  wire AXI_15_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30681.19-30681.31" *)
  input [255:0] AXI_15_WDATA;
  wire [255:0] AXI_15_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30682.18-30682.37" *)
  input [31:0] AXI_15_WDATA_PARITY;
  wire [31:0] AXI_15_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30683.11-30683.23" *)
  input AXI_15_WLAST;
  wire AXI_15_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29911.12-29911.25" *)
  output AXI_15_WREADY;
  wire AXI_15_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30684.18-30684.30" *)
  input [31:0] AXI_15_WSTRB;
  wire [31:0] AXI_15_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30685.11-30685.24" *)
  input AXI_15_WVALID;
  wire AXI_15_WVALID;
  (* invertible_pin = "IS_AXI_16_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30687.11-30687.22" *)
  input AXI_16_ACLK;
  wire AXI_16_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30688.18-30688.31" *)
  input [36:0] AXI_16_ARADDR;
  wire [36:0] AXI_16_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30689.17-30689.31" *)
  input [1:0] AXI_16_ARBURST;
  wire [1:0] AXI_16_ARBURST;
  (* invertible_pin = "IS_AXI_16_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30691.11-30691.26" *)
  input AXI_16_ARESET_N;
  wire AXI_16_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30692.17-30692.28" *)
  input [5:0] AXI_16_ARID;
  wire [5:0] AXI_16_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30693.17-30693.29" *)
  input [3:0] AXI_16_ARLEN;
  wire [3:0] AXI_16_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29912.12-29912.26" *)
  output AXI_16_ARREADY;
  wire AXI_16_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30694.17-30694.30" *)
  input [2:0] AXI_16_ARSIZE;
  wire [2:0] AXI_16_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30695.11-30695.25" *)
  input AXI_16_ARVALID;
  wire AXI_16_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30696.18-30696.31" *)
  input [36:0] AXI_16_AWADDR;
  wire [36:0] AXI_16_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30697.17-30697.31" *)
  input [1:0] AXI_16_AWBURST;
  wire [1:0] AXI_16_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30698.17-30698.28" *)
  input [5:0] AXI_16_AWID;
  wire [5:0] AXI_16_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30699.17-30699.29" *)
  input [3:0] AXI_16_AWLEN;
  wire [3:0] AXI_16_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29913.12-29913.26" *)
  output AXI_16_AWREADY;
  wire AXI_16_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30700.17-30700.30" *)
  input [2:0] AXI_16_AWSIZE;
  wire [2:0] AXI_16_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30701.11-30701.25" *)
  input AXI_16_AWVALID;
  wire AXI_16_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29914.18-29914.28" *)
  output [5:0] AXI_16_BID;
  wire [5:0] AXI_16_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30702.11-30702.24" *)
  input AXI_16_BREADY;
  wire AXI_16_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29915.18-29915.30" *)
  output [1:0] AXI_16_BRESP;
  wire [1:0] AXI_16_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29916.12-29916.25" *)
  output AXI_16_BVALID;
  wire AXI_16_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29917.18-29917.38" *)
  output [1:0] AXI_16_DFI_AW_AERR_N;
  wire [1:0] AXI_16_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29918.12-29918.30" *)
  output AXI_16_DFI_CLK_BUF;
  wire AXI_16_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29919.18-29919.45" *)
  output [7:0] AXI_16_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_16_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29920.19-29920.43" *)
  output [20:0] AXI_16_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_16_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29921.18-29921.43" *)
  output [7:0] AXI_16_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_16_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29922.18-29922.44" *)
  output [1:0] AXI_16_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_16_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29923.12-29923.36" *)
  output AXI_16_DFI_INIT_COMPLETE;
  wire AXI_16_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30703.11-30703.34" *)
  input AXI_16_DFI_LP_PWR_X_REQ;
  wire AXI_16_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29924.12-29924.33" *)
  output AXI_16_DFI_PHYUPD_REQ;
  wire AXI_16_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29925.12-29925.35" *)
  output AXI_16_DFI_PHY_LP_STATE;
  wire AXI_16_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29926.12-29926.32" *)
  output AXI_16_DFI_RST_N_BUF;
  wire AXI_16_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29927.18-29927.34" *)
  output [5:0] AXI_16_MC_STATUS;
  wire [5:0] AXI_16_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29928.18-29928.35" *)
  output [7:0] AXI_16_PHY_STATUS;
  wire [7:0] AXI_16_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29929.20-29929.32" *)
  output [255:0] AXI_16_RDATA;
  wire [255:0] AXI_16_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29930.19-29930.38" *)
  output [31:0] AXI_16_RDATA_PARITY;
  wire [31:0] AXI_16_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29931.18-29931.28" *)
  output [5:0] AXI_16_RID;
  wire [5:0] AXI_16_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29932.12-29932.24" *)
  output AXI_16_RLAST;
  wire AXI_16_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30704.11-30704.24" *)
  input AXI_16_RREADY;
  wire AXI_16_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29933.18-29933.30" *)
  output [1:0] AXI_16_RRESP;
  wire [1:0] AXI_16_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29934.12-29934.25" *)
  output AXI_16_RVALID;
  wire AXI_16_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30705.19-30705.31" *)
  input [255:0] AXI_16_WDATA;
  wire [255:0] AXI_16_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30706.18-30706.37" *)
  input [31:0] AXI_16_WDATA_PARITY;
  wire [31:0] AXI_16_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30707.11-30707.23" *)
  input AXI_16_WLAST;
  wire AXI_16_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29935.12-29935.25" *)
  output AXI_16_WREADY;
  wire AXI_16_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30708.18-30708.30" *)
  input [31:0] AXI_16_WSTRB;
  wire [31:0] AXI_16_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30709.11-30709.24" *)
  input AXI_16_WVALID;
  wire AXI_16_WVALID;
  (* invertible_pin = "IS_AXI_17_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30711.11-30711.22" *)
  input AXI_17_ACLK;
  wire AXI_17_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30712.18-30712.31" *)
  input [36:0] AXI_17_ARADDR;
  wire [36:0] AXI_17_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30713.17-30713.31" *)
  input [1:0] AXI_17_ARBURST;
  wire [1:0] AXI_17_ARBURST;
  (* invertible_pin = "IS_AXI_17_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30715.11-30715.26" *)
  input AXI_17_ARESET_N;
  wire AXI_17_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30716.17-30716.28" *)
  input [5:0] AXI_17_ARID;
  wire [5:0] AXI_17_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30717.17-30717.29" *)
  input [3:0] AXI_17_ARLEN;
  wire [3:0] AXI_17_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29936.12-29936.26" *)
  output AXI_17_ARREADY;
  wire AXI_17_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30718.17-30718.30" *)
  input [2:0] AXI_17_ARSIZE;
  wire [2:0] AXI_17_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30719.11-30719.25" *)
  input AXI_17_ARVALID;
  wire AXI_17_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30720.18-30720.31" *)
  input [36:0] AXI_17_AWADDR;
  wire [36:0] AXI_17_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30721.17-30721.31" *)
  input [1:0] AXI_17_AWBURST;
  wire [1:0] AXI_17_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30722.17-30722.28" *)
  input [5:0] AXI_17_AWID;
  wire [5:0] AXI_17_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30723.17-30723.29" *)
  input [3:0] AXI_17_AWLEN;
  wire [3:0] AXI_17_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29937.12-29937.26" *)
  output AXI_17_AWREADY;
  wire AXI_17_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30724.17-30724.30" *)
  input [2:0] AXI_17_AWSIZE;
  wire [2:0] AXI_17_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30725.11-30725.25" *)
  input AXI_17_AWVALID;
  wire AXI_17_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29938.18-29938.28" *)
  output [5:0] AXI_17_BID;
  wire [5:0] AXI_17_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30726.11-30726.24" *)
  input AXI_17_BREADY;
  wire AXI_17_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29939.18-29939.30" *)
  output [1:0] AXI_17_BRESP;
  wire [1:0] AXI_17_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29940.12-29940.25" *)
  output AXI_17_BVALID;
  wire AXI_17_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29941.18-29941.38" *)
  output [1:0] AXI_17_DFI_AW_AERR_N;
  wire [1:0] AXI_17_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29942.12-29942.30" *)
  output AXI_17_DFI_CLK_BUF;
  wire AXI_17_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29943.18-29943.45" *)
  output [7:0] AXI_17_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_17_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29944.19-29944.43" *)
  output [20:0] AXI_17_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_17_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29945.18-29945.43" *)
  output [7:0] AXI_17_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_17_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29946.18-29946.44" *)
  output [1:0] AXI_17_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_17_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29947.12-29947.36" *)
  output AXI_17_DFI_INIT_COMPLETE;
  wire AXI_17_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30727.11-30727.34" *)
  input AXI_17_DFI_LP_PWR_X_REQ;
  wire AXI_17_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29948.12-29948.33" *)
  output AXI_17_DFI_PHYUPD_REQ;
  wire AXI_17_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29949.12-29949.35" *)
  output AXI_17_DFI_PHY_LP_STATE;
  wire AXI_17_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29950.12-29950.32" *)
  output AXI_17_DFI_RST_N_BUF;
  wire AXI_17_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29951.20-29951.32" *)
  output [255:0] AXI_17_RDATA;
  wire [255:0] AXI_17_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29952.19-29952.38" *)
  output [31:0] AXI_17_RDATA_PARITY;
  wire [31:0] AXI_17_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29953.18-29953.28" *)
  output [5:0] AXI_17_RID;
  wire [5:0] AXI_17_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29954.12-29954.24" *)
  output AXI_17_RLAST;
  wire AXI_17_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30728.11-30728.24" *)
  input AXI_17_RREADY;
  wire AXI_17_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29955.18-29955.30" *)
  output [1:0] AXI_17_RRESP;
  wire [1:0] AXI_17_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29956.12-29956.25" *)
  output AXI_17_RVALID;
  wire AXI_17_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30729.19-30729.31" *)
  input [255:0] AXI_17_WDATA;
  wire [255:0] AXI_17_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30730.18-30730.37" *)
  input [31:0] AXI_17_WDATA_PARITY;
  wire [31:0] AXI_17_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30731.11-30731.23" *)
  input AXI_17_WLAST;
  wire AXI_17_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29957.12-29957.25" *)
  output AXI_17_WREADY;
  wire AXI_17_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30732.18-30732.30" *)
  input [31:0] AXI_17_WSTRB;
  wire [31:0] AXI_17_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30733.11-30733.24" *)
  input AXI_17_WVALID;
  wire AXI_17_WVALID;
  (* invertible_pin = "IS_AXI_18_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30735.11-30735.22" *)
  input AXI_18_ACLK;
  wire AXI_18_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30736.18-30736.31" *)
  input [36:0] AXI_18_ARADDR;
  wire [36:0] AXI_18_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30737.17-30737.31" *)
  input [1:0] AXI_18_ARBURST;
  wire [1:0] AXI_18_ARBURST;
  (* invertible_pin = "IS_AXI_18_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30739.11-30739.26" *)
  input AXI_18_ARESET_N;
  wire AXI_18_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30740.17-30740.28" *)
  input [5:0] AXI_18_ARID;
  wire [5:0] AXI_18_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30741.17-30741.29" *)
  input [3:0] AXI_18_ARLEN;
  wire [3:0] AXI_18_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29958.12-29958.26" *)
  output AXI_18_ARREADY;
  wire AXI_18_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30742.17-30742.30" *)
  input [2:0] AXI_18_ARSIZE;
  wire [2:0] AXI_18_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30743.11-30743.25" *)
  input AXI_18_ARVALID;
  wire AXI_18_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30744.18-30744.31" *)
  input [36:0] AXI_18_AWADDR;
  wire [36:0] AXI_18_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30745.17-30745.31" *)
  input [1:0] AXI_18_AWBURST;
  wire [1:0] AXI_18_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30746.17-30746.28" *)
  input [5:0] AXI_18_AWID;
  wire [5:0] AXI_18_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30747.17-30747.29" *)
  input [3:0] AXI_18_AWLEN;
  wire [3:0] AXI_18_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29959.12-29959.26" *)
  output AXI_18_AWREADY;
  wire AXI_18_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30748.17-30748.30" *)
  input [2:0] AXI_18_AWSIZE;
  wire [2:0] AXI_18_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30749.11-30749.25" *)
  input AXI_18_AWVALID;
  wire AXI_18_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29960.18-29960.28" *)
  output [5:0] AXI_18_BID;
  wire [5:0] AXI_18_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30750.11-30750.24" *)
  input AXI_18_BREADY;
  wire AXI_18_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29961.18-29961.30" *)
  output [1:0] AXI_18_BRESP;
  wire [1:0] AXI_18_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29962.12-29962.25" *)
  output AXI_18_BVALID;
  wire AXI_18_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29963.18-29963.38" *)
  output [1:0] AXI_18_DFI_AW_AERR_N;
  wire [1:0] AXI_18_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29964.12-29964.30" *)
  output AXI_18_DFI_CLK_BUF;
  wire AXI_18_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29965.18-29965.45" *)
  output [7:0] AXI_18_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_18_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29966.19-29966.43" *)
  output [20:0] AXI_18_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_18_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29967.18-29967.43" *)
  output [7:0] AXI_18_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_18_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29968.18-29968.44" *)
  output [1:0] AXI_18_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_18_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29969.12-29969.36" *)
  output AXI_18_DFI_INIT_COMPLETE;
  wire AXI_18_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30751.11-30751.34" *)
  input AXI_18_DFI_LP_PWR_X_REQ;
  wire AXI_18_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29970.12-29970.33" *)
  output AXI_18_DFI_PHYUPD_REQ;
  wire AXI_18_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29971.12-29971.35" *)
  output AXI_18_DFI_PHY_LP_STATE;
  wire AXI_18_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29972.12-29972.32" *)
  output AXI_18_DFI_RST_N_BUF;
  wire AXI_18_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29973.18-29973.34" *)
  output [5:0] AXI_18_MC_STATUS;
  wire [5:0] AXI_18_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29974.18-29974.35" *)
  output [7:0] AXI_18_PHY_STATUS;
  wire [7:0] AXI_18_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29975.20-29975.32" *)
  output [255:0] AXI_18_RDATA;
  wire [255:0] AXI_18_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29976.19-29976.38" *)
  output [31:0] AXI_18_RDATA_PARITY;
  wire [31:0] AXI_18_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29977.18-29977.28" *)
  output [5:0] AXI_18_RID;
  wire [5:0] AXI_18_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29978.12-29978.24" *)
  output AXI_18_RLAST;
  wire AXI_18_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30752.11-30752.24" *)
  input AXI_18_RREADY;
  wire AXI_18_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29979.18-29979.30" *)
  output [1:0] AXI_18_RRESP;
  wire [1:0] AXI_18_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29980.12-29980.25" *)
  output AXI_18_RVALID;
  wire AXI_18_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30753.19-30753.31" *)
  input [255:0] AXI_18_WDATA;
  wire [255:0] AXI_18_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30754.18-30754.37" *)
  input [31:0] AXI_18_WDATA_PARITY;
  wire [31:0] AXI_18_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30755.11-30755.23" *)
  input AXI_18_WLAST;
  wire AXI_18_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29981.12-29981.25" *)
  output AXI_18_WREADY;
  wire AXI_18_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30756.18-30756.30" *)
  input [31:0] AXI_18_WSTRB;
  wire [31:0] AXI_18_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30757.11-30757.24" *)
  input AXI_18_WVALID;
  wire AXI_18_WVALID;
  (* invertible_pin = "IS_AXI_19_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30759.11-30759.22" *)
  input AXI_19_ACLK;
  wire AXI_19_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30760.18-30760.31" *)
  input [36:0] AXI_19_ARADDR;
  wire [36:0] AXI_19_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30761.17-30761.31" *)
  input [1:0] AXI_19_ARBURST;
  wire [1:0] AXI_19_ARBURST;
  (* invertible_pin = "IS_AXI_19_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30763.11-30763.26" *)
  input AXI_19_ARESET_N;
  wire AXI_19_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30764.17-30764.28" *)
  input [5:0] AXI_19_ARID;
  wire [5:0] AXI_19_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30765.17-30765.29" *)
  input [3:0] AXI_19_ARLEN;
  wire [3:0] AXI_19_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29982.12-29982.26" *)
  output AXI_19_ARREADY;
  wire AXI_19_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30766.17-30766.30" *)
  input [2:0] AXI_19_ARSIZE;
  wire [2:0] AXI_19_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30767.11-30767.25" *)
  input AXI_19_ARVALID;
  wire AXI_19_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30768.18-30768.31" *)
  input [36:0] AXI_19_AWADDR;
  wire [36:0] AXI_19_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30769.17-30769.31" *)
  input [1:0] AXI_19_AWBURST;
  wire [1:0] AXI_19_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30770.17-30770.28" *)
  input [5:0] AXI_19_AWID;
  wire [5:0] AXI_19_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30771.17-30771.29" *)
  input [3:0] AXI_19_AWLEN;
  wire [3:0] AXI_19_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29983.12-29983.26" *)
  output AXI_19_AWREADY;
  wire AXI_19_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30772.17-30772.30" *)
  input [2:0] AXI_19_AWSIZE;
  wire [2:0] AXI_19_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30773.11-30773.25" *)
  input AXI_19_AWVALID;
  wire AXI_19_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29984.18-29984.28" *)
  output [5:0] AXI_19_BID;
  wire [5:0] AXI_19_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30774.11-30774.24" *)
  input AXI_19_BREADY;
  wire AXI_19_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29985.18-29985.30" *)
  output [1:0] AXI_19_BRESP;
  wire [1:0] AXI_19_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29986.12-29986.25" *)
  output AXI_19_BVALID;
  wire AXI_19_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29987.18-29987.38" *)
  output [1:0] AXI_19_DFI_AW_AERR_N;
  wire [1:0] AXI_19_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29988.12-29988.30" *)
  output AXI_19_DFI_CLK_BUF;
  wire AXI_19_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29989.18-29989.45" *)
  output [7:0] AXI_19_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_19_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29990.19-29990.43" *)
  output [20:0] AXI_19_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_19_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29991.18-29991.43" *)
  output [7:0] AXI_19_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_19_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29992.18-29992.44" *)
  output [1:0] AXI_19_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_19_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29993.12-29993.36" *)
  output AXI_19_DFI_INIT_COMPLETE;
  wire AXI_19_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30775.11-30775.34" *)
  input AXI_19_DFI_LP_PWR_X_REQ;
  wire AXI_19_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29994.12-29994.33" *)
  output AXI_19_DFI_PHYUPD_REQ;
  wire AXI_19_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29995.12-29995.35" *)
  output AXI_19_DFI_PHY_LP_STATE;
  wire AXI_19_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29996.12-29996.32" *)
  output AXI_19_DFI_RST_N_BUF;
  wire AXI_19_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29997.20-29997.32" *)
  output [255:0] AXI_19_RDATA;
  wire [255:0] AXI_19_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29998.19-29998.38" *)
  output [31:0] AXI_19_RDATA_PARITY;
  wire [31:0] AXI_19_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29999.18-29999.28" *)
  output [5:0] AXI_19_RID;
  wire [5:0] AXI_19_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30000.12-30000.24" *)
  output AXI_19_RLAST;
  wire AXI_19_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30776.11-30776.24" *)
  input AXI_19_RREADY;
  wire AXI_19_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30001.18-30001.30" *)
  output [1:0] AXI_19_RRESP;
  wire [1:0] AXI_19_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30002.12-30002.25" *)
  output AXI_19_RVALID;
  wire AXI_19_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30777.19-30777.31" *)
  input [255:0] AXI_19_WDATA;
  wire [255:0] AXI_19_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30778.18-30778.37" *)
  input [31:0] AXI_19_WDATA_PARITY;
  wire [31:0] AXI_19_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30779.11-30779.23" *)
  input AXI_19_WLAST;
  wire AXI_19_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30003.12-30003.25" *)
  output AXI_19_WREADY;
  wire AXI_19_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30780.18-30780.30" *)
  input [31:0] AXI_19_WSTRB;
  wire [31:0] AXI_19_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30781.11-30781.24" *)
  input AXI_19_WVALID;
  wire AXI_19_WVALID;
  (* invertible_pin = "IS_AXI_20_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30783.11-30783.22" *)
  input AXI_20_ACLK;
  wire AXI_20_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30784.18-30784.31" *)
  input [36:0] AXI_20_ARADDR;
  wire [36:0] AXI_20_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30785.17-30785.31" *)
  input [1:0] AXI_20_ARBURST;
  wire [1:0] AXI_20_ARBURST;
  (* invertible_pin = "IS_AXI_20_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30787.11-30787.26" *)
  input AXI_20_ARESET_N;
  wire AXI_20_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30788.17-30788.28" *)
  input [5:0] AXI_20_ARID;
  wire [5:0] AXI_20_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30789.17-30789.29" *)
  input [3:0] AXI_20_ARLEN;
  wire [3:0] AXI_20_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30004.12-30004.26" *)
  output AXI_20_ARREADY;
  wire AXI_20_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30790.17-30790.30" *)
  input [2:0] AXI_20_ARSIZE;
  wire [2:0] AXI_20_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30791.11-30791.25" *)
  input AXI_20_ARVALID;
  wire AXI_20_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30792.18-30792.31" *)
  input [36:0] AXI_20_AWADDR;
  wire [36:0] AXI_20_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30793.17-30793.31" *)
  input [1:0] AXI_20_AWBURST;
  wire [1:0] AXI_20_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30794.17-30794.28" *)
  input [5:0] AXI_20_AWID;
  wire [5:0] AXI_20_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30795.17-30795.29" *)
  input [3:0] AXI_20_AWLEN;
  wire [3:0] AXI_20_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30005.12-30005.26" *)
  output AXI_20_AWREADY;
  wire AXI_20_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30796.17-30796.30" *)
  input [2:0] AXI_20_AWSIZE;
  wire [2:0] AXI_20_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30797.11-30797.25" *)
  input AXI_20_AWVALID;
  wire AXI_20_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30006.18-30006.28" *)
  output [5:0] AXI_20_BID;
  wire [5:0] AXI_20_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30798.11-30798.24" *)
  input AXI_20_BREADY;
  wire AXI_20_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30007.18-30007.30" *)
  output [1:0] AXI_20_BRESP;
  wire [1:0] AXI_20_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30008.12-30008.25" *)
  output AXI_20_BVALID;
  wire AXI_20_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30009.18-30009.38" *)
  output [1:0] AXI_20_DFI_AW_AERR_N;
  wire [1:0] AXI_20_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30010.12-30010.30" *)
  output AXI_20_DFI_CLK_BUF;
  wire AXI_20_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30011.18-30011.45" *)
  output [7:0] AXI_20_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_20_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30012.19-30012.43" *)
  output [20:0] AXI_20_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_20_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30013.18-30013.43" *)
  output [7:0] AXI_20_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_20_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30014.18-30014.44" *)
  output [1:0] AXI_20_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_20_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30015.12-30015.36" *)
  output AXI_20_DFI_INIT_COMPLETE;
  wire AXI_20_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30799.11-30799.34" *)
  input AXI_20_DFI_LP_PWR_X_REQ;
  wire AXI_20_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30016.12-30016.33" *)
  output AXI_20_DFI_PHYUPD_REQ;
  wire AXI_20_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30017.12-30017.35" *)
  output AXI_20_DFI_PHY_LP_STATE;
  wire AXI_20_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30018.12-30018.32" *)
  output AXI_20_DFI_RST_N_BUF;
  wire AXI_20_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30019.18-30019.34" *)
  output [5:0] AXI_20_MC_STATUS;
  wire [5:0] AXI_20_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30020.18-30020.35" *)
  output [7:0] AXI_20_PHY_STATUS;
  wire [7:0] AXI_20_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30021.20-30021.32" *)
  output [255:0] AXI_20_RDATA;
  wire [255:0] AXI_20_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30022.19-30022.38" *)
  output [31:0] AXI_20_RDATA_PARITY;
  wire [31:0] AXI_20_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30023.18-30023.28" *)
  output [5:0] AXI_20_RID;
  wire [5:0] AXI_20_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30024.12-30024.24" *)
  output AXI_20_RLAST;
  wire AXI_20_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30800.11-30800.24" *)
  input AXI_20_RREADY;
  wire AXI_20_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30025.18-30025.30" *)
  output [1:0] AXI_20_RRESP;
  wire [1:0] AXI_20_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30026.12-30026.25" *)
  output AXI_20_RVALID;
  wire AXI_20_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30801.19-30801.31" *)
  input [255:0] AXI_20_WDATA;
  wire [255:0] AXI_20_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30802.18-30802.37" *)
  input [31:0] AXI_20_WDATA_PARITY;
  wire [31:0] AXI_20_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30803.11-30803.23" *)
  input AXI_20_WLAST;
  wire AXI_20_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30027.12-30027.25" *)
  output AXI_20_WREADY;
  wire AXI_20_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30804.18-30804.30" *)
  input [31:0] AXI_20_WSTRB;
  wire [31:0] AXI_20_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30805.11-30805.24" *)
  input AXI_20_WVALID;
  wire AXI_20_WVALID;
  (* invertible_pin = "IS_AXI_21_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30807.11-30807.22" *)
  input AXI_21_ACLK;
  wire AXI_21_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30808.18-30808.31" *)
  input [36:0] AXI_21_ARADDR;
  wire [36:0] AXI_21_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30809.17-30809.31" *)
  input [1:0] AXI_21_ARBURST;
  wire [1:0] AXI_21_ARBURST;
  (* invertible_pin = "IS_AXI_21_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30811.11-30811.26" *)
  input AXI_21_ARESET_N;
  wire AXI_21_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30812.17-30812.28" *)
  input [5:0] AXI_21_ARID;
  wire [5:0] AXI_21_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30813.17-30813.29" *)
  input [3:0] AXI_21_ARLEN;
  wire [3:0] AXI_21_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30028.12-30028.26" *)
  output AXI_21_ARREADY;
  wire AXI_21_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30814.17-30814.30" *)
  input [2:0] AXI_21_ARSIZE;
  wire [2:0] AXI_21_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30815.11-30815.25" *)
  input AXI_21_ARVALID;
  wire AXI_21_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30816.18-30816.31" *)
  input [36:0] AXI_21_AWADDR;
  wire [36:0] AXI_21_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30817.17-30817.31" *)
  input [1:0] AXI_21_AWBURST;
  wire [1:0] AXI_21_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30818.17-30818.28" *)
  input [5:0] AXI_21_AWID;
  wire [5:0] AXI_21_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30819.17-30819.29" *)
  input [3:0] AXI_21_AWLEN;
  wire [3:0] AXI_21_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30029.12-30029.26" *)
  output AXI_21_AWREADY;
  wire AXI_21_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30820.17-30820.30" *)
  input [2:0] AXI_21_AWSIZE;
  wire [2:0] AXI_21_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30821.11-30821.25" *)
  input AXI_21_AWVALID;
  wire AXI_21_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30030.18-30030.28" *)
  output [5:0] AXI_21_BID;
  wire [5:0] AXI_21_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30822.11-30822.24" *)
  input AXI_21_BREADY;
  wire AXI_21_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30031.18-30031.30" *)
  output [1:0] AXI_21_BRESP;
  wire [1:0] AXI_21_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30032.12-30032.25" *)
  output AXI_21_BVALID;
  wire AXI_21_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30033.18-30033.38" *)
  output [1:0] AXI_21_DFI_AW_AERR_N;
  wire [1:0] AXI_21_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30034.12-30034.30" *)
  output AXI_21_DFI_CLK_BUF;
  wire AXI_21_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30035.18-30035.45" *)
  output [7:0] AXI_21_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_21_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30036.19-30036.43" *)
  output [20:0] AXI_21_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_21_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30037.18-30037.43" *)
  output [7:0] AXI_21_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_21_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30038.18-30038.44" *)
  output [1:0] AXI_21_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_21_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30039.12-30039.36" *)
  output AXI_21_DFI_INIT_COMPLETE;
  wire AXI_21_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30823.11-30823.34" *)
  input AXI_21_DFI_LP_PWR_X_REQ;
  wire AXI_21_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30040.12-30040.33" *)
  output AXI_21_DFI_PHYUPD_REQ;
  wire AXI_21_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30041.12-30041.35" *)
  output AXI_21_DFI_PHY_LP_STATE;
  wire AXI_21_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30042.12-30042.32" *)
  output AXI_21_DFI_RST_N_BUF;
  wire AXI_21_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30043.20-30043.32" *)
  output [255:0] AXI_21_RDATA;
  wire [255:0] AXI_21_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30044.19-30044.38" *)
  output [31:0] AXI_21_RDATA_PARITY;
  wire [31:0] AXI_21_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30045.18-30045.28" *)
  output [5:0] AXI_21_RID;
  wire [5:0] AXI_21_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30046.12-30046.24" *)
  output AXI_21_RLAST;
  wire AXI_21_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30824.11-30824.24" *)
  input AXI_21_RREADY;
  wire AXI_21_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30047.18-30047.30" *)
  output [1:0] AXI_21_RRESP;
  wire [1:0] AXI_21_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30048.12-30048.25" *)
  output AXI_21_RVALID;
  wire AXI_21_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30825.19-30825.31" *)
  input [255:0] AXI_21_WDATA;
  wire [255:0] AXI_21_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30826.18-30826.37" *)
  input [31:0] AXI_21_WDATA_PARITY;
  wire [31:0] AXI_21_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30827.11-30827.23" *)
  input AXI_21_WLAST;
  wire AXI_21_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30049.12-30049.25" *)
  output AXI_21_WREADY;
  wire AXI_21_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30828.18-30828.30" *)
  input [31:0] AXI_21_WSTRB;
  wire [31:0] AXI_21_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30829.11-30829.24" *)
  input AXI_21_WVALID;
  wire AXI_21_WVALID;
  (* invertible_pin = "IS_AXI_22_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30831.11-30831.22" *)
  input AXI_22_ACLK;
  wire AXI_22_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30832.18-30832.31" *)
  input [36:0] AXI_22_ARADDR;
  wire [36:0] AXI_22_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30833.17-30833.31" *)
  input [1:0] AXI_22_ARBURST;
  wire [1:0] AXI_22_ARBURST;
  (* invertible_pin = "IS_AXI_22_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30835.11-30835.26" *)
  input AXI_22_ARESET_N;
  wire AXI_22_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30836.17-30836.28" *)
  input [5:0] AXI_22_ARID;
  wire [5:0] AXI_22_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30837.17-30837.29" *)
  input [3:0] AXI_22_ARLEN;
  wire [3:0] AXI_22_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30050.12-30050.26" *)
  output AXI_22_ARREADY;
  wire AXI_22_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30838.17-30838.30" *)
  input [2:0] AXI_22_ARSIZE;
  wire [2:0] AXI_22_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30839.11-30839.25" *)
  input AXI_22_ARVALID;
  wire AXI_22_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30840.18-30840.31" *)
  input [36:0] AXI_22_AWADDR;
  wire [36:0] AXI_22_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30841.17-30841.31" *)
  input [1:0] AXI_22_AWBURST;
  wire [1:0] AXI_22_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30842.17-30842.28" *)
  input [5:0] AXI_22_AWID;
  wire [5:0] AXI_22_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30843.17-30843.29" *)
  input [3:0] AXI_22_AWLEN;
  wire [3:0] AXI_22_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30051.12-30051.26" *)
  output AXI_22_AWREADY;
  wire AXI_22_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30844.17-30844.30" *)
  input [2:0] AXI_22_AWSIZE;
  wire [2:0] AXI_22_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30845.11-30845.25" *)
  input AXI_22_AWVALID;
  wire AXI_22_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30052.18-30052.28" *)
  output [5:0] AXI_22_BID;
  wire [5:0] AXI_22_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30846.11-30846.24" *)
  input AXI_22_BREADY;
  wire AXI_22_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30053.18-30053.30" *)
  output [1:0] AXI_22_BRESP;
  wire [1:0] AXI_22_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30054.12-30054.25" *)
  output AXI_22_BVALID;
  wire AXI_22_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30055.18-30055.38" *)
  output [1:0] AXI_22_DFI_AW_AERR_N;
  wire [1:0] AXI_22_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30056.12-30056.30" *)
  output AXI_22_DFI_CLK_BUF;
  wire AXI_22_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30057.18-30057.45" *)
  output [7:0] AXI_22_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_22_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30058.19-30058.43" *)
  output [20:0] AXI_22_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_22_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30059.18-30059.43" *)
  output [7:0] AXI_22_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_22_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30060.18-30060.44" *)
  output [1:0] AXI_22_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_22_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30061.12-30061.36" *)
  output AXI_22_DFI_INIT_COMPLETE;
  wire AXI_22_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30847.11-30847.34" *)
  input AXI_22_DFI_LP_PWR_X_REQ;
  wire AXI_22_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30062.12-30062.33" *)
  output AXI_22_DFI_PHYUPD_REQ;
  wire AXI_22_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30063.12-30063.35" *)
  output AXI_22_DFI_PHY_LP_STATE;
  wire AXI_22_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30064.12-30064.32" *)
  output AXI_22_DFI_RST_N_BUF;
  wire AXI_22_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30065.18-30065.34" *)
  output [5:0] AXI_22_MC_STATUS;
  wire [5:0] AXI_22_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30066.18-30066.35" *)
  output [7:0] AXI_22_PHY_STATUS;
  wire [7:0] AXI_22_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30067.20-30067.32" *)
  output [255:0] AXI_22_RDATA;
  wire [255:0] AXI_22_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30068.19-30068.38" *)
  output [31:0] AXI_22_RDATA_PARITY;
  wire [31:0] AXI_22_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30069.18-30069.28" *)
  output [5:0] AXI_22_RID;
  wire [5:0] AXI_22_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30070.12-30070.24" *)
  output AXI_22_RLAST;
  wire AXI_22_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30848.11-30848.24" *)
  input AXI_22_RREADY;
  wire AXI_22_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30071.18-30071.30" *)
  output [1:0] AXI_22_RRESP;
  wire [1:0] AXI_22_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30072.12-30072.25" *)
  output AXI_22_RVALID;
  wire AXI_22_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30849.19-30849.31" *)
  input [255:0] AXI_22_WDATA;
  wire [255:0] AXI_22_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30850.18-30850.37" *)
  input [31:0] AXI_22_WDATA_PARITY;
  wire [31:0] AXI_22_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30851.11-30851.23" *)
  input AXI_22_WLAST;
  wire AXI_22_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30073.12-30073.25" *)
  output AXI_22_WREADY;
  wire AXI_22_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30852.18-30852.30" *)
  input [31:0] AXI_22_WSTRB;
  wire [31:0] AXI_22_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30853.11-30853.24" *)
  input AXI_22_WVALID;
  wire AXI_22_WVALID;
  (* invertible_pin = "IS_AXI_23_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30855.11-30855.22" *)
  input AXI_23_ACLK;
  wire AXI_23_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30856.18-30856.31" *)
  input [36:0] AXI_23_ARADDR;
  wire [36:0] AXI_23_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30857.17-30857.31" *)
  input [1:0] AXI_23_ARBURST;
  wire [1:0] AXI_23_ARBURST;
  (* invertible_pin = "IS_AXI_23_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30859.11-30859.26" *)
  input AXI_23_ARESET_N;
  wire AXI_23_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30860.17-30860.28" *)
  input [5:0] AXI_23_ARID;
  wire [5:0] AXI_23_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30861.17-30861.29" *)
  input [3:0] AXI_23_ARLEN;
  wire [3:0] AXI_23_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30074.12-30074.26" *)
  output AXI_23_ARREADY;
  wire AXI_23_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30862.17-30862.30" *)
  input [2:0] AXI_23_ARSIZE;
  wire [2:0] AXI_23_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30863.11-30863.25" *)
  input AXI_23_ARVALID;
  wire AXI_23_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30864.18-30864.31" *)
  input [36:0] AXI_23_AWADDR;
  wire [36:0] AXI_23_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30865.17-30865.31" *)
  input [1:0] AXI_23_AWBURST;
  wire [1:0] AXI_23_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30866.17-30866.28" *)
  input [5:0] AXI_23_AWID;
  wire [5:0] AXI_23_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30867.17-30867.29" *)
  input [3:0] AXI_23_AWLEN;
  wire [3:0] AXI_23_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30075.12-30075.26" *)
  output AXI_23_AWREADY;
  wire AXI_23_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30868.17-30868.30" *)
  input [2:0] AXI_23_AWSIZE;
  wire [2:0] AXI_23_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30869.11-30869.25" *)
  input AXI_23_AWVALID;
  wire AXI_23_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30076.18-30076.28" *)
  output [5:0] AXI_23_BID;
  wire [5:0] AXI_23_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30870.11-30870.24" *)
  input AXI_23_BREADY;
  wire AXI_23_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30077.18-30077.30" *)
  output [1:0] AXI_23_BRESP;
  wire [1:0] AXI_23_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30078.12-30078.25" *)
  output AXI_23_BVALID;
  wire AXI_23_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30079.18-30079.38" *)
  output [1:0] AXI_23_DFI_AW_AERR_N;
  wire [1:0] AXI_23_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30080.12-30080.30" *)
  output AXI_23_DFI_CLK_BUF;
  wire AXI_23_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30081.18-30081.45" *)
  output [7:0] AXI_23_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_23_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30082.19-30082.43" *)
  output [20:0] AXI_23_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_23_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30083.18-30083.43" *)
  output [7:0] AXI_23_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_23_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30084.18-30084.44" *)
  output [1:0] AXI_23_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_23_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30085.12-30085.36" *)
  output AXI_23_DFI_INIT_COMPLETE;
  wire AXI_23_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30871.11-30871.34" *)
  input AXI_23_DFI_LP_PWR_X_REQ;
  wire AXI_23_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30086.12-30086.33" *)
  output AXI_23_DFI_PHYUPD_REQ;
  wire AXI_23_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30087.12-30087.35" *)
  output AXI_23_DFI_PHY_LP_STATE;
  wire AXI_23_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30088.12-30088.32" *)
  output AXI_23_DFI_RST_N_BUF;
  wire AXI_23_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30089.20-30089.32" *)
  output [255:0] AXI_23_RDATA;
  wire [255:0] AXI_23_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30090.19-30090.38" *)
  output [31:0] AXI_23_RDATA_PARITY;
  wire [31:0] AXI_23_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30091.18-30091.28" *)
  output [5:0] AXI_23_RID;
  wire [5:0] AXI_23_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30092.12-30092.24" *)
  output AXI_23_RLAST;
  wire AXI_23_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30872.11-30872.24" *)
  input AXI_23_RREADY;
  wire AXI_23_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30093.18-30093.30" *)
  output [1:0] AXI_23_RRESP;
  wire [1:0] AXI_23_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30094.12-30094.25" *)
  output AXI_23_RVALID;
  wire AXI_23_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30873.19-30873.31" *)
  input [255:0] AXI_23_WDATA;
  wire [255:0] AXI_23_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30874.18-30874.37" *)
  input [31:0] AXI_23_WDATA_PARITY;
  wire [31:0] AXI_23_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30875.11-30875.23" *)
  input AXI_23_WLAST;
  wire AXI_23_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30095.12-30095.25" *)
  output AXI_23_WREADY;
  wire AXI_23_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30876.18-30876.30" *)
  input [31:0] AXI_23_WSTRB;
  wire [31:0] AXI_23_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30877.11-30877.24" *)
  input AXI_23_WVALID;
  wire AXI_23_WVALID;
  (* invertible_pin = "IS_AXI_24_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30879.11-30879.22" *)
  input AXI_24_ACLK;
  wire AXI_24_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30880.18-30880.31" *)
  input [36:0] AXI_24_ARADDR;
  wire [36:0] AXI_24_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30881.17-30881.31" *)
  input [1:0] AXI_24_ARBURST;
  wire [1:0] AXI_24_ARBURST;
  (* invertible_pin = "IS_AXI_24_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30883.11-30883.26" *)
  input AXI_24_ARESET_N;
  wire AXI_24_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30884.17-30884.28" *)
  input [5:0] AXI_24_ARID;
  wire [5:0] AXI_24_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30885.17-30885.29" *)
  input [3:0] AXI_24_ARLEN;
  wire [3:0] AXI_24_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30096.12-30096.26" *)
  output AXI_24_ARREADY;
  wire AXI_24_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30886.17-30886.30" *)
  input [2:0] AXI_24_ARSIZE;
  wire [2:0] AXI_24_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30887.11-30887.25" *)
  input AXI_24_ARVALID;
  wire AXI_24_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30888.18-30888.31" *)
  input [36:0] AXI_24_AWADDR;
  wire [36:0] AXI_24_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30889.17-30889.31" *)
  input [1:0] AXI_24_AWBURST;
  wire [1:0] AXI_24_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30890.17-30890.28" *)
  input [5:0] AXI_24_AWID;
  wire [5:0] AXI_24_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30891.17-30891.29" *)
  input [3:0] AXI_24_AWLEN;
  wire [3:0] AXI_24_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30097.12-30097.26" *)
  output AXI_24_AWREADY;
  wire AXI_24_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30892.17-30892.30" *)
  input [2:0] AXI_24_AWSIZE;
  wire [2:0] AXI_24_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30893.11-30893.25" *)
  input AXI_24_AWVALID;
  wire AXI_24_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30098.18-30098.28" *)
  output [5:0] AXI_24_BID;
  wire [5:0] AXI_24_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30894.11-30894.24" *)
  input AXI_24_BREADY;
  wire AXI_24_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30099.18-30099.30" *)
  output [1:0] AXI_24_BRESP;
  wire [1:0] AXI_24_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30100.12-30100.25" *)
  output AXI_24_BVALID;
  wire AXI_24_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30101.18-30101.38" *)
  output [1:0] AXI_24_DFI_AW_AERR_N;
  wire [1:0] AXI_24_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30102.12-30102.30" *)
  output AXI_24_DFI_CLK_BUF;
  wire AXI_24_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30103.18-30103.45" *)
  output [7:0] AXI_24_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_24_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30104.19-30104.43" *)
  output [20:0] AXI_24_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_24_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30105.18-30105.43" *)
  output [7:0] AXI_24_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_24_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30106.18-30106.44" *)
  output [1:0] AXI_24_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_24_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30107.12-30107.36" *)
  output AXI_24_DFI_INIT_COMPLETE;
  wire AXI_24_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30895.11-30895.34" *)
  input AXI_24_DFI_LP_PWR_X_REQ;
  wire AXI_24_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30108.12-30108.33" *)
  output AXI_24_DFI_PHYUPD_REQ;
  wire AXI_24_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30109.12-30109.35" *)
  output AXI_24_DFI_PHY_LP_STATE;
  wire AXI_24_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30110.12-30110.32" *)
  output AXI_24_DFI_RST_N_BUF;
  wire AXI_24_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30111.18-30111.34" *)
  output [5:0] AXI_24_MC_STATUS;
  wire [5:0] AXI_24_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30112.18-30112.35" *)
  output [7:0] AXI_24_PHY_STATUS;
  wire [7:0] AXI_24_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30113.20-30113.32" *)
  output [255:0] AXI_24_RDATA;
  wire [255:0] AXI_24_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30114.19-30114.38" *)
  output [31:0] AXI_24_RDATA_PARITY;
  wire [31:0] AXI_24_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30115.18-30115.28" *)
  output [5:0] AXI_24_RID;
  wire [5:0] AXI_24_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30116.12-30116.24" *)
  output AXI_24_RLAST;
  wire AXI_24_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30896.11-30896.24" *)
  input AXI_24_RREADY;
  wire AXI_24_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30117.18-30117.30" *)
  output [1:0] AXI_24_RRESP;
  wire [1:0] AXI_24_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30118.12-30118.25" *)
  output AXI_24_RVALID;
  wire AXI_24_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30897.19-30897.31" *)
  input [255:0] AXI_24_WDATA;
  wire [255:0] AXI_24_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30898.18-30898.37" *)
  input [31:0] AXI_24_WDATA_PARITY;
  wire [31:0] AXI_24_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30899.11-30899.23" *)
  input AXI_24_WLAST;
  wire AXI_24_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30119.12-30119.25" *)
  output AXI_24_WREADY;
  wire AXI_24_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30900.18-30900.30" *)
  input [31:0] AXI_24_WSTRB;
  wire [31:0] AXI_24_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30901.11-30901.24" *)
  input AXI_24_WVALID;
  wire AXI_24_WVALID;
  (* invertible_pin = "IS_AXI_25_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30903.11-30903.22" *)
  input AXI_25_ACLK;
  wire AXI_25_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30904.18-30904.31" *)
  input [36:0] AXI_25_ARADDR;
  wire [36:0] AXI_25_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30905.17-30905.31" *)
  input [1:0] AXI_25_ARBURST;
  wire [1:0] AXI_25_ARBURST;
  (* invertible_pin = "IS_AXI_25_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30907.11-30907.26" *)
  input AXI_25_ARESET_N;
  wire AXI_25_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30908.17-30908.28" *)
  input [5:0] AXI_25_ARID;
  wire [5:0] AXI_25_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30909.17-30909.29" *)
  input [3:0] AXI_25_ARLEN;
  wire [3:0] AXI_25_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30120.12-30120.26" *)
  output AXI_25_ARREADY;
  wire AXI_25_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30910.17-30910.30" *)
  input [2:0] AXI_25_ARSIZE;
  wire [2:0] AXI_25_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30911.11-30911.25" *)
  input AXI_25_ARVALID;
  wire AXI_25_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30912.18-30912.31" *)
  input [36:0] AXI_25_AWADDR;
  wire [36:0] AXI_25_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30913.17-30913.31" *)
  input [1:0] AXI_25_AWBURST;
  wire [1:0] AXI_25_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30914.17-30914.28" *)
  input [5:0] AXI_25_AWID;
  wire [5:0] AXI_25_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30915.17-30915.29" *)
  input [3:0] AXI_25_AWLEN;
  wire [3:0] AXI_25_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30121.12-30121.26" *)
  output AXI_25_AWREADY;
  wire AXI_25_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30916.17-30916.30" *)
  input [2:0] AXI_25_AWSIZE;
  wire [2:0] AXI_25_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30917.11-30917.25" *)
  input AXI_25_AWVALID;
  wire AXI_25_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30122.18-30122.28" *)
  output [5:0] AXI_25_BID;
  wire [5:0] AXI_25_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30918.11-30918.24" *)
  input AXI_25_BREADY;
  wire AXI_25_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30123.18-30123.30" *)
  output [1:0] AXI_25_BRESP;
  wire [1:0] AXI_25_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30124.12-30124.25" *)
  output AXI_25_BVALID;
  wire AXI_25_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30125.18-30125.38" *)
  output [1:0] AXI_25_DFI_AW_AERR_N;
  wire [1:0] AXI_25_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30126.12-30126.30" *)
  output AXI_25_DFI_CLK_BUF;
  wire AXI_25_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30127.18-30127.45" *)
  output [7:0] AXI_25_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_25_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30128.19-30128.43" *)
  output [20:0] AXI_25_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_25_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30129.18-30129.43" *)
  output [7:0] AXI_25_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_25_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30130.18-30130.44" *)
  output [1:0] AXI_25_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_25_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30131.12-30131.36" *)
  output AXI_25_DFI_INIT_COMPLETE;
  wire AXI_25_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30919.11-30919.34" *)
  input AXI_25_DFI_LP_PWR_X_REQ;
  wire AXI_25_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30132.12-30132.33" *)
  output AXI_25_DFI_PHYUPD_REQ;
  wire AXI_25_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30133.12-30133.35" *)
  output AXI_25_DFI_PHY_LP_STATE;
  wire AXI_25_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30134.12-30134.32" *)
  output AXI_25_DFI_RST_N_BUF;
  wire AXI_25_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30135.20-30135.32" *)
  output [255:0] AXI_25_RDATA;
  wire [255:0] AXI_25_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30136.19-30136.38" *)
  output [31:0] AXI_25_RDATA_PARITY;
  wire [31:0] AXI_25_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30137.18-30137.28" *)
  output [5:0] AXI_25_RID;
  wire [5:0] AXI_25_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30138.12-30138.24" *)
  output AXI_25_RLAST;
  wire AXI_25_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30920.11-30920.24" *)
  input AXI_25_RREADY;
  wire AXI_25_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30139.18-30139.30" *)
  output [1:0] AXI_25_RRESP;
  wire [1:0] AXI_25_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30140.12-30140.25" *)
  output AXI_25_RVALID;
  wire AXI_25_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30921.19-30921.31" *)
  input [255:0] AXI_25_WDATA;
  wire [255:0] AXI_25_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30922.18-30922.37" *)
  input [31:0] AXI_25_WDATA_PARITY;
  wire [31:0] AXI_25_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30923.11-30923.23" *)
  input AXI_25_WLAST;
  wire AXI_25_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30141.12-30141.25" *)
  output AXI_25_WREADY;
  wire AXI_25_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30924.18-30924.30" *)
  input [31:0] AXI_25_WSTRB;
  wire [31:0] AXI_25_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30925.11-30925.24" *)
  input AXI_25_WVALID;
  wire AXI_25_WVALID;
  (* invertible_pin = "IS_AXI_26_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30927.11-30927.22" *)
  input AXI_26_ACLK;
  wire AXI_26_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30928.18-30928.31" *)
  input [36:0] AXI_26_ARADDR;
  wire [36:0] AXI_26_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30929.17-30929.31" *)
  input [1:0] AXI_26_ARBURST;
  wire [1:0] AXI_26_ARBURST;
  (* invertible_pin = "IS_AXI_26_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30931.11-30931.26" *)
  input AXI_26_ARESET_N;
  wire AXI_26_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30932.17-30932.28" *)
  input [5:0] AXI_26_ARID;
  wire [5:0] AXI_26_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30933.17-30933.29" *)
  input [3:0] AXI_26_ARLEN;
  wire [3:0] AXI_26_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30142.12-30142.26" *)
  output AXI_26_ARREADY;
  wire AXI_26_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30934.17-30934.30" *)
  input [2:0] AXI_26_ARSIZE;
  wire [2:0] AXI_26_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30935.11-30935.25" *)
  input AXI_26_ARVALID;
  wire AXI_26_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30936.18-30936.31" *)
  input [36:0] AXI_26_AWADDR;
  wire [36:0] AXI_26_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30937.17-30937.31" *)
  input [1:0] AXI_26_AWBURST;
  wire [1:0] AXI_26_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30938.17-30938.28" *)
  input [5:0] AXI_26_AWID;
  wire [5:0] AXI_26_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30939.17-30939.29" *)
  input [3:0] AXI_26_AWLEN;
  wire [3:0] AXI_26_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30143.12-30143.26" *)
  output AXI_26_AWREADY;
  wire AXI_26_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30940.17-30940.30" *)
  input [2:0] AXI_26_AWSIZE;
  wire [2:0] AXI_26_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30941.11-30941.25" *)
  input AXI_26_AWVALID;
  wire AXI_26_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30144.18-30144.28" *)
  output [5:0] AXI_26_BID;
  wire [5:0] AXI_26_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30942.11-30942.24" *)
  input AXI_26_BREADY;
  wire AXI_26_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30145.18-30145.30" *)
  output [1:0] AXI_26_BRESP;
  wire [1:0] AXI_26_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30146.12-30146.25" *)
  output AXI_26_BVALID;
  wire AXI_26_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30147.18-30147.38" *)
  output [1:0] AXI_26_DFI_AW_AERR_N;
  wire [1:0] AXI_26_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30148.12-30148.30" *)
  output AXI_26_DFI_CLK_BUF;
  wire AXI_26_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30149.18-30149.45" *)
  output [7:0] AXI_26_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_26_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30150.19-30150.43" *)
  output [20:0] AXI_26_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_26_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30151.18-30151.43" *)
  output [7:0] AXI_26_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_26_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30152.18-30152.44" *)
  output [1:0] AXI_26_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_26_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30153.12-30153.36" *)
  output AXI_26_DFI_INIT_COMPLETE;
  wire AXI_26_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30943.11-30943.34" *)
  input AXI_26_DFI_LP_PWR_X_REQ;
  wire AXI_26_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30154.12-30154.33" *)
  output AXI_26_DFI_PHYUPD_REQ;
  wire AXI_26_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30155.12-30155.35" *)
  output AXI_26_DFI_PHY_LP_STATE;
  wire AXI_26_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30156.12-30156.32" *)
  output AXI_26_DFI_RST_N_BUF;
  wire AXI_26_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30157.18-30157.34" *)
  output [5:0] AXI_26_MC_STATUS;
  wire [5:0] AXI_26_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30158.18-30158.35" *)
  output [7:0] AXI_26_PHY_STATUS;
  wire [7:0] AXI_26_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30159.20-30159.32" *)
  output [255:0] AXI_26_RDATA;
  wire [255:0] AXI_26_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30160.19-30160.38" *)
  output [31:0] AXI_26_RDATA_PARITY;
  wire [31:0] AXI_26_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30161.18-30161.28" *)
  output [5:0] AXI_26_RID;
  wire [5:0] AXI_26_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30162.12-30162.24" *)
  output AXI_26_RLAST;
  wire AXI_26_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30944.11-30944.24" *)
  input AXI_26_RREADY;
  wire AXI_26_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30163.18-30163.30" *)
  output [1:0] AXI_26_RRESP;
  wire [1:0] AXI_26_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30164.12-30164.25" *)
  output AXI_26_RVALID;
  wire AXI_26_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30945.19-30945.31" *)
  input [255:0] AXI_26_WDATA;
  wire [255:0] AXI_26_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30946.18-30946.37" *)
  input [31:0] AXI_26_WDATA_PARITY;
  wire [31:0] AXI_26_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30947.11-30947.23" *)
  input AXI_26_WLAST;
  wire AXI_26_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30165.12-30165.25" *)
  output AXI_26_WREADY;
  wire AXI_26_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30948.18-30948.30" *)
  input [31:0] AXI_26_WSTRB;
  wire [31:0] AXI_26_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30949.11-30949.24" *)
  input AXI_26_WVALID;
  wire AXI_26_WVALID;
  (* invertible_pin = "IS_AXI_27_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30951.11-30951.22" *)
  input AXI_27_ACLK;
  wire AXI_27_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30952.18-30952.31" *)
  input [36:0] AXI_27_ARADDR;
  wire [36:0] AXI_27_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30953.17-30953.31" *)
  input [1:0] AXI_27_ARBURST;
  wire [1:0] AXI_27_ARBURST;
  (* invertible_pin = "IS_AXI_27_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30955.11-30955.26" *)
  input AXI_27_ARESET_N;
  wire AXI_27_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30956.17-30956.28" *)
  input [5:0] AXI_27_ARID;
  wire [5:0] AXI_27_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30957.17-30957.29" *)
  input [3:0] AXI_27_ARLEN;
  wire [3:0] AXI_27_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30166.12-30166.26" *)
  output AXI_27_ARREADY;
  wire AXI_27_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30958.17-30958.30" *)
  input [2:0] AXI_27_ARSIZE;
  wire [2:0] AXI_27_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30959.11-30959.25" *)
  input AXI_27_ARVALID;
  wire AXI_27_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30960.18-30960.31" *)
  input [36:0] AXI_27_AWADDR;
  wire [36:0] AXI_27_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30961.17-30961.31" *)
  input [1:0] AXI_27_AWBURST;
  wire [1:0] AXI_27_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30962.17-30962.28" *)
  input [5:0] AXI_27_AWID;
  wire [5:0] AXI_27_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30963.17-30963.29" *)
  input [3:0] AXI_27_AWLEN;
  wire [3:0] AXI_27_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30167.12-30167.26" *)
  output AXI_27_AWREADY;
  wire AXI_27_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30964.17-30964.30" *)
  input [2:0] AXI_27_AWSIZE;
  wire [2:0] AXI_27_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30965.11-30965.25" *)
  input AXI_27_AWVALID;
  wire AXI_27_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30168.18-30168.28" *)
  output [5:0] AXI_27_BID;
  wire [5:0] AXI_27_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30966.11-30966.24" *)
  input AXI_27_BREADY;
  wire AXI_27_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30169.18-30169.30" *)
  output [1:0] AXI_27_BRESP;
  wire [1:0] AXI_27_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30170.12-30170.25" *)
  output AXI_27_BVALID;
  wire AXI_27_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30171.18-30171.38" *)
  output [1:0] AXI_27_DFI_AW_AERR_N;
  wire [1:0] AXI_27_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30172.12-30172.30" *)
  output AXI_27_DFI_CLK_BUF;
  wire AXI_27_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30173.18-30173.45" *)
  output [7:0] AXI_27_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_27_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30174.19-30174.43" *)
  output [20:0] AXI_27_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_27_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30175.18-30175.43" *)
  output [7:0] AXI_27_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_27_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30176.18-30176.44" *)
  output [1:0] AXI_27_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_27_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30177.12-30177.36" *)
  output AXI_27_DFI_INIT_COMPLETE;
  wire AXI_27_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30967.11-30967.34" *)
  input AXI_27_DFI_LP_PWR_X_REQ;
  wire AXI_27_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30178.12-30178.33" *)
  output AXI_27_DFI_PHYUPD_REQ;
  wire AXI_27_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30179.12-30179.35" *)
  output AXI_27_DFI_PHY_LP_STATE;
  wire AXI_27_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30180.12-30180.32" *)
  output AXI_27_DFI_RST_N_BUF;
  wire AXI_27_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30181.20-30181.32" *)
  output [255:0] AXI_27_RDATA;
  wire [255:0] AXI_27_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30182.19-30182.38" *)
  output [31:0] AXI_27_RDATA_PARITY;
  wire [31:0] AXI_27_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30183.18-30183.28" *)
  output [5:0] AXI_27_RID;
  wire [5:0] AXI_27_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30184.12-30184.24" *)
  output AXI_27_RLAST;
  wire AXI_27_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30968.11-30968.24" *)
  input AXI_27_RREADY;
  wire AXI_27_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30185.18-30185.30" *)
  output [1:0] AXI_27_RRESP;
  wire [1:0] AXI_27_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30186.12-30186.25" *)
  output AXI_27_RVALID;
  wire AXI_27_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30969.19-30969.31" *)
  input [255:0] AXI_27_WDATA;
  wire [255:0] AXI_27_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30970.18-30970.37" *)
  input [31:0] AXI_27_WDATA_PARITY;
  wire [31:0] AXI_27_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30971.11-30971.23" *)
  input AXI_27_WLAST;
  wire AXI_27_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30187.12-30187.25" *)
  output AXI_27_WREADY;
  wire AXI_27_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30972.18-30972.30" *)
  input [31:0] AXI_27_WSTRB;
  wire [31:0] AXI_27_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30973.11-30973.24" *)
  input AXI_27_WVALID;
  wire AXI_27_WVALID;
  (* invertible_pin = "IS_AXI_28_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30975.11-30975.22" *)
  input AXI_28_ACLK;
  wire AXI_28_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30976.18-30976.31" *)
  input [36:0] AXI_28_ARADDR;
  wire [36:0] AXI_28_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30977.17-30977.31" *)
  input [1:0] AXI_28_ARBURST;
  wire [1:0] AXI_28_ARBURST;
  (* invertible_pin = "IS_AXI_28_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30979.11-30979.26" *)
  input AXI_28_ARESET_N;
  wire AXI_28_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30980.17-30980.28" *)
  input [5:0] AXI_28_ARID;
  wire [5:0] AXI_28_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30981.17-30981.29" *)
  input [3:0] AXI_28_ARLEN;
  wire [3:0] AXI_28_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30188.12-30188.26" *)
  output AXI_28_ARREADY;
  wire AXI_28_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30982.17-30982.30" *)
  input [2:0] AXI_28_ARSIZE;
  wire [2:0] AXI_28_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30983.11-30983.25" *)
  input AXI_28_ARVALID;
  wire AXI_28_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30984.18-30984.31" *)
  input [36:0] AXI_28_AWADDR;
  wire [36:0] AXI_28_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30985.17-30985.31" *)
  input [1:0] AXI_28_AWBURST;
  wire [1:0] AXI_28_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30986.17-30986.28" *)
  input [5:0] AXI_28_AWID;
  wire [5:0] AXI_28_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30987.17-30987.29" *)
  input [3:0] AXI_28_AWLEN;
  wire [3:0] AXI_28_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30189.12-30189.26" *)
  output AXI_28_AWREADY;
  wire AXI_28_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30988.17-30988.30" *)
  input [2:0] AXI_28_AWSIZE;
  wire [2:0] AXI_28_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30989.11-30989.25" *)
  input AXI_28_AWVALID;
  wire AXI_28_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30190.18-30190.28" *)
  output [5:0] AXI_28_BID;
  wire [5:0] AXI_28_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30990.11-30990.24" *)
  input AXI_28_BREADY;
  wire AXI_28_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30191.18-30191.30" *)
  output [1:0] AXI_28_BRESP;
  wire [1:0] AXI_28_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30192.12-30192.25" *)
  output AXI_28_BVALID;
  wire AXI_28_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30193.18-30193.38" *)
  output [1:0] AXI_28_DFI_AW_AERR_N;
  wire [1:0] AXI_28_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30194.12-30194.30" *)
  output AXI_28_DFI_CLK_BUF;
  wire AXI_28_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30195.18-30195.45" *)
  output [7:0] AXI_28_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_28_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30196.19-30196.43" *)
  output [20:0] AXI_28_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_28_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30197.18-30197.43" *)
  output [7:0] AXI_28_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_28_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30198.18-30198.44" *)
  output [1:0] AXI_28_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_28_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30199.12-30199.36" *)
  output AXI_28_DFI_INIT_COMPLETE;
  wire AXI_28_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30991.11-30991.34" *)
  input AXI_28_DFI_LP_PWR_X_REQ;
  wire AXI_28_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30200.12-30200.33" *)
  output AXI_28_DFI_PHYUPD_REQ;
  wire AXI_28_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30201.12-30201.35" *)
  output AXI_28_DFI_PHY_LP_STATE;
  wire AXI_28_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30202.12-30202.32" *)
  output AXI_28_DFI_RST_N_BUF;
  wire AXI_28_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30203.18-30203.34" *)
  output [5:0] AXI_28_MC_STATUS;
  wire [5:0] AXI_28_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30204.18-30204.35" *)
  output [7:0] AXI_28_PHY_STATUS;
  wire [7:0] AXI_28_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30205.20-30205.32" *)
  output [255:0] AXI_28_RDATA;
  wire [255:0] AXI_28_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30206.19-30206.38" *)
  output [31:0] AXI_28_RDATA_PARITY;
  wire [31:0] AXI_28_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30207.18-30207.28" *)
  output [5:0] AXI_28_RID;
  wire [5:0] AXI_28_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30208.12-30208.24" *)
  output AXI_28_RLAST;
  wire AXI_28_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30992.11-30992.24" *)
  input AXI_28_RREADY;
  wire AXI_28_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30209.18-30209.30" *)
  output [1:0] AXI_28_RRESP;
  wire [1:0] AXI_28_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30210.12-30210.25" *)
  output AXI_28_RVALID;
  wire AXI_28_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30993.19-30993.31" *)
  input [255:0] AXI_28_WDATA;
  wire [255:0] AXI_28_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30994.18-30994.37" *)
  input [31:0] AXI_28_WDATA_PARITY;
  wire [31:0] AXI_28_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30995.11-30995.23" *)
  input AXI_28_WLAST;
  wire AXI_28_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30211.12-30211.25" *)
  output AXI_28_WREADY;
  wire AXI_28_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30996.18-30996.30" *)
  input [31:0] AXI_28_WSTRB;
  wire [31:0] AXI_28_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30997.11-30997.24" *)
  input AXI_28_WVALID;
  wire AXI_28_WVALID;
  (* invertible_pin = "IS_AXI_29_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30999.11-30999.22" *)
  input AXI_29_ACLK;
  wire AXI_29_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31000.18-31000.31" *)
  input [36:0] AXI_29_ARADDR;
  wire [36:0] AXI_29_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31001.17-31001.31" *)
  input [1:0] AXI_29_ARBURST;
  wire [1:0] AXI_29_ARBURST;
  (* invertible_pin = "IS_AXI_29_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31003.11-31003.26" *)
  input AXI_29_ARESET_N;
  wire AXI_29_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31004.17-31004.28" *)
  input [5:0] AXI_29_ARID;
  wire [5:0] AXI_29_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31005.17-31005.29" *)
  input [3:0] AXI_29_ARLEN;
  wire [3:0] AXI_29_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30212.12-30212.26" *)
  output AXI_29_ARREADY;
  wire AXI_29_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31006.17-31006.30" *)
  input [2:0] AXI_29_ARSIZE;
  wire [2:0] AXI_29_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31007.11-31007.25" *)
  input AXI_29_ARVALID;
  wire AXI_29_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31008.18-31008.31" *)
  input [36:0] AXI_29_AWADDR;
  wire [36:0] AXI_29_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31009.17-31009.31" *)
  input [1:0] AXI_29_AWBURST;
  wire [1:0] AXI_29_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31010.17-31010.28" *)
  input [5:0] AXI_29_AWID;
  wire [5:0] AXI_29_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31011.17-31011.29" *)
  input [3:0] AXI_29_AWLEN;
  wire [3:0] AXI_29_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30213.12-30213.26" *)
  output AXI_29_AWREADY;
  wire AXI_29_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31012.17-31012.30" *)
  input [2:0] AXI_29_AWSIZE;
  wire [2:0] AXI_29_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31013.11-31013.25" *)
  input AXI_29_AWVALID;
  wire AXI_29_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30214.18-30214.28" *)
  output [5:0] AXI_29_BID;
  wire [5:0] AXI_29_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31014.11-31014.24" *)
  input AXI_29_BREADY;
  wire AXI_29_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30215.18-30215.30" *)
  output [1:0] AXI_29_BRESP;
  wire [1:0] AXI_29_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30216.12-30216.25" *)
  output AXI_29_BVALID;
  wire AXI_29_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30217.18-30217.38" *)
  output [1:0] AXI_29_DFI_AW_AERR_N;
  wire [1:0] AXI_29_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30218.12-30218.30" *)
  output AXI_29_DFI_CLK_BUF;
  wire AXI_29_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30219.18-30219.45" *)
  output [7:0] AXI_29_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_29_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30220.19-30220.43" *)
  output [20:0] AXI_29_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_29_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30221.18-30221.43" *)
  output [7:0] AXI_29_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_29_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30222.18-30222.44" *)
  output [1:0] AXI_29_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_29_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30223.12-30223.36" *)
  output AXI_29_DFI_INIT_COMPLETE;
  wire AXI_29_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31015.11-31015.34" *)
  input AXI_29_DFI_LP_PWR_X_REQ;
  wire AXI_29_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30224.12-30224.33" *)
  output AXI_29_DFI_PHYUPD_REQ;
  wire AXI_29_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30225.12-30225.35" *)
  output AXI_29_DFI_PHY_LP_STATE;
  wire AXI_29_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30226.12-30226.32" *)
  output AXI_29_DFI_RST_N_BUF;
  wire AXI_29_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30227.20-30227.32" *)
  output [255:0] AXI_29_RDATA;
  wire [255:0] AXI_29_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30228.19-30228.38" *)
  output [31:0] AXI_29_RDATA_PARITY;
  wire [31:0] AXI_29_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30229.18-30229.28" *)
  output [5:0] AXI_29_RID;
  wire [5:0] AXI_29_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30230.12-30230.24" *)
  output AXI_29_RLAST;
  wire AXI_29_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31016.11-31016.24" *)
  input AXI_29_RREADY;
  wire AXI_29_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30231.18-30231.30" *)
  output [1:0] AXI_29_RRESP;
  wire [1:0] AXI_29_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30232.12-30232.25" *)
  output AXI_29_RVALID;
  wire AXI_29_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31017.19-31017.31" *)
  input [255:0] AXI_29_WDATA;
  wire [255:0] AXI_29_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31018.18-31018.37" *)
  input [31:0] AXI_29_WDATA_PARITY;
  wire [31:0] AXI_29_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31019.11-31019.23" *)
  input AXI_29_WLAST;
  wire AXI_29_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30233.12-30233.25" *)
  output AXI_29_WREADY;
  wire AXI_29_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31020.18-31020.30" *)
  input [31:0] AXI_29_WSTRB;
  wire [31:0] AXI_29_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31021.11-31021.24" *)
  input AXI_29_WVALID;
  wire AXI_29_WVALID;
  (* invertible_pin = "IS_AXI_30_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31023.11-31023.22" *)
  input AXI_30_ACLK;
  wire AXI_30_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31024.18-31024.31" *)
  input [36:0] AXI_30_ARADDR;
  wire [36:0] AXI_30_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31025.17-31025.31" *)
  input [1:0] AXI_30_ARBURST;
  wire [1:0] AXI_30_ARBURST;
  (* invertible_pin = "IS_AXI_30_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31027.11-31027.26" *)
  input AXI_30_ARESET_N;
  wire AXI_30_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31028.17-31028.28" *)
  input [5:0] AXI_30_ARID;
  wire [5:0] AXI_30_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31029.17-31029.29" *)
  input [3:0] AXI_30_ARLEN;
  wire [3:0] AXI_30_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30234.12-30234.26" *)
  output AXI_30_ARREADY;
  wire AXI_30_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31030.17-31030.30" *)
  input [2:0] AXI_30_ARSIZE;
  wire [2:0] AXI_30_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31031.11-31031.25" *)
  input AXI_30_ARVALID;
  wire AXI_30_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31032.18-31032.31" *)
  input [36:0] AXI_30_AWADDR;
  wire [36:0] AXI_30_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31033.17-31033.31" *)
  input [1:0] AXI_30_AWBURST;
  wire [1:0] AXI_30_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31034.17-31034.28" *)
  input [5:0] AXI_30_AWID;
  wire [5:0] AXI_30_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31035.17-31035.29" *)
  input [3:0] AXI_30_AWLEN;
  wire [3:0] AXI_30_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30235.12-30235.26" *)
  output AXI_30_AWREADY;
  wire AXI_30_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31036.17-31036.30" *)
  input [2:0] AXI_30_AWSIZE;
  wire [2:0] AXI_30_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31037.11-31037.25" *)
  input AXI_30_AWVALID;
  wire AXI_30_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30236.18-30236.28" *)
  output [5:0] AXI_30_BID;
  wire [5:0] AXI_30_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31038.11-31038.24" *)
  input AXI_30_BREADY;
  wire AXI_30_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30237.18-30237.30" *)
  output [1:0] AXI_30_BRESP;
  wire [1:0] AXI_30_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30238.12-30238.25" *)
  output AXI_30_BVALID;
  wire AXI_30_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30239.18-30239.38" *)
  output [1:0] AXI_30_DFI_AW_AERR_N;
  wire [1:0] AXI_30_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30240.12-30240.30" *)
  output AXI_30_DFI_CLK_BUF;
  wire AXI_30_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30241.18-30241.45" *)
  output [7:0] AXI_30_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_30_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30242.19-30242.43" *)
  output [20:0] AXI_30_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_30_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30243.18-30243.43" *)
  output [7:0] AXI_30_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_30_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30244.18-30244.44" *)
  output [1:0] AXI_30_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_30_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30245.12-30245.36" *)
  output AXI_30_DFI_INIT_COMPLETE;
  wire AXI_30_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31039.11-31039.34" *)
  input AXI_30_DFI_LP_PWR_X_REQ;
  wire AXI_30_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30246.12-30246.33" *)
  output AXI_30_DFI_PHYUPD_REQ;
  wire AXI_30_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30247.12-30247.35" *)
  output AXI_30_DFI_PHY_LP_STATE;
  wire AXI_30_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30248.12-30248.32" *)
  output AXI_30_DFI_RST_N_BUF;
  wire AXI_30_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30249.18-30249.34" *)
  output [5:0] AXI_30_MC_STATUS;
  wire [5:0] AXI_30_MC_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30250.18-30250.35" *)
  output [7:0] AXI_30_PHY_STATUS;
  wire [7:0] AXI_30_PHY_STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30251.20-30251.32" *)
  output [255:0] AXI_30_RDATA;
  wire [255:0] AXI_30_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30252.19-30252.38" *)
  output [31:0] AXI_30_RDATA_PARITY;
  wire [31:0] AXI_30_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30253.18-30253.28" *)
  output [5:0] AXI_30_RID;
  wire [5:0] AXI_30_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30254.12-30254.24" *)
  output AXI_30_RLAST;
  wire AXI_30_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31040.11-31040.24" *)
  input AXI_30_RREADY;
  wire AXI_30_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30255.18-30255.30" *)
  output [1:0] AXI_30_RRESP;
  wire [1:0] AXI_30_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30256.12-30256.25" *)
  output AXI_30_RVALID;
  wire AXI_30_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31041.19-31041.31" *)
  input [255:0] AXI_30_WDATA;
  wire [255:0] AXI_30_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31042.18-31042.37" *)
  input [31:0] AXI_30_WDATA_PARITY;
  wire [31:0] AXI_30_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31043.11-31043.23" *)
  input AXI_30_WLAST;
  wire AXI_30_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30257.12-30257.25" *)
  output AXI_30_WREADY;
  wire AXI_30_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31044.18-31044.30" *)
  input [31:0] AXI_30_WSTRB;
  wire [31:0] AXI_30_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31045.11-31045.24" *)
  input AXI_30_WVALID;
  wire AXI_30_WVALID;
  (* invertible_pin = "IS_AXI_31_ACLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31047.11-31047.22" *)
  input AXI_31_ACLK;
  wire AXI_31_ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31048.18-31048.31" *)
  input [36:0] AXI_31_ARADDR;
  wire [36:0] AXI_31_ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31049.17-31049.31" *)
  input [1:0] AXI_31_ARBURST;
  wire [1:0] AXI_31_ARBURST;
  (* invertible_pin = "IS_AXI_31_ARESET_N_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31051.11-31051.26" *)
  input AXI_31_ARESET_N;
  wire AXI_31_ARESET_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31052.17-31052.28" *)
  input [5:0] AXI_31_ARID;
  wire [5:0] AXI_31_ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31053.17-31053.29" *)
  input [3:0] AXI_31_ARLEN;
  wire [3:0] AXI_31_ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30258.12-30258.26" *)
  output AXI_31_ARREADY;
  wire AXI_31_ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31054.17-31054.30" *)
  input [2:0] AXI_31_ARSIZE;
  wire [2:0] AXI_31_ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31055.11-31055.25" *)
  input AXI_31_ARVALID;
  wire AXI_31_ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31056.18-31056.31" *)
  input [36:0] AXI_31_AWADDR;
  wire [36:0] AXI_31_AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31057.17-31057.31" *)
  input [1:0] AXI_31_AWBURST;
  wire [1:0] AXI_31_AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31058.17-31058.28" *)
  input [5:0] AXI_31_AWID;
  wire [5:0] AXI_31_AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31059.17-31059.29" *)
  input [3:0] AXI_31_AWLEN;
  wire [3:0] AXI_31_AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30259.12-30259.26" *)
  output AXI_31_AWREADY;
  wire AXI_31_AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31060.17-31060.30" *)
  input [2:0] AXI_31_AWSIZE;
  wire [2:0] AXI_31_AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31061.11-31061.25" *)
  input AXI_31_AWVALID;
  wire AXI_31_AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30260.18-30260.28" *)
  output [5:0] AXI_31_BID;
  wire [5:0] AXI_31_BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31062.11-31062.24" *)
  input AXI_31_BREADY;
  wire AXI_31_BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30261.18-30261.30" *)
  output [1:0] AXI_31_BRESP;
  wire [1:0] AXI_31_BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30262.12-30262.25" *)
  output AXI_31_BVALID;
  wire AXI_31_BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30263.18-30263.38" *)
  output [1:0] AXI_31_DFI_AW_AERR_N;
  wire [1:0] AXI_31_DFI_AW_AERR_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30264.12-30264.30" *)
  output AXI_31_DFI_CLK_BUF;
  wire AXI_31_DFI_CLK_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30265.18-30265.45" *)
  output [7:0] AXI_31_DFI_DBI_BYTE_DISABLE;
  wire [7:0] AXI_31_DFI_DBI_BYTE_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30266.19-30266.43" *)
  output [20:0] AXI_31_DFI_DW_RDDATA_DBI;
  wire [20:0] AXI_31_DFI_DW_RDDATA_DBI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30267.18-30267.43" *)
  output [7:0] AXI_31_DFI_DW_RDDATA_DERR;
  wire [7:0] AXI_31_DFI_DW_RDDATA_DERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30268.18-30268.44" *)
  output [1:0] AXI_31_DFI_DW_RDDATA_VALID;
  wire [1:0] AXI_31_DFI_DW_RDDATA_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30269.12-30269.36" *)
  output AXI_31_DFI_INIT_COMPLETE;
  wire AXI_31_DFI_INIT_COMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31063.11-31063.34" *)
  input AXI_31_DFI_LP_PWR_X_REQ;
  wire AXI_31_DFI_LP_PWR_X_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30270.12-30270.33" *)
  output AXI_31_DFI_PHYUPD_REQ;
  wire AXI_31_DFI_PHYUPD_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30271.12-30271.35" *)
  output AXI_31_DFI_PHY_LP_STATE;
  wire AXI_31_DFI_PHY_LP_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30272.12-30272.32" *)
  output AXI_31_DFI_RST_N_BUF;
  wire AXI_31_DFI_RST_N_BUF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30273.20-30273.32" *)
  output [255:0] AXI_31_RDATA;
  wire [255:0] AXI_31_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30274.19-30274.38" *)
  output [31:0] AXI_31_RDATA_PARITY;
  wire [31:0] AXI_31_RDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30275.18-30275.28" *)
  output [5:0] AXI_31_RID;
  wire [5:0] AXI_31_RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30276.12-30276.24" *)
  output AXI_31_RLAST;
  wire AXI_31_RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31064.11-31064.24" *)
  input AXI_31_RREADY;
  wire AXI_31_RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30277.18-30277.30" *)
  output [1:0] AXI_31_RRESP;
  wire [1:0] AXI_31_RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30278.12-30278.25" *)
  output AXI_31_RVALID;
  wire AXI_31_RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31065.19-31065.31" *)
  input [255:0] AXI_31_WDATA;
  wire [255:0] AXI_31_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31066.18-31066.37" *)
  input [31:0] AXI_31_WDATA_PARITY;
  wire [31:0] AXI_31_WDATA_PARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31067.11-31067.23" *)
  input AXI_31_WLAST;
  wire AXI_31_WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30279.12-30279.25" *)
  output AXI_31_WREADY;
  wire AXI_31_WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31068.18-31068.30" *)
  input [31:0] AXI_31_WSTRB;
  wire [31:0] AXI_31_WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31069.11-31069.24" *)
  input AXI_31_WVALID;
  wire AXI_31_WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31070.11-31070.23" *)
  input BSCAN_DRCK_0;
  wire BSCAN_DRCK_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31071.11-31071.23" *)
  input BSCAN_DRCK_1;
  wire BSCAN_DRCK_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31072.11-31072.22" *)
  input BSCAN_TCK_0;
  wire BSCAN_TCK_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31073.11-31073.22" *)
  input BSCAN_TCK_1;
  wire BSCAN_TCK_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30280.12-30280.31" *)
  output DRAM_0_STAT_CATTRIP;
  wire DRAM_0_STAT_CATTRIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30281.18-30281.34" *)
  output [2:0] DRAM_0_STAT_TEMP;
  wire [2:0] DRAM_0_STAT_TEMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30282.12-30282.31" *)
  output DRAM_1_STAT_CATTRIP;
  wire DRAM_1_STAT_CATTRIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30283.18-30283.34" *)
  output [2:0] DRAM_1_STAT_TEMP;
  wire [2:0] DRAM_1_STAT_TEMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31074.11-31074.24" *)
  input HBM_REF_CLK_0;
  wire HBM_REF_CLK_0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31075.11-31075.24" *)
  input HBM_REF_CLK_1;
  wire HBM_REF_CLK_1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31076.11-31076.22" *)
  input MBIST_EN_00;
  wire MBIST_EN_00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31077.11-31077.22" *)
  input MBIST_EN_01;
  wire MBIST_EN_01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31078.11-31078.22" *)
  input MBIST_EN_02;
  wire MBIST_EN_02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31079.11-31079.22" *)
  input MBIST_EN_03;
  wire MBIST_EN_03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31080.11-31080.22" *)
  input MBIST_EN_04;
  wire MBIST_EN_04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31081.11-31081.22" *)
  input MBIST_EN_05;
  wire MBIST_EN_05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31082.11-31082.22" *)
  input MBIST_EN_06;
  wire MBIST_EN_06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31083.11-31083.22" *)
  input MBIST_EN_07;
  wire MBIST_EN_07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31084.11-31084.22" *)
  input MBIST_EN_08;
  wire MBIST_EN_08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31085.11-31085.22" *)
  input MBIST_EN_09;
  wire MBIST_EN_09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31086.11-31086.22" *)
  input MBIST_EN_10;
  wire MBIST_EN_10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31087.11-31087.22" *)
  input MBIST_EN_11;
  wire MBIST_EN_11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31088.11-31088.22" *)
  input MBIST_EN_12;
  wire MBIST_EN_12;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31089.11-31089.22" *)
  input MBIST_EN_13;
  wire MBIST_EN_13;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31090.11-31090.22" *)
  input MBIST_EN_14;
  wire MBIST_EN_14;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31091.11-31091.22" *)
  input MBIST_EN_15;
  wire MBIST_EN_15;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7961.1-7965.10" *)
module HPIO_VREF(VREF, FABRIC_VREF_TUNE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7964.17-7964.33" *)
  input [6:0] FABRIC_VREF_TUNE;
  wire [6:0] FABRIC_VREF_TUNE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7963.12-7963.16" *)
  output VREF;
  wire VREF;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19665.1-19721.10" *)
module HSADC(CLK_ADC, DATA_ADC0, DATA_ADC1, DATA_ADC2, DATA_ADC3, DOUT, DRDY, PLL_DMON_OUT, PLL_REFCLK_OUT, STATUS_ADC0, STATUS_ADC1, STATUS_ADC2, STATUS_ADC3, STATUS_COMMON, SYSREF_OUT_NORTH, SYSREF_OUT_SOUTH, ADC_CLK_N, ADC_CLK_P, CLK_FIFO_LM, CONTROL_ADC0, CONTROL_ADC1
, CONTROL_ADC2, CONTROL_ADC3, CONTROL_COMMON, DADDR, DCLK, DEN, DI, DWE, FABRIC_CLK, PLL_MONCLK, PLL_REFCLK_IN, SYSREF_IN_NORTH, SYSREF_IN_SOUTH, SYSREF_N, SYSREF_P, VIN0_N, VIN0_P, VIN1_N, VIN1_P, VIN2_N, VIN2_P
, VIN3_N, VIN3_P, VIN_I01_N, VIN_I01_P, VIN_I23_N, VIN_I23_P);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19689.11-19689.20" *)
  input ADC_CLK_N;
  wire ADC_CLK_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19690.11-19690.20" *)
  input ADC_CLK_P;
  wire ADC_CLK_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19673.12-19673.19" *)
  output CLK_ADC;
  wire CLK_ADC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19691.11-19691.22" *)
  input CLK_FIFO_LM;
  wire CLK_FIFO_LM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19692.18-19692.30" *)
  input [15:0] CONTROL_ADC0;
  wire [15:0] CONTROL_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19693.18-19693.30" *)
  input [15:0] CONTROL_ADC1;
  wire [15:0] CONTROL_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19694.18-19694.30" *)
  input [15:0] CONTROL_ADC2;
  wire [15:0] CONTROL_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19695.18-19695.30" *)
  input [15:0] CONTROL_ADC3;
  wire [15:0] CONTROL_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19696.18-19696.32" *)
  input [15:0] CONTROL_COMMON;
  wire [15:0] CONTROL_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19697.18-19697.23" *)
  input [11:0] DADDR;
  wire [11:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19674.20-19674.29" *)
  output [127:0] DATA_ADC0;
  wire [127:0] DATA_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19675.20-19675.29" *)
  output [127:0] DATA_ADC1;
  wire [127:0] DATA_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19676.20-19676.29" *)
  output [127:0] DATA_ADC2;
  wire [127:0] DATA_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19677.20-19677.29" *)
  output [127:0] DATA_ADC3;
  wire [127:0] DATA_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19698.11-19698.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19699.11-19699.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19700.18-19700.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19678.19-19678.23" *)
  output [15:0] DOUT;
  wire [15:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19679.12-19679.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19701.11-19701.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19702.11-19702.21" *)
  input FABRIC_CLK;
  wire FABRIC_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19680.12-19680.24" *)
  output PLL_DMON_OUT;
  wire PLL_DMON_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19703.11-19703.21" *)
  input PLL_MONCLK;
  wire PLL_MONCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19704.11-19704.24" *)
  input PLL_REFCLK_IN;
  wire PLL_REFCLK_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19681.12-19681.26" *)
  output PLL_REFCLK_OUT;
  wire PLL_REFCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19682.19-19682.30" *)
  output [15:0] STATUS_ADC0;
  wire [15:0] STATUS_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19683.19-19683.30" *)
  output [15:0] STATUS_ADC1;
  wire [15:0] STATUS_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19684.19-19684.30" *)
  output [15:0] STATUS_ADC2;
  wire [15:0] STATUS_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19685.19-19685.30" *)
  output [15:0] STATUS_ADC3;
  wire [15:0] STATUS_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19686.19-19686.32" *)
  output [15:0] STATUS_COMMON;
  wire [15:0] STATUS_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19705.11-19705.26" *)
  input SYSREF_IN_NORTH;
  wire SYSREF_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19706.11-19706.26" *)
  input SYSREF_IN_SOUTH;
  wire SYSREF_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19707.11-19707.19" *)
  input SYSREF_N;
  wire SYSREF_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19687.12-19687.28" *)
  output SYSREF_OUT_NORTH;
  wire SYSREF_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19688.12-19688.28" *)
  output SYSREF_OUT_SOUTH;
  wire SYSREF_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19708.11-19708.19" *)
  input SYSREF_P;
  wire SYSREF_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19709.11-19709.17" *)
  input VIN0_N;
  wire VIN0_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19710.11-19710.17" *)
  input VIN0_P;
  wire VIN0_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19711.11-19711.17" *)
  input VIN1_N;
  wire VIN1_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19712.11-19712.17" *)
  input VIN1_P;
  wire VIN1_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19713.11-19713.17" *)
  input VIN2_N;
  wire VIN2_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19714.11-19714.17" *)
  input VIN2_P;
  wire VIN2_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19715.11-19715.17" *)
  input VIN3_N;
  wire VIN3_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19716.11-19716.17" *)
  input VIN3_P;
  wire VIN3_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19717.11-19717.20" *)
  input VIN_I01_N;
  wire VIN_I01_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19718.11-19718.20" *)
  input VIN_I01_P;
  wire VIN_I01_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19719.11-19719.20" *)
  input VIN_I23_N;
  wire VIN_I23_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19720.11-19720.20" *)
  input VIN_I23_P;
  wire VIN_I23_P;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19611.1-19663.10" *)
module HSDAC(CLK_DAC, DOUT, DRDY, PLL_DMON_OUT, PLL_REFCLK_OUT, STATUS_COMMON, STATUS_DAC0, STATUS_DAC1, STATUS_DAC2, STATUS_DAC3, SYSREF_OUT_NORTH, SYSREF_OUT_SOUTH, VOUT0_N, VOUT0_P, VOUT1_N, VOUT1_P, VOUT2_N, VOUT2_P, VOUT3_N, VOUT3_P, CLK_FIFO_LM
, CONTROL_COMMON, CONTROL_DAC0, CONTROL_DAC1, CONTROL_DAC2, CONTROL_DAC3, DAC_CLK_N, DAC_CLK_P, DADDR, DATA_DAC0, DATA_DAC1, DATA_DAC2, DATA_DAC3, DCLK, DEN, DI, DWE, FABRIC_CLK, PLL_MONCLK, PLL_REFCLK_IN, SYSREF_IN_NORTH, SYSREF_IN_SOUTH
, SYSREF_N, SYSREF_P);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19619.12-19619.19" *)
  output CLK_DAC;
  wire CLK_DAC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19639.11-19639.22" *)
  input CLK_FIFO_LM;
  wire CLK_FIFO_LM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19640.18-19640.32" *)
  input [15:0] CONTROL_COMMON;
  wire [15:0] CONTROL_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19641.18-19641.30" *)
  input [15:0] CONTROL_DAC0;
  wire [15:0] CONTROL_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19642.18-19642.30" *)
  input [15:0] CONTROL_DAC1;
  wire [15:0] CONTROL_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19643.18-19643.30" *)
  input [15:0] CONTROL_DAC2;
  wire [15:0] CONTROL_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19644.18-19644.30" *)
  input [15:0] CONTROL_DAC3;
  wire [15:0] CONTROL_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19645.11-19645.20" *)
  input DAC_CLK_N;
  wire DAC_CLK_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19646.11-19646.20" *)
  input DAC_CLK_P;
  wire DAC_CLK_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19647.18-19647.23" *)
  input [11:0] DADDR;
  wire [11:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19648.19-19648.28" *)
  input [255:0] DATA_DAC0;
  wire [255:0] DATA_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19649.19-19649.28" *)
  input [255:0] DATA_DAC1;
  wire [255:0] DATA_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19650.19-19650.28" *)
  input [255:0] DATA_DAC2;
  wire [255:0] DATA_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19651.19-19651.28" *)
  input [255:0] DATA_DAC3;
  wire [255:0] DATA_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19652.11-19652.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19653.11-19653.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19654.18-19654.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19620.19-19620.23" *)
  output [15:0] DOUT;
  wire [15:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19621.12-19621.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19655.11-19655.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19656.11-19656.21" *)
  input FABRIC_CLK;
  wire FABRIC_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19622.12-19622.24" *)
  output PLL_DMON_OUT;
  wire PLL_DMON_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19657.11-19657.21" *)
  input PLL_MONCLK;
  wire PLL_MONCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19658.11-19658.24" *)
  input PLL_REFCLK_IN;
  wire PLL_REFCLK_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19623.12-19623.26" *)
  output PLL_REFCLK_OUT;
  wire PLL_REFCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19624.19-19624.32" *)
  output [15:0] STATUS_COMMON;
  wire [15:0] STATUS_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19625.19-19625.30" *)
  output [15:0] STATUS_DAC0;
  wire [15:0] STATUS_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19626.19-19626.30" *)
  output [15:0] STATUS_DAC1;
  wire [15:0] STATUS_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19627.19-19627.30" *)
  output [15:0] STATUS_DAC2;
  wire [15:0] STATUS_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19628.19-19628.30" *)
  output [15:0] STATUS_DAC3;
  wire [15:0] STATUS_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19659.11-19659.26" *)
  input SYSREF_IN_NORTH;
  wire SYSREF_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19660.11-19660.26" *)
  input SYSREF_IN_SOUTH;
  wire SYSREF_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19661.11-19661.19" *)
  input SYSREF_N;
  wire SYSREF_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19629.12-19629.28" *)
  output SYSREF_OUT_NORTH;
  wire SYSREF_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19630.12-19630.28" *)
  output SYSREF_OUT_SOUTH;
  wire SYSREF_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19662.11-19662.19" *)
  input SYSREF_P;
  wire SYSREF_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19631.12-19631.19" *)
  output VOUT0_N;
  wire VOUT0_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19632.12-19632.19" *)
  output VOUT0_P;
  wire VOUT0_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19633.12-19633.19" *)
  output VOUT1_N;
  wire VOUT1_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19634.12-19634.19" *)
  output VOUT1_P;
  wire VOUT1_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19635.12-19635.19" *)
  output VOUT2_N;
  wire VOUT2_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19636.12-19636.19" *)
  output VOUT2_P;
  wire VOUT2_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19637.12-19637.19" *)
  output VOUT3_N;
  wire VOUT3_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19638.12-19638.19" *)
  output VOUT3_P;
  wire VOUT3_P;
endmodule

(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:32.1-42.10" *)
module IBUF(O, I);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:35.11-35.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:33.12-33.13" *)
  output O;
  wire O;
  specify
    (I => O) = (0:0:0, 0:0:0);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7566.1-7579.10" *)
module IBUFDS(O, I, IB);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7576.11-7576.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7578.11-7578.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7574.12-7574.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7670.1-7685.10" *)
module IBUFDSE3(O, I, IB, IBUFDISABLE, OSC, OSC_EN);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7679.11-7679.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7681.11-7681.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7682.11-7682.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7677.12-7677.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7683.17-7683.20" *)
  input [3:0] OSC;
  wire [3:0] OSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7684.17-7684.23" *)
  input [1:0] OSC_EN;
  wire [1:0] OSC_EN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7624.1-7635.10" *)
module IBUFDS_DIFF_OUT(O, OB, I, IB);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7632.11-7632.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7634.11-7634.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7629.12-7629.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7630.12-7630.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7637.1-7651.10" *)
module IBUFDS_DIFF_OUT_IBUFDISABLE(O, OB, I, IB, IBUFDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7647.11-7647.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7649.11-7649.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7650.11-7650.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7644.12-7644.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7645.12-7645.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7653.1-7668.10" *)
module IBUFDS_DIFF_OUT_INTERMDISABLE(O, OB, I, IB, IBUFDISABLE, INTERMDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7663.11-7663.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7665.11-7665.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7666.11-7666.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7667.11-7667.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7660.12-7660.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7661.12-7661.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7581.1-7591.10" *)
module IBUFDS_DLY_ADJ(O, I, IB, S);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7587.11-7587.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7589.11-7589.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7585.12-7585.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7590.17-7590.18" *)
  input [2:0] S;
  wire [2:0] S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7687.1-7699.10" *)
module IBUFDS_DPHY(HSRX_O, LPRX_O_N, LPRX_O_P, HSRX_DISABLE, I, IB, LPRX_DISABLE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7693.11-7693.23" *)
  input HSRX_DISABLE;
  wire HSRX_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7690.12-7690.18" *)
  output HSRX_O;
  wire HSRX_O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7695.11-7695.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7697.11-7697.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7698.11-7698.23" *)
  input LPRX_DISABLE;
  wire LPRX_DISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7691.12-7691.20" *)
  output LPRX_O_N;
  wire LPRX_O_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7692.12-7692.20" *)
  output LPRX_O_P;
  wire LPRX_O_P;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14990.1-15001.10" *)
module IBUFDS_GTE2(O, ODIV2, CEB, I, IB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14996.11-14996.14" *)
  input CEB;
  wire CEB;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14998.11-14998.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15000.11-15000.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14994.12-14994.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14995.12-14995.17" *)
  output ODIV2;
  wire ODIV2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16814.1-16825.10" *)
module IBUFDS_GTE3(O, ODIV2, CEB, I, IB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16820.11-16820.14" *)
  input CEB;
  wire CEB;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16822.11-16822.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16824.11-16824.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16818.12-16818.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16819.12-16819.17" *)
  output ODIV2;
  wire ODIV2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18892.1-18903.10" *)
module IBUFDS_GTE4(O, ODIV2, CEB, I, IB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18898.11-18898.14" *)
  input CEB;
  wire CEB;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18900.11-18900.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18902.11-18902.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18896.12-18896.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18897.12-18897.17" *)
  output ODIV2;
  wire ODIV2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13272.1-13278.10" *)
module IBUFDS_GTHE1(O, I, IB);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13275.11-13275.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13277.11-13277.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13273.12-13273.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19575.1-19586.10" *)
module IBUFDS_GTM(O, ODIV2, CEB, I, IB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19581.11-19581.14" *)
  input CEB;
  wire CEB;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19583.11-19583.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19585.11-19585.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19579.12-19579.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19580.12-19580.17" *)
  output ODIV2;
  wire ODIV2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13259.1-13270.10" *)
module IBUFDS_GTXE1(O, ODIV2, CEB, I, IB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13265.11-13265.14" *)
  input CEB;
  wire CEB;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13267.11-13267.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13269.11-13269.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13263.12-13263.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13264.12-13264.17" *)
  output ODIV2;
  wire ODIV2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7593.1-7606.10" *)
module IBUFDS_IBUFDISABLE(O, I, IB, IBUFDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7602.11-7602.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7604.11-7604.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7605.11-7605.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7600.12-7600.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7608.1-7622.10" *)
module IBUFDS_INTERMDISABLE(O, I, IB, IBUFDISABLE, INTERMDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7617.11-7617.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7619.11-7619.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7620.11-7620.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7621.11-7621.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7615.12-7615.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7552.1-7564.10" *)
module IBUFE3(O, I, IBUFDISABLE, OSC, OSC_EN, VREF);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7559.11-7559.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7560.11-7560.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7557.12-7557.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7561.17-7561.20" *)
  input [3:0] OSC;
  wire [3:0] OSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7562.11-7562.17" *)
  input OSC_EN;
  wire OSC_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7563.11-7563.15" *)
  input VREF;
  wire VREF;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:44.1-53.10" *)
module IBUFG(O, I);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:47.11-47.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:45.12-45.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7701.1-7712.10" *)
module IBUFGDS(O, I, IB);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7709.11-7709.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7711.11-7711.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7707.12-7707.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7714.1-7725.10" *)
module IBUFGDS_DIFF_OUT(O, OB, I, IB);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7722.11-7722.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7724.11-7724.13" *)
  input IB;
  wire IB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7719.12-7719.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7720.12-7720.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7546.1-7550.10" *)
module IBUF_ANALOG(O, I);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7549.11-7549.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7547.12-7547.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7514.1-7521.10" *)
module IBUF_DLY_ADJ(O, I, S);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7519.11-7519.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7517.12-7517.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7520.17-7520.18" *)
  input [2:0] S;
  wire [2:0] S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7523.1-7532.10" *)
module IBUF_IBUFDISABLE(O, I, IBUFDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7530.11-7530.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7531.11-7531.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7528.12-7528.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7534.1-7544.10" *)
module IBUF_INTERMDISABLE(O, I, IBUFDISABLE, INTERMDISABLE);
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7541.11-7541.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7542.11-7542.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7543.11-7543.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7539.12-7539.13" *)
  output O;
  wire O;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9715.1-9724.10" *)
module ICAPE2(O, CLK, CSIB, RDWRB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9720.11-9720.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9721.11-9721.15" *)
  input CSIB;
  wire CSIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9723.18-9723.19" *)
  input [31:0] I;
  wire [31:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9719.19-9719.20" *)
  output [31:0] O;
  wire [31:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9722.11-9722.16" *)
  input RDWRB;
  wire RDWRB;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9727.1-9739.10" *)
module ICAPE3(AVAIL, O, PRDONE, PRERROR, CLK, CSIB, RDWRB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9731.12-9731.17" *)
  output AVAIL;
  wire AVAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9735.11-9735.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9736.11-9736.15" *)
  input CSIB;
  wire CSIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9738.18-9738.19" *)
  input [31:0] I;
  wire [31:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9732.19-9732.20" *)
  output [31:0] O;
  wire [31:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9733.12-9733.18" *)
  output PRDONE;
  wire PRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9734.12-9734.19" *)
  output PRERROR;
  wire PRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9737.11-9737.16" *)
  input RDWRB;
  wire RDWRB;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9658.1-9665.10" *)
module ICAP_SPARTAN3A(BUSY, O, CE, CLK, WRITE, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9659.12-9659.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9661.11-9661.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9662.11-9662.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9664.17-9664.18" *)
  input [7:0] I;
  wire [7:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9660.18-9660.19" *)
  output [7:0] O;
  wire [7:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9663.11-9663.16" *)
  input WRITE;
  wire WRITE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9668.1-9677.10" *)
module ICAP_SPARTAN6(BUSY, O, CLK, CE, WRITE, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9671.12-9671.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9674.11-9674.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9673.11-9673.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9676.18-9676.19" *)
  input [15:0] I;
  wire [15:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9672.19-9672.20" *)
  output [15:0] O;
  wire [15:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9675.11-9675.16" *)
  input WRITE;
  wire WRITE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9680.1-9688.10" *)
module ICAP_VIRTEX4(BUSY, O, CE, CLK, WRITE, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9682.12-9682.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9684.11-9684.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9685.11-9685.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9687.18-9687.19" *)
  input [31:0] I;
  wire [31:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9683.19-9683.20" *)
  output [31:0] O;
  wire [31:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9686.11-9686.16" *)
  input WRITE;
  wire WRITE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9691.1-9699.10" *)
module ICAP_VIRTEX5(BUSY, O, CE, CLK, WRITE, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9693.12-9693.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9695.11-9695.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9696.11-9696.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9698.18-9698.19" *)
  input [31:0] I;
  wire [31:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9694.19-9694.20" *)
  output [31:0] O;
  wire [31:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9697.11-9697.16" *)
  input WRITE;
  wire WRITE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9702.1-9712.10" *)
module ICAP_VIRTEX6(BUSY, O, CLK, CSB, RDWRB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9706.12-9706.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9708.11-9708.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9709.11-9709.14" *)
  input CSB;
  wire CSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9711.18-9711.19" *)
  input [31:0] I;
  wire [31:0] I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9707.19-9707.20" *)
  output [31:0] O;
  wire [31:0] O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9710.11-9710.16" *)
  input RDWRB;
  wire RDWRB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6126.1-6145.10" *)
module IDDR(Q1, Q2, C, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6139.11-6139.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6140.11-6140.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6142.11-6142.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6135.12-6135.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6136.12-6136.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6143.11-6143.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6144.11-6144.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6093.1-6108.10" *)
module IDDR2(Q0, Q1, C0, C1, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6101.11-6101.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6103.11-6103.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6104.11-6104.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6105.11-6105.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6098.12-6098.14" *)
  output Q0;
  wire Q0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6099.12-6099.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6106.11-6106.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6107.11-6107.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6916.1-6930.10" *)
module IDDRE1(Q1, Q2, C, CB, D, R);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6924.11-6924.12" *)
  input C;
  wire C;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6927.11-6927.13" *)
  input CB;
  wire CB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6928.11-6928.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6920.12-6920.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6921.12-6921.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6929.11-6929.12" *)
  input R;
  wire R;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6147.1-6168.10" *)
module IDDR_2CLK(Q1, Q2, C, CB, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6159.11-6159.12" *)
  input C;
  wire C;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6162.11-6162.13" *)
  input CB;
  wire CB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6163.11-6163.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6165.11-6165.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6155.12-6155.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6156.12-6156.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6166.11-6166.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6167.11-6167.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6201.1-6211.10" *)
module IDELAY(O, C, CE, I, INC, RST);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6206.11-6206.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6207.11-6207.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6208.11-6208.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6209.11-6209.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6204.12-6204.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6210.11-6210.14" *)
  input RST;
  wire RST;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6193.1-6199.10" *)
module IDELAYCTRL(RDY, REFCLK, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6195.12-6195.15" *)
  output RDY;
  wire RDY;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6197.11-6197.17" *)
  input REFCLK;
  wire REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6198.11-6198.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6473.1-6502.10" *)
module IDELAYE2(CNTVALUEOUT, DATAOUT, C, CE, CINVCTRL, CNTVALUEIN, DATAIN, IDATAIN, INC, LD, LDPIPEEN, REGRST);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6490.11-6490.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6491.11-6491.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6492.11-6492.19" *)
  input CINVCTRL;
  wire CINVCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6493.17-6493.27" *)
  input [4:0] CNTVALUEIN;
  wire [4:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6486.18-6486.29" *)
  output [4:0] CNTVALUEOUT;
  wire [4:0] CNTVALUEOUT;
  (* invertible_pin = "IS_DATAIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6495.11-6495.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6487.12-6487.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* invertible_pin = "IS_IDATAIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6497.11-6497.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6498.11-6498.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6499.11-6499.13" *)
  input LD;
  wire LD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6500.11-6500.19" *)
  input LDPIPEEN;
  wire LDPIPEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6501.11-6501.17" *)
  input REGRST;
  wire REGRST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6949.1-6979.10" *)
module IDELAYE3(CASC_OUT, CNTVALUEOUT, DATAOUT, CASC_IN, CASC_RETURN, CE, CLK, CNTVALUEIN, DATAIN, EN_VTC, IDATAIN, INC, LOAD, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6965.11-6965.18" *)
  input CASC_IN;
  wire CASC_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6962.12-6962.20" *)
  output CASC_OUT;
  wire CASC_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6966.11-6966.22" *)
  input CASC_RETURN;
  wire CASC_RETURN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6967.11-6967.13" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6970.11-6970.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6971.17-6971.27" *)
  input [8:0] CNTVALUEIN;
  wire [8:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6963.18-6963.29" *)
  output [8:0] CNTVALUEOUT;
  wire [8:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6972.11-6972.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6964.12-6964.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6973.11-6973.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6974.11-6974.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6975.11-6975.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6976.11-6976.15" *)
  input LOAD;
  wire LOAD;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6978.11-6978.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6007.1-6019.10" *)
module IFDDRCPE(Q0, Q1, C0, C1, CE, CLR, D, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6011.11-6011.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6013.11-6013.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6014.11-6014.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6015.11-6015.14" *)
  input CLR;
  wire CLR;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6017.11-6017.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6018.11-6018.14" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6008.12-6008.14" *)
  output Q0;
  wire Q0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6009.12-6009.14" *)
  output Q1;
  wire Q1;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6021.1-6033.10" *)
module IFDDRRSE(Q0, Q1, C0, C1, CE, D, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6025.11-6025.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6027.11-6027.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6028.11-6028.13" *)
  input CE;
  wire CE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6030.11-6030.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6022.12-6022.14" *)
  output Q0;
  wire Q0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6023.12-6023.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6031.11-6031.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6032.11-6032.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33332.1-33575.10" *)
module ILKN(DRP_DO, DRP_RDY, RX_BYPASS_DATAOUT00, RX_BYPASS_DATAOUT01, RX_BYPASS_DATAOUT02, RX_BYPASS_DATAOUT03, RX_BYPASS_DATAOUT04, RX_BYPASS_DATAOUT05, RX_BYPASS_DATAOUT06, RX_BYPASS_DATAOUT07, RX_BYPASS_DATAOUT08, RX_BYPASS_DATAOUT09, RX_BYPASS_DATAOUT10, RX_BYPASS_DATAOUT11, RX_BYPASS_ENAOUT, RX_BYPASS_IS_AVAILOUT, RX_BYPASS_IS_BADLYFRAMEDOUT, RX_BYPASS_IS_OVERFLOWOUT, RX_BYPASS_IS_SYNCEDOUT, RX_BYPASS_IS_SYNCWORDOUT, RX_CHANOUT0
, RX_CHANOUT1, RX_CHANOUT2, RX_CHANOUT3, RX_DATAOUT0, RX_DATAOUT1, RX_DATAOUT2, RX_DATAOUT3, RX_ENAOUT0, RX_ENAOUT1, RX_ENAOUT2, RX_ENAOUT3, RX_EOPOUT0, RX_EOPOUT1, RX_EOPOUT2, RX_EOPOUT3, RX_ERROUT0, RX_ERROUT1, RX_ERROUT2, RX_ERROUT3, RX_MTYOUT0, RX_MTYOUT1
, RX_MTYOUT2, RX_MTYOUT3, RX_OVFOUT, RX_SOPOUT0, RX_SOPOUT1, RX_SOPOUT2, RX_SOPOUT3, STAT_RX_ALIGNED, STAT_RX_ALIGNED_ERR, STAT_RX_BAD_TYPE_ERR, STAT_RX_BURSTMAX_ERR, STAT_RX_BURST_ERR, STAT_RX_CRC24_ERR, STAT_RX_CRC32_ERR, STAT_RX_CRC32_VALID, STAT_RX_DESCRAM_ERR, STAT_RX_DIAGWORD_INTFSTAT, STAT_RX_DIAGWORD_LANESTAT, STAT_RX_FC_STAT, STAT_RX_FRAMING_ERR, STAT_RX_MEOP_ERR
, STAT_RX_MF_ERR, STAT_RX_MF_LEN_ERR, STAT_RX_MF_REPEAT_ERR, STAT_RX_MISALIGNED, STAT_RX_MSOP_ERR, STAT_RX_MUBITS, STAT_RX_MUBITS_UPDATED, STAT_RX_OVERFLOW_ERR, STAT_RX_RETRANS_CRC24_ERR, STAT_RX_RETRANS_DISC, STAT_RX_RETRANS_LATENCY, STAT_RX_RETRANS_REQ, STAT_RX_RETRANS_RETRY_ERR, STAT_RX_RETRANS_SEQ, STAT_RX_RETRANS_SEQ_UPDATED, STAT_RX_RETRANS_STATE, STAT_RX_RETRANS_SUBSEQ, STAT_RX_RETRANS_WDOG_ERR, STAT_RX_RETRANS_WRAP_ERR, STAT_RX_SYNCED, STAT_RX_SYNCED_ERR
, STAT_RX_WORD_SYNC, STAT_TX_BURST_ERR, STAT_TX_ERRINJ_BITERR_DONE, STAT_TX_OVERFLOW_ERR, STAT_TX_RETRANS_BURST_ERR, STAT_TX_RETRANS_BUSY, STAT_TX_RETRANS_RAM_PERROUT, STAT_TX_RETRANS_RAM_RADDR, STAT_TX_RETRANS_RAM_RD_B0, STAT_TX_RETRANS_RAM_RD_B1, STAT_TX_RETRANS_RAM_RD_B2, STAT_TX_RETRANS_RAM_RD_B3, STAT_TX_RETRANS_RAM_RSEL, STAT_TX_RETRANS_RAM_WADDR, STAT_TX_RETRANS_RAM_WDATA, STAT_TX_RETRANS_RAM_WE_B0, STAT_TX_RETRANS_RAM_WE_B1, STAT_TX_RETRANS_RAM_WE_B2, STAT_TX_RETRANS_RAM_WE_B3, STAT_TX_UNDERFLOW_ERR, TX_OVFOUT
, TX_RDYOUT, TX_SERDES_DATA00, TX_SERDES_DATA01, TX_SERDES_DATA02, TX_SERDES_DATA03, TX_SERDES_DATA04, TX_SERDES_DATA05, TX_SERDES_DATA06, TX_SERDES_DATA07, TX_SERDES_DATA08, TX_SERDES_DATA09, TX_SERDES_DATA10, TX_SERDES_DATA11, CORE_CLK, CTL_RX_FORCE_RESYNC, CTL_RX_RETRANS_ACK, CTL_RX_RETRANS_ENABLE, CTL_RX_RETRANS_ERRIN, CTL_RX_RETRANS_FORCE_REQ, CTL_RX_RETRANS_RESET, CTL_RX_RETRANS_RESET_MODE
, CTL_TX_DIAGWORD_INTFSTAT, CTL_TX_DIAGWORD_LANESTAT, CTL_TX_ENABLE, CTL_TX_ERRINJ_BITERR_GO, CTL_TX_ERRINJ_BITERR_LANE, CTL_TX_FC_STAT, CTL_TX_MUBITS, CTL_TX_RETRANS_ENABLE, CTL_TX_RETRANS_RAM_PERRIN, CTL_TX_RETRANS_RAM_RDATA, CTL_TX_RETRANS_REQ, CTL_TX_RETRANS_REQ_VALID, CTL_TX_RLIM_DELTA, CTL_TX_RLIM_ENABLE, CTL_TX_RLIM_INTV, CTL_TX_RLIM_MAX, DRP_ADDR, DRP_CLK, DRP_DI, DRP_EN, DRP_WE
, LBUS_CLK, RX_BYPASS_FORCE_REALIGNIN, RX_BYPASS_RDIN, RX_RESET, RX_SERDES_CLK, RX_SERDES_DATA00, RX_SERDES_DATA01, RX_SERDES_DATA02, RX_SERDES_DATA03, RX_SERDES_DATA04, RX_SERDES_DATA05, RX_SERDES_DATA06, RX_SERDES_DATA07, RX_SERDES_DATA08, RX_SERDES_DATA09, RX_SERDES_DATA10, RX_SERDES_DATA11, RX_SERDES_RESET, TX_BCTLIN0, TX_BCTLIN1, TX_BCTLIN2
, TX_BCTLIN3, TX_BYPASS_CTRLIN, TX_BYPASS_DATAIN00, TX_BYPASS_DATAIN01, TX_BYPASS_DATAIN02, TX_BYPASS_DATAIN03, TX_BYPASS_DATAIN04, TX_BYPASS_DATAIN05, TX_BYPASS_DATAIN06, TX_BYPASS_DATAIN07, TX_BYPASS_DATAIN08, TX_BYPASS_DATAIN09, TX_BYPASS_DATAIN10, TX_BYPASS_DATAIN11, TX_BYPASS_ENAIN, TX_BYPASS_GEARBOX_SEQIN, TX_BYPASS_MFRAMER_STATEIN, TX_CHANIN0, TX_CHANIN1, TX_CHANIN2, TX_CHANIN3
, TX_DATAIN0, TX_DATAIN1, TX_DATAIN2, TX_DATAIN3, TX_ENAIN0, TX_ENAIN1, TX_ENAIN2, TX_ENAIN3, TX_EOPIN0, TX_EOPIN1, TX_EOPIN2, TX_EOPIN3, TX_ERRIN0, TX_ERRIN1, TX_ERRIN2, TX_ERRIN3, TX_MTYIN0, TX_MTYIN1, TX_MTYIN2, TX_MTYIN3, TX_RESET
, TX_SERDES_REFCLK, TX_SERDES_REFCLK_RESET, TX_SOPIN0, TX_SOPIN1, TX_SOPIN2, TX_SOPIN3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33477.11-33477.19" *)
  input CORE_CLK;
  wire CORE_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33478.11-33478.30" *)
  input CTL_RX_FORCE_RESYNC;
  wire CTL_RX_FORCE_RESYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33479.11-33479.29" *)
  input CTL_RX_RETRANS_ACK;
  wire CTL_RX_RETRANS_ACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33480.11-33480.32" *)
  input CTL_RX_RETRANS_ENABLE;
  wire CTL_RX_RETRANS_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33481.11-33481.31" *)
  input CTL_RX_RETRANS_ERRIN;
  wire CTL_RX_RETRANS_ERRIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33482.11-33482.35" *)
  input CTL_RX_RETRANS_FORCE_REQ;
  wire CTL_RX_RETRANS_FORCE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33483.11-33483.31" *)
  input CTL_RX_RETRANS_RESET;
  wire CTL_RX_RETRANS_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33484.11-33484.36" *)
  input CTL_RX_RETRANS_RESET_MODE;
  wire CTL_RX_RETRANS_RESET_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33485.11-33485.35" *)
  input CTL_TX_DIAGWORD_INTFSTAT;
  wire CTL_TX_DIAGWORD_INTFSTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33486.18-33486.42" *)
  input [11:0] CTL_TX_DIAGWORD_LANESTAT;
  wire [11:0] CTL_TX_DIAGWORD_LANESTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33487.11-33487.24" *)
  input CTL_TX_ENABLE;
  wire CTL_TX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33488.11-33488.34" *)
  input CTL_TX_ERRINJ_BITERR_GO;
  wire CTL_TX_ERRINJ_BITERR_GO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33489.17-33489.42" *)
  input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
  wire [3:0] CTL_TX_ERRINJ_BITERR_LANE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33490.19-33490.33" *)
  input [255:0] CTL_TX_FC_STAT;
  wire [255:0] CTL_TX_FC_STAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33491.17-33491.30" *)
  input [7:0] CTL_TX_MUBITS;
  wire [7:0] CTL_TX_MUBITS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33492.11-33492.32" *)
  input CTL_TX_RETRANS_ENABLE;
  wire CTL_TX_RETRANS_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33493.11-33493.36" *)
  input CTL_TX_RETRANS_RAM_PERRIN;
  wire CTL_TX_RETRANS_RAM_PERRIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33494.19-33494.43" *)
  input [643:0] CTL_TX_RETRANS_RAM_RDATA;
  wire [643:0] CTL_TX_RETRANS_RAM_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33495.11-33495.29" *)
  input CTL_TX_RETRANS_REQ;
  wire CTL_TX_RETRANS_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33496.11-33496.35" *)
  input CTL_TX_RETRANS_REQ_VALID;
  wire CTL_TX_RETRANS_REQ_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33497.18-33497.35" *)
  input [11:0] CTL_TX_RLIM_DELTA;
  wire [11:0] CTL_TX_RLIM_DELTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33498.11-33498.29" *)
  input CTL_TX_RLIM_ENABLE;
  wire CTL_TX_RLIM_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33499.17-33499.33" *)
  input [7:0] CTL_TX_RLIM_INTV;
  wire [7:0] CTL_TX_RLIM_INTV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33500.18-33500.33" *)
  input [11:0] CTL_TX_RLIM_MAX;
  wire [11:0] CTL_TX_RLIM_MAX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33501.17-33501.25" *)
  input [9:0] DRP_ADDR;
  wire [9:0] DRP_ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33502.11-33502.18" *)
  input DRP_CLK;
  wire DRP_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33503.18-33503.24" *)
  input [15:0] DRP_DI;
  wire [15:0] DRP_DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33359.19-33359.25" *)
  output [15:0] DRP_DO;
  wire [15:0] DRP_DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33504.11-33504.17" *)
  input DRP_EN;
  wire DRP_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33360.12-33360.19" *)
  output DRP_RDY;
  wire DRP_RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33505.11-33505.17" *)
  input DRP_WE;
  wire DRP_WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33506.11-33506.19" *)
  input LBUS_CLK;
  wire LBUS_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33361.19-33361.38" *)
  output [65:0] RX_BYPASS_DATAOUT00;
  wire [65:0] RX_BYPASS_DATAOUT00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33362.19-33362.38" *)
  output [65:0] RX_BYPASS_DATAOUT01;
  wire [65:0] RX_BYPASS_DATAOUT01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33363.19-33363.38" *)
  output [65:0] RX_BYPASS_DATAOUT02;
  wire [65:0] RX_BYPASS_DATAOUT02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33364.19-33364.38" *)
  output [65:0] RX_BYPASS_DATAOUT03;
  wire [65:0] RX_BYPASS_DATAOUT03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33365.19-33365.38" *)
  output [65:0] RX_BYPASS_DATAOUT04;
  wire [65:0] RX_BYPASS_DATAOUT04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33366.19-33366.38" *)
  output [65:0] RX_BYPASS_DATAOUT05;
  wire [65:0] RX_BYPASS_DATAOUT05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33367.19-33367.38" *)
  output [65:0] RX_BYPASS_DATAOUT06;
  wire [65:0] RX_BYPASS_DATAOUT06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33368.19-33368.38" *)
  output [65:0] RX_BYPASS_DATAOUT07;
  wire [65:0] RX_BYPASS_DATAOUT07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33369.19-33369.38" *)
  output [65:0] RX_BYPASS_DATAOUT08;
  wire [65:0] RX_BYPASS_DATAOUT08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33370.19-33370.38" *)
  output [65:0] RX_BYPASS_DATAOUT09;
  wire [65:0] RX_BYPASS_DATAOUT09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33371.19-33371.38" *)
  output [65:0] RX_BYPASS_DATAOUT10;
  wire [65:0] RX_BYPASS_DATAOUT10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33372.19-33372.38" *)
  output [65:0] RX_BYPASS_DATAOUT11;
  wire [65:0] RX_BYPASS_DATAOUT11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33373.19-33373.35" *)
  output [11:0] RX_BYPASS_ENAOUT;
  wire [11:0] RX_BYPASS_ENAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33507.11-33507.36" *)
  input RX_BYPASS_FORCE_REALIGNIN;
  wire RX_BYPASS_FORCE_REALIGNIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33374.19-33374.40" *)
  output [11:0] RX_BYPASS_IS_AVAILOUT;
  wire [11:0] RX_BYPASS_IS_AVAILOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33375.19-33375.46" *)
  output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
  wire [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33376.19-33376.43" *)
  output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
  wire [11:0] RX_BYPASS_IS_OVERFLOWOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33377.19-33377.41" *)
  output [11:0] RX_BYPASS_IS_SYNCEDOUT;
  wire [11:0] RX_BYPASS_IS_SYNCEDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33378.19-33378.43" *)
  output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
  wire [11:0] RX_BYPASS_IS_SYNCWORDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33508.11-33508.25" *)
  input RX_BYPASS_RDIN;
  wire RX_BYPASS_RDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33379.19-33379.30" *)
  output [10:0] RX_CHANOUT0;
  wire [10:0] RX_CHANOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33380.19-33380.30" *)
  output [10:0] RX_CHANOUT1;
  wire [10:0] RX_CHANOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33381.19-33381.30" *)
  output [10:0] RX_CHANOUT2;
  wire [10:0] RX_CHANOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33382.19-33382.30" *)
  output [10:0] RX_CHANOUT3;
  wire [10:0] RX_CHANOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33383.20-33383.31" *)
  output [127:0] RX_DATAOUT0;
  wire [127:0] RX_DATAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33384.20-33384.31" *)
  output [127:0] RX_DATAOUT1;
  wire [127:0] RX_DATAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33385.20-33385.31" *)
  output [127:0] RX_DATAOUT2;
  wire [127:0] RX_DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33386.20-33386.31" *)
  output [127:0] RX_DATAOUT3;
  wire [127:0] RX_DATAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33387.12-33387.22" *)
  output RX_ENAOUT0;
  wire RX_ENAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33388.12-33388.22" *)
  output RX_ENAOUT1;
  wire RX_ENAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33389.12-33389.22" *)
  output RX_ENAOUT2;
  wire RX_ENAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33390.12-33390.22" *)
  output RX_ENAOUT3;
  wire RX_ENAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33391.12-33391.22" *)
  output RX_EOPOUT0;
  wire RX_EOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33392.12-33392.22" *)
  output RX_EOPOUT1;
  wire RX_EOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33393.12-33393.22" *)
  output RX_EOPOUT2;
  wire RX_EOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33394.12-33394.22" *)
  output RX_EOPOUT3;
  wire RX_EOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33395.12-33395.22" *)
  output RX_ERROUT0;
  wire RX_ERROUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33396.12-33396.22" *)
  output RX_ERROUT1;
  wire RX_ERROUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33397.12-33397.22" *)
  output RX_ERROUT2;
  wire RX_ERROUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33398.12-33398.22" *)
  output RX_ERROUT3;
  wire RX_ERROUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33399.18-33399.28" *)
  output [3:0] RX_MTYOUT0;
  wire [3:0] RX_MTYOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33400.18-33400.28" *)
  output [3:0] RX_MTYOUT1;
  wire [3:0] RX_MTYOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33401.18-33401.28" *)
  output [3:0] RX_MTYOUT2;
  wire [3:0] RX_MTYOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33402.18-33402.28" *)
  output [3:0] RX_MTYOUT3;
  wire [3:0] RX_MTYOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33403.12-33403.21" *)
  output RX_OVFOUT;
  wire RX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33509.11-33509.19" *)
  input RX_RESET;
  wire RX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33510.18-33510.31" *)
  input [11:0] RX_SERDES_CLK;
  wire [11:0] RX_SERDES_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33511.18-33511.34" *)
  input [63:0] RX_SERDES_DATA00;
  wire [63:0] RX_SERDES_DATA00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33512.18-33512.34" *)
  input [63:0] RX_SERDES_DATA01;
  wire [63:0] RX_SERDES_DATA01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33513.18-33513.34" *)
  input [63:0] RX_SERDES_DATA02;
  wire [63:0] RX_SERDES_DATA02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33514.18-33514.34" *)
  input [63:0] RX_SERDES_DATA03;
  wire [63:0] RX_SERDES_DATA03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33515.18-33515.34" *)
  input [63:0] RX_SERDES_DATA04;
  wire [63:0] RX_SERDES_DATA04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33516.18-33516.34" *)
  input [63:0] RX_SERDES_DATA05;
  wire [63:0] RX_SERDES_DATA05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33517.18-33517.34" *)
  input [63:0] RX_SERDES_DATA06;
  wire [63:0] RX_SERDES_DATA06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33518.18-33518.34" *)
  input [63:0] RX_SERDES_DATA07;
  wire [63:0] RX_SERDES_DATA07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33519.18-33519.34" *)
  input [63:0] RX_SERDES_DATA08;
  wire [63:0] RX_SERDES_DATA08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33520.18-33520.34" *)
  input [63:0] RX_SERDES_DATA09;
  wire [63:0] RX_SERDES_DATA09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33521.18-33521.34" *)
  input [63:0] RX_SERDES_DATA10;
  wire [63:0] RX_SERDES_DATA10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33522.18-33522.34" *)
  input [63:0] RX_SERDES_DATA11;
  wire [63:0] RX_SERDES_DATA11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33523.18-33523.33" *)
  input [11:0] RX_SERDES_RESET;
  wire [11:0] RX_SERDES_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33404.12-33404.22" *)
  output RX_SOPOUT0;
  wire RX_SOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33405.12-33405.22" *)
  output RX_SOPOUT1;
  wire RX_SOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33406.12-33406.22" *)
  output RX_SOPOUT2;
  wire RX_SOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33407.12-33407.22" *)
  output RX_SOPOUT3;
  wire RX_SOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33408.12-33408.27" *)
  output STAT_RX_ALIGNED;
  wire STAT_RX_ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33409.12-33409.31" *)
  output STAT_RX_ALIGNED_ERR;
  wire STAT_RX_ALIGNED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33410.19-33410.39" *)
  output [11:0] STAT_RX_BAD_TYPE_ERR;
  wire [11:0] STAT_RX_BAD_TYPE_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33411.12-33411.32" *)
  output STAT_RX_BURSTMAX_ERR;
  wire STAT_RX_BURSTMAX_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33412.12-33412.29" *)
  output STAT_RX_BURST_ERR;
  wire STAT_RX_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33413.12-33413.29" *)
  output STAT_RX_CRC24_ERR;
  wire STAT_RX_CRC24_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33414.19-33414.36" *)
  output [11:0] STAT_RX_CRC32_ERR;
  wire [11:0] STAT_RX_CRC32_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33415.19-33415.38" *)
  output [11:0] STAT_RX_CRC32_VALID;
  wire [11:0] STAT_RX_CRC32_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33416.19-33416.38" *)
  output [11:0] STAT_RX_DESCRAM_ERR;
  wire [11:0] STAT_RX_DESCRAM_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33417.19-33417.44" *)
  output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
  wire [11:0] STAT_RX_DIAGWORD_INTFSTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33418.19-33418.44" *)
  output [11:0] STAT_RX_DIAGWORD_LANESTAT;
  wire [11:0] STAT_RX_DIAGWORD_LANESTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33419.20-33419.35" *)
  output [255:0] STAT_RX_FC_STAT;
  wire [255:0] STAT_RX_FC_STAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33420.19-33420.38" *)
  output [11:0] STAT_RX_FRAMING_ERR;
  wire [11:0] STAT_RX_FRAMING_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33421.12-33421.28" *)
  output STAT_RX_MEOP_ERR;
  wire STAT_RX_MEOP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33422.19-33422.33" *)
  output [11:0] STAT_RX_MF_ERR;
  wire [11:0] STAT_RX_MF_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33423.19-33423.37" *)
  output [11:0] STAT_RX_MF_LEN_ERR;
  wire [11:0] STAT_RX_MF_LEN_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33424.19-33424.40" *)
  output [11:0] STAT_RX_MF_REPEAT_ERR;
  wire [11:0] STAT_RX_MF_REPEAT_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33425.12-33425.30" *)
  output STAT_RX_MISALIGNED;
  wire STAT_RX_MISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33426.12-33426.28" *)
  output STAT_RX_MSOP_ERR;
  wire STAT_RX_MSOP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33427.18-33427.32" *)
  output [7:0] STAT_RX_MUBITS;
  wire [7:0] STAT_RX_MUBITS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33428.12-33428.34" *)
  output STAT_RX_MUBITS_UPDATED;
  wire STAT_RX_MUBITS_UPDATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33429.12-33429.32" *)
  output STAT_RX_OVERFLOW_ERR;
  wire STAT_RX_OVERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33430.12-33430.37" *)
  output STAT_RX_RETRANS_CRC24_ERR;
  wire STAT_RX_RETRANS_CRC24_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33431.12-33431.32" *)
  output STAT_RX_RETRANS_DISC;
  wire STAT_RX_RETRANS_DISC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33432.19-33432.42" *)
  output [15:0] STAT_RX_RETRANS_LATENCY;
  wire [15:0] STAT_RX_RETRANS_LATENCY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33433.12-33433.31" *)
  output STAT_RX_RETRANS_REQ;
  wire STAT_RX_RETRANS_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33434.12-33434.37" *)
  output STAT_RX_RETRANS_RETRY_ERR;
  wire STAT_RX_RETRANS_RETRY_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33435.18-33435.37" *)
  output [7:0] STAT_RX_RETRANS_SEQ;
  wire [7:0] STAT_RX_RETRANS_SEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33436.12-33436.39" *)
  output STAT_RX_RETRANS_SEQ_UPDATED;
  wire STAT_RX_RETRANS_SEQ_UPDATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33437.18-33437.39" *)
  output [2:0] STAT_RX_RETRANS_STATE;
  wire [2:0] STAT_RX_RETRANS_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33438.18-33438.40" *)
  output [4:0] STAT_RX_RETRANS_SUBSEQ;
  wire [4:0] STAT_RX_RETRANS_SUBSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33439.12-33439.36" *)
  output STAT_RX_RETRANS_WDOG_ERR;
  wire STAT_RX_RETRANS_WDOG_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33440.12-33440.36" *)
  output STAT_RX_RETRANS_WRAP_ERR;
  wire STAT_RX_RETRANS_WRAP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33441.19-33441.33" *)
  output [11:0] STAT_RX_SYNCED;
  wire [11:0] STAT_RX_SYNCED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33442.19-33442.37" *)
  output [11:0] STAT_RX_SYNCED_ERR;
  wire [11:0] STAT_RX_SYNCED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33443.19-33443.36" *)
  output [11:0] STAT_RX_WORD_SYNC;
  wire [11:0] STAT_RX_WORD_SYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33444.12-33444.29" *)
  output STAT_TX_BURST_ERR;
  wire STAT_TX_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33445.12-33445.38" *)
  output STAT_TX_ERRINJ_BITERR_DONE;
  wire STAT_TX_ERRINJ_BITERR_DONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33446.12-33446.32" *)
  output STAT_TX_OVERFLOW_ERR;
  wire STAT_TX_OVERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33447.12-33447.37" *)
  output STAT_TX_RETRANS_BURST_ERR;
  wire STAT_TX_RETRANS_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33448.12-33448.32" *)
  output STAT_TX_RETRANS_BUSY;
  wire STAT_TX_RETRANS_BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33449.12-33449.39" *)
  output STAT_TX_RETRANS_RAM_PERROUT;
  wire STAT_TX_RETRANS_RAM_PERROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33450.18-33450.43" *)
  output [8:0] STAT_TX_RETRANS_RAM_RADDR;
  wire [8:0] STAT_TX_RETRANS_RAM_RADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33451.12-33451.37" *)
  output STAT_TX_RETRANS_RAM_RD_B0;
  wire STAT_TX_RETRANS_RAM_RD_B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33452.12-33452.37" *)
  output STAT_TX_RETRANS_RAM_RD_B1;
  wire STAT_TX_RETRANS_RAM_RD_B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33453.12-33453.37" *)
  output STAT_TX_RETRANS_RAM_RD_B2;
  wire STAT_TX_RETRANS_RAM_RD_B2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33454.12-33454.37" *)
  output STAT_TX_RETRANS_RAM_RD_B3;
  wire STAT_TX_RETRANS_RAM_RD_B3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33455.18-33455.42" *)
  output [1:0] STAT_TX_RETRANS_RAM_RSEL;
  wire [1:0] STAT_TX_RETRANS_RAM_RSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33456.18-33456.43" *)
  output [8:0] STAT_TX_RETRANS_RAM_WADDR;
  wire [8:0] STAT_TX_RETRANS_RAM_WADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33457.20-33457.45" *)
  output [643:0] STAT_TX_RETRANS_RAM_WDATA;
  wire [643:0] STAT_TX_RETRANS_RAM_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33458.12-33458.37" *)
  output STAT_TX_RETRANS_RAM_WE_B0;
  wire STAT_TX_RETRANS_RAM_WE_B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33459.12-33459.37" *)
  output STAT_TX_RETRANS_RAM_WE_B1;
  wire STAT_TX_RETRANS_RAM_WE_B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33460.12-33460.37" *)
  output STAT_TX_RETRANS_RAM_WE_B2;
  wire STAT_TX_RETRANS_RAM_WE_B2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33461.12-33461.37" *)
  output STAT_TX_RETRANS_RAM_WE_B3;
  wire STAT_TX_RETRANS_RAM_WE_B3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33462.12-33462.33" *)
  output STAT_TX_UNDERFLOW_ERR;
  wire STAT_TX_UNDERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33524.11-33524.21" *)
  input TX_BCTLIN0;
  wire TX_BCTLIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33525.11-33525.21" *)
  input TX_BCTLIN1;
  wire TX_BCTLIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33526.11-33526.21" *)
  input TX_BCTLIN2;
  wire TX_BCTLIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33527.11-33527.21" *)
  input TX_BCTLIN3;
  wire TX_BCTLIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33528.18-33528.34" *)
  input [11:0] TX_BYPASS_CTRLIN;
  wire [11:0] TX_BYPASS_CTRLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33529.18-33529.36" *)
  input [63:0] TX_BYPASS_DATAIN00;
  wire [63:0] TX_BYPASS_DATAIN00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33530.18-33530.36" *)
  input [63:0] TX_BYPASS_DATAIN01;
  wire [63:0] TX_BYPASS_DATAIN01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33531.18-33531.36" *)
  input [63:0] TX_BYPASS_DATAIN02;
  wire [63:0] TX_BYPASS_DATAIN02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33532.18-33532.36" *)
  input [63:0] TX_BYPASS_DATAIN03;
  wire [63:0] TX_BYPASS_DATAIN03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33533.18-33533.36" *)
  input [63:0] TX_BYPASS_DATAIN04;
  wire [63:0] TX_BYPASS_DATAIN04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33534.18-33534.36" *)
  input [63:0] TX_BYPASS_DATAIN05;
  wire [63:0] TX_BYPASS_DATAIN05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33535.18-33535.36" *)
  input [63:0] TX_BYPASS_DATAIN06;
  wire [63:0] TX_BYPASS_DATAIN06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33536.18-33536.36" *)
  input [63:0] TX_BYPASS_DATAIN07;
  wire [63:0] TX_BYPASS_DATAIN07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33537.18-33537.36" *)
  input [63:0] TX_BYPASS_DATAIN08;
  wire [63:0] TX_BYPASS_DATAIN08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33538.18-33538.36" *)
  input [63:0] TX_BYPASS_DATAIN09;
  wire [63:0] TX_BYPASS_DATAIN09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33539.18-33539.36" *)
  input [63:0] TX_BYPASS_DATAIN10;
  wire [63:0] TX_BYPASS_DATAIN10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33540.18-33540.36" *)
  input [63:0] TX_BYPASS_DATAIN11;
  wire [63:0] TX_BYPASS_DATAIN11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33541.11-33541.26" *)
  input TX_BYPASS_ENAIN;
  wire TX_BYPASS_ENAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33542.17-33542.40" *)
  input [7:0] TX_BYPASS_GEARBOX_SEQIN;
  wire [7:0] TX_BYPASS_GEARBOX_SEQIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33543.17-33543.42" *)
  input [3:0] TX_BYPASS_MFRAMER_STATEIN;
  wire [3:0] TX_BYPASS_MFRAMER_STATEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33544.18-33544.28" *)
  input [10:0] TX_CHANIN0;
  wire [10:0] TX_CHANIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33545.18-33545.28" *)
  input [10:0] TX_CHANIN1;
  wire [10:0] TX_CHANIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33546.18-33546.28" *)
  input [10:0] TX_CHANIN2;
  wire [10:0] TX_CHANIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33547.18-33547.28" *)
  input [10:0] TX_CHANIN3;
  wire [10:0] TX_CHANIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33548.19-33548.29" *)
  input [127:0] TX_DATAIN0;
  wire [127:0] TX_DATAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33549.19-33549.29" *)
  input [127:0] TX_DATAIN1;
  wire [127:0] TX_DATAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33550.19-33550.29" *)
  input [127:0] TX_DATAIN2;
  wire [127:0] TX_DATAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33551.19-33551.29" *)
  input [127:0] TX_DATAIN3;
  wire [127:0] TX_DATAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33552.11-33552.20" *)
  input TX_ENAIN0;
  wire TX_ENAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33553.11-33553.20" *)
  input TX_ENAIN1;
  wire TX_ENAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33554.11-33554.20" *)
  input TX_ENAIN2;
  wire TX_ENAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33555.11-33555.20" *)
  input TX_ENAIN3;
  wire TX_ENAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33556.11-33556.20" *)
  input TX_EOPIN0;
  wire TX_EOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33557.11-33557.20" *)
  input TX_EOPIN1;
  wire TX_EOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33558.11-33558.20" *)
  input TX_EOPIN2;
  wire TX_EOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33559.11-33559.20" *)
  input TX_EOPIN3;
  wire TX_EOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33560.11-33560.20" *)
  input TX_ERRIN0;
  wire TX_ERRIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33561.11-33561.20" *)
  input TX_ERRIN1;
  wire TX_ERRIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33562.11-33562.20" *)
  input TX_ERRIN2;
  wire TX_ERRIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33563.11-33563.20" *)
  input TX_ERRIN3;
  wire TX_ERRIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33564.17-33564.26" *)
  input [3:0] TX_MTYIN0;
  wire [3:0] TX_MTYIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33565.17-33565.26" *)
  input [3:0] TX_MTYIN1;
  wire [3:0] TX_MTYIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33566.17-33566.26" *)
  input [3:0] TX_MTYIN2;
  wire [3:0] TX_MTYIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33567.17-33567.26" *)
  input [3:0] TX_MTYIN3;
  wire [3:0] TX_MTYIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33463.12-33463.21" *)
  output TX_OVFOUT;
  wire TX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33464.12-33464.21" *)
  output TX_RDYOUT;
  wire TX_RDYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33568.11-33568.19" *)
  input TX_RESET;
  wire TX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33465.19-33465.35" *)
  output [63:0] TX_SERDES_DATA00;
  wire [63:0] TX_SERDES_DATA00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33466.19-33466.35" *)
  output [63:0] TX_SERDES_DATA01;
  wire [63:0] TX_SERDES_DATA01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33467.19-33467.35" *)
  output [63:0] TX_SERDES_DATA02;
  wire [63:0] TX_SERDES_DATA02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33468.19-33468.35" *)
  output [63:0] TX_SERDES_DATA03;
  wire [63:0] TX_SERDES_DATA03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33469.19-33469.35" *)
  output [63:0] TX_SERDES_DATA04;
  wire [63:0] TX_SERDES_DATA04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33470.19-33470.35" *)
  output [63:0] TX_SERDES_DATA05;
  wire [63:0] TX_SERDES_DATA05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33471.19-33471.35" *)
  output [63:0] TX_SERDES_DATA06;
  wire [63:0] TX_SERDES_DATA06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33472.19-33472.35" *)
  output [63:0] TX_SERDES_DATA07;
  wire [63:0] TX_SERDES_DATA07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33473.19-33473.35" *)
  output [63:0] TX_SERDES_DATA08;
  wire [63:0] TX_SERDES_DATA08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33474.19-33474.35" *)
  output [63:0] TX_SERDES_DATA09;
  wire [63:0] TX_SERDES_DATA09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33475.19-33475.35" *)
  output [63:0] TX_SERDES_DATA10;
  wire [63:0] TX_SERDES_DATA10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33476.19-33476.35" *)
  output [63:0] TX_SERDES_DATA11;
  wire [63:0] TX_SERDES_DATA11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33569.11-33569.27" *)
  input TX_SERDES_REFCLK;
  wire TX_SERDES_REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33570.11-33570.33" *)
  input TX_SERDES_REFCLK_RESET;
  wire TX_SERDES_REFCLK_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33571.11-33571.20" *)
  input TX_SOPIN0;
  wire TX_SOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33572.11-33572.20" *)
  input TX_SOPIN1;
  wire TX_SOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33573.11-33573.20" *)
  input TX_SOPIN2;
  wire TX_SOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33574.11-33574.20" *)
  input TX_SOPIN3;
  wire TX_SOPIN3;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33577.1-33820.10" *)
module ILKNE4(DRP_DO, DRP_RDY, RX_BYPASS_DATAOUT00, RX_BYPASS_DATAOUT01, RX_BYPASS_DATAOUT02, RX_BYPASS_DATAOUT03, RX_BYPASS_DATAOUT04, RX_BYPASS_DATAOUT05, RX_BYPASS_DATAOUT06, RX_BYPASS_DATAOUT07, RX_BYPASS_DATAOUT08, RX_BYPASS_DATAOUT09, RX_BYPASS_DATAOUT10, RX_BYPASS_DATAOUT11, RX_BYPASS_ENAOUT, RX_BYPASS_IS_AVAILOUT, RX_BYPASS_IS_BADLYFRAMEDOUT, RX_BYPASS_IS_OVERFLOWOUT, RX_BYPASS_IS_SYNCEDOUT, RX_BYPASS_IS_SYNCWORDOUT, RX_CHANOUT0
, RX_CHANOUT1, RX_CHANOUT2, RX_CHANOUT3, RX_DATAOUT0, RX_DATAOUT1, RX_DATAOUT2, RX_DATAOUT3, RX_ENAOUT0, RX_ENAOUT1, RX_ENAOUT2, RX_ENAOUT3, RX_EOPOUT0, RX_EOPOUT1, RX_EOPOUT2, RX_EOPOUT3, RX_ERROUT0, RX_ERROUT1, RX_ERROUT2, RX_ERROUT3, RX_MTYOUT0, RX_MTYOUT1
, RX_MTYOUT2, RX_MTYOUT3, RX_OVFOUT, RX_SOPOUT0, RX_SOPOUT1, RX_SOPOUT2, RX_SOPOUT3, STAT_RX_ALIGNED, STAT_RX_ALIGNED_ERR, STAT_RX_BAD_TYPE_ERR, STAT_RX_BURSTMAX_ERR, STAT_RX_BURST_ERR, STAT_RX_CRC24_ERR, STAT_RX_CRC32_ERR, STAT_RX_CRC32_VALID, STAT_RX_DESCRAM_ERR, STAT_RX_DIAGWORD_INTFSTAT, STAT_RX_DIAGWORD_LANESTAT, STAT_RX_FC_STAT, STAT_RX_FRAMING_ERR, STAT_RX_MEOP_ERR
, STAT_RX_MF_ERR, STAT_RX_MF_LEN_ERR, STAT_RX_MF_REPEAT_ERR, STAT_RX_MISALIGNED, STAT_RX_MSOP_ERR, STAT_RX_MUBITS, STAT_RX_MUBITS_UPDATED, STAT_RX_OVERFLOW_ERR, STAT_RX_RETRANS_CRC24_ERR, STAT_RX_RETRANS_DISC, STAT_RX_RETRANS_LATENCY, STAT_RX_RETRANS_REQ, STAT_RX_RETRANS_RETRY_ERR, STAT_RX_RETRANS_SEQ, STAT_RX_RETRANS_SEQ_UPDATED, STAT_RX_RETRANS_STATE, STAT_RX_RETRANS_SUBSEQ, STAT_RX_RETRANS_WDOG_ERR, STAT_RX_RETRANS_WRAP_ERR, STAT_RX_SYNCED, STAT_RX_SYNCED_ERR
, STAT_RX_WORD_SYNC, STAT_TX_BURST_ERR, STAT_TX_ERRINJ_BITERR_DONE, STAT_TX_OVERFLOW_ERR, STAT_TX_RETRANS_BURST_ERR, STAT_TX_RETRANS_BUSY, STAT_TX_RETRANS_RAM_PERROUT, STAT_TX_RETRANS_RAM_RADDR, STAT_TX_RETRANS_RAM_RD_B0, STAT_TX_RETRANS_RAM_RD_B1, STAT_TX_RETRANS_RAM_RD_B2, STAT_TX_RETRANS_RAM_RD_B3, STAT_TX_RETRANS_RAM_RSEL, STAT_TX_RETRANS_RAM_WADDR, STAT_TX_RETRANS_RAM_WDATA, STAT_TX_RETRANS_RAM_WE_B0, STAT_TX_RETRANS_RAM_WE_B1, STAT_TX_RETRANS_RAM_WE_B2, STAT_TX_RETRANS_RAM_WE_B3, STAT_TX_UNDERFLOW_ERR, TX_OVFOUT
, TX_RDYOUT, TX_SERDES_DATA00, TX_SERDES_DATA01, TX_SERDES_DATA02, TX_SERDES_DATA03, TX_SERDES_DATA04, TX_SERDES_DATA05, TX_SERDES_DATA06, TX_SERDES_DATA07, TX_SERDES_DATA08, TX_SERDES_DATA09, TX_SERDES_DATA10, TX_SERDES_DATA11, CORE_CLK, CTL_RX_FORCE_RESYNC, CTL_RX_RETRANS_ACK, CTL_RX_RETRANS_ENABLE, CTL_RX_RETRANS_ERRIN, CTL_RX_RETRANS_FORCE_REQ, CTL_RX_RETRANS_RESET, CTL_RX_RETRANS_RESET_MODE
, CTL_TX_DIAGWORD_INTFSTAT, CTL_TX_DIAGWORD_LANESTAT, CTL_TX_ENABLE, CTL_TX_ERRINJ_BITERR_GO, CTL_TX_ERRINJ_BITERR_LANE, CTL_TX_FC_STAT, CTL_TX_MUBITS, CTL_TX_RETRANS_ENABLE, CTL_TX_RETRANS_RAM_PERRIN, CTL_TX_RETRANS_RAM_RDATA, CTL_TX_RETRANS_REQ, CTL_TX_RETRANS_REQ_VALID, CTL_TX_RLIM_DELTA, CTL_TX_RLIM_ENABLE, CTL_TX_RLIM_INTV, CTL_TX_RLIM_MAX, DRP_ADDR, DRP_CLK, DRP_DI, DRP_EN, DRP_WE
, LBUS_CLK, RX_BYPASS_FORCE_REALIGNIN, RX_BYPASS_RDIN, RX_RESET, RX_SERDES_CLK, RX_SERDES_DATA00, RX_SERDES_DATA01, RX_SERDES_DATA02, RX_SERDES_DATA03, RX_SERDES_DATA04, RX_SERDES_DATA05, RX_SERDES_DATA06, RX_SERDES_DATA07, RX_SERDES_DATA08, RX_SERDES_DATA09, RX_SERDES_DATA10, RX_SERDES_DATA11, RX_SERDES_RESET, TX_BCTLIN0, TX_BCTLIN1, TX_BCTLIN2
, TX_BCTLIN3, TX_BYPASS_CTRLIN, TX_BYPASS_DATAIN00, TX_BYPASS_DATAIN01, TX_BYPASS_DATAIN02, TX_BYPASS_DATAIN03, TX_BYPASS_DATAIN04, TX_BYPASS_DATAIN05, TX_BYPASS_DATAIN06, TX_BYPASS_DATAIN07, TX_BYPASS_DATAIN08, TX_BYPASS_DATAIN09, TX_BYPASS_DATAIN10, TX_BYPASS_DATAIN11, TX_BYPASS_ENAIN, TX_BYPASS_GEARBOX_SEQIN, TX_BYPASS_MFRAMER_STATEIN, TX_CHANIN0, TX_CHANIN1, TX_CHANIN2, TX_CHANIN3
, TX_DATAIN0, TX_DATAIN1, TX_DATAIN2, TX_DATAIN3, TX_ENAIN0, TX_ENAIN1, TX_ENAIN2, TX_ENAIN3, TX_EOPIN0, TX_EOPIN1, TX_EOPIN2, TX_EOPIN3, TX_ERRIN0, TX_ERRIN1, TX_ERRIN2, TX_ERRIN3, TX_MTYIN0, TX_MTYIN1, TX_MTYIN2, TX_MTYIN3, TX_RESET
, TX_SERDES_REFCLK, TX_SERDES_REFCLK_RESET, TX_SOPIN0, TX_SOPIN1, TX_SOPIN2, TX_SOPIN3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33722.11-33722.19" *)
  input CORE_CLK;
  wire CORE_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33723.11-33723.30" *)
  input CTL_RX_FORCE_RESYNC;
  wire CTL_RX_FORCE_RESYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33724.11-33724.29" *)
  input CTL_RX_RETRANS_ACK;
  wire CTL_RX_RETRANS_ACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33725.11-33725.32" *)
  input CTL_RX_RETRANS_ENABLE;
  wire CTL_RX_RETRANS_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33726.11-33726.31" *)
  input CTL_RX_RETRANS_ERRIN;
  wire CTL_RX_RETRANS_ERRIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33727.11-33727.35" *)
  input CTL_RX_RETRANS_FORCE_REQ;
  wire CTL_RX_RETRANS_FORCE_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33728.11-33728.31" *)
  input CTL_RX_RETRANS_RESET;
  wire CTL_RX_RETRANS_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33729.11-33729.36" *)
  input CTL_RX_RETRANS_RESET_MODE;
  wire CTL_RX_RETRANS_RESET_MODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33730.11-33730.35" *)
  input CTL_TX_DIAGWORD_INTFSTAT;
  wire CTL_TX_DIAGWORD_INTFSTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33731.18-33731.42" *)
  input [11:0] CTL_TX_DIAGWORD_LANESTAT;
  wire [11:0] CTL_TX_DIAGWORD_LANESTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33732.11-33732.24" *)
  input CTL_TX_ENABLE;
  wire CTL_TX_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33733.11-33733.34" *)
  input CTL_TX_ERRINJ_BITERR_GO;
  wire CTL_TX_ERRINJ_BITERR_GO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33734.17-33734.42" *)
  input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
  wire [3:0] CTL_TX_ERRINJ_BITERR_LANE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33735.19-33735.33" *)
  input [255:0] CTL_TX_FC_STAT;
  wire [255:0] CTL_TX_FC_STAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33736.17-33736.30" *)
  input [7:0] CTL_TX_MUBITS;
  wire [7:0] CTL_TX_MUBITS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33737.11-33737.32" *)
  input CTL_TX_RETRANS_ENABLE;
  wire CTL_TX_RETRANS_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33738.11-33738.36" *)
  input CTL_TX_RETRANS_RAM_PERRIN;
  wire CTL_TX_RETRANS_RAM_PERRIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33739.19-33739.43" *)
  input [643:0] CTL_TX_RETRANS_RAM_RDATA;
  wire [643:0] CTL_TX_RETRANS_RAM_RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33740.11-33740.29" *)
  input CTL_TX_RETRANS_REQ;
  wire CTL_TX_RETRANS_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33741.11-33741.35" *)
  input CTL_TX_RETRANS_REQ_VALID;
  wire CTL_TX_RETRANS_REQ_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33742.18-33742.35" *)
  input [11:0] CTL_TX_RLIM_DELTA;
  wire [11:0] CTL_TX_RLIM_DELTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33743.11-33743.29" *)
  input CTL_TX_RLIM_ENABLE;
  wire CTL_TX_RLIM_ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33744.17-33744.33" *)
  input [7:0] CTL_TX_RLIM_INTV;
  wire [7:0] CTL_TX_RLIM_INTV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33745.18-33745.33" *)
  input [11:0] CTL_TX_RLIM_MAX;
  wire [11:0] CTL_TX_RLIM_MAX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33746.17-33746.25" *)
  input [9:0] DRP_ADDR;
  wire [9:0] DRP_ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33747.11-33747.18" *)
  input DRP_CLK;
  wire DRP_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33748.18-33748.24" *)
  input [15:0] DRP_DI;
  wire [15:0] DRP_DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33604.19-33604.25" *)
  output [15:0] DRP_DO;
  wire [15:0] DRP_DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33749.11-33749.17" *)
  input DRP_EN;
  wire DRP_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33605.12-33605.19" *)
  output DRP_RDY;
  wire DRP_RDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33750.11-33750.17" *)
  input DRP_WE;
  wire DRP_WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33751.11-33751.19" *)
  input LBUS_CLK;
  wire LBUS_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33606.19-33606.38" *)
  output [65:0] RX_BYPASS_DATAOUT00;
  wire [65:0] RX_BYPASS_DATAOUT00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33607.19-33607.38" *)
  output [65:0] RX_BYPASS_DATAOUT01;
  wire [65:0] RX_BYPASS_DATAOUT01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33608.19-33608.38" *)
  output [65:0] RX_BYPASS_DATAOUT02;
  wire [65:0] RX_BYPASS_DATAOUT02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33609.19-33609.38" *)
  output [65:0] RX_BYPASS_DATAOUT03;
  wire [65:0] RX_BYPASS_DATAOUT03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33610.19-33610.38" *)
  output [65:0] RX_BYPASS_DATAOUT04;
  wire [65:0] RX_BYPASS_DATAOUT04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33611.19-33611.38" *)
  output [65:0] RX_BYPASS_DATAOUT05;
  wire [65:0] RX_BYPASS_DATAOUT05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33612.19-33612.38" *)
  output [65:0] RX_BYPASS_DATAOUT06;
  wire [65:0] RX_BYPASS_DATAOUT06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33613.19-33613.38" *)
  output [65:0] RX_BYPASS_DATAOUT07;
  wire [65:0] RX_BYPASS_DATAOUT07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33614.19-33614.38" *)
  output [65:0] RX_BYPASS_DATAOUT08;
  wire [65:0] RX_BYPASS_DATAOUT08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33615.19-33615.38" *)
  output [65:0] RX_BYPASS_DATAOUT09;
  wire [65:0] RX_BYPASS_DATAOUT09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33616.19-33616.38" *)
  output [65:0] RX_BYPASS_DATAOUT10;
  wire [65:0] RX_BYPASS_DATAOUT10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33617.19-33617.38" *)
  output [65:0] RX_BYPASS_DATAOUT11;
  wire [65:0] RX_BYPASS_DATAOUT11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33618.19-33618.35" *)
  output [11:0] RX_BYPASS_ENAOUT;
  wire [11:0] RX_BYPASS_ENAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33752.11-33752.36" *)
  input RX_BYPASS_FORCE_REALIGNIN;
  wire RX_BYPASS_FORCE_REALIGNIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33619.19-33619.40" *)
  output [11:0] RX_BYPASS_IS_AVAILOUT;
  wire [11:0] RX_BYPASS_IS_AVAILOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33620.19-33620.46" *)
  output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
  wire [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33621.19-33621.43" *)
  output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
  wire [11:0] RX_BYPASS_IS_OVERFLOWOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33622.19-33622.41" *)
  output [11:0] RX_BYPASS_IS_SYNCEDOUT;
  wire [11:0] RX_BYPASS_IS_SYNCEDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33623.19-33623.43" *)
  output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
  wire [11:0] RX_BYPASS_IS_SYNCWORDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33753.11-33753.25" *)
  input RX_BYPASS_RDIN;
  wire RX_BYPASS_RDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33624.19-33624.30" *)
  output [10:0] RX_CHANOUT0;
  wire [10:0] RX_CHANOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33625.19-33625.30" *)
  output [10:0] RX_CHANOUT1;
  wire [10:0] RX_CHANOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33626.19-33626.30" *)
  output [10:0] RX_CHANOUT2;
  wire [10:0] RX_CHANOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33627.19-33627.30" *)
  output [10:0] RX_CHANOUT3;
  wire [10:0] RX_CHANOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33628.20-33628.31" *)
  output [127:0] RX_DATAOUT0;
  wire [127:0] RX_DATAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33629.20-33629.31" *)
  output [127:0] RX_DATAOUT1;
  wire [127:0] RX_DATAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33630.20-33630.31" *)
  output [127:0] RX_DATAOUT2;
  wire [127:0] RX_DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33631.20-33631.31" *)
  output [127:0] RX_DATAOUT3;
  wire [127:0] RX_DATAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33632.12-33632.22" *)
  output RX_ENAOUT0;
  wire RX_ENAOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33633.12-33633.22" *)
  output RX_ENAOUT1;
  wire RX_ENAOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33634.12-33634.22" *)
  output RX_ENAOUT2;
  wire RX_ENAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33635.12-33635.22" *)
  output RX_ENAOUT3;
  wire RX_ENAOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33636.12-33636.22" *)
  output RX_EOPOUT0;
  wire RX_EOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33637.12-33637.22" *)
  output RX_EOPOUT1;
  wire RX_EOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33638.12-33638.22" *)
  output RX_EOPOUT2;
  wire RX_EOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33639.12-33639.22" *)
  output RX_EOPOUT3;
  wire RX_EOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33640.12-33640.22" *)
  output RX_ERROUT0;
  wire RX_ERROUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33641.12-33641.22" *)
  output RX_ERROUT1;
  wire RX_ERROUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33642.12-33642.22" *)
  output RX_ERROUT2;
  wire RX_ERROUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33643.12-33643.22" *)
  output RX_ERROUT3;
  wire RX_ERROUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33644.18-33644.28" *)
  output [3:0] RX_MTYOUT0;
  wire [3:0] RX_MTYOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33645.18-33645.28" *)
  output [3:0] RX_MTYOUT1;
  wire [3:0] RX_MTYOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33646.18-33646.28" *)
  output [3:0] RX_MTYOUT2;
  wire [3:0] RX_MTYOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33647.18-33647.28" *)
  output [3:0] RX_MTYOUT3;
  wire [3:0] RX_MTYOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33648.12-33648.21" *)
  output RX_OVFOUT;
  wire RX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33754.11-33754.19" *)
  input RX_RESET;
  wire RX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33755.18-33755.31" *)
  input [11:0] RX_SERDES_CLK;
  wire [11:0] RX_SERDES_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33756.18-33756.34" *)
  input [63:0] RX_SERDES_DATA00;
  wire [63:0] RX_SERDES_DATA00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33757.18-33757.34" *)
  input [63:0] RX_SERDES_DATA01;
  wire [63:0] RX_SERDES_DATA01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33758.18-33758.34" *)
  input [63:0] RX_SERDES_DATA02;
  wire [63:0] RX_SERDES_DATA02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33759.18-33759.34" *)
  input [63:0] RX_SERDES_DATA03;
  wire [63:0] RX_SERDES_DATA03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33760.18-33760.34" *)
  input [63:0] RX_SERDES_DATA04;
  wire [63:0] RX_SERDES_DATA04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33761.18-33761.34" *)
  input [63:0] RX_SERDES_DATA05;
  wire [63:0] RX_SERDES_DATA05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33762.18-33762.34" *)
  input [63:0] RX_SERDES_DATA06;
  wire [63:0] RX_SERDES_DATA06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33763.18-33763.34" *)
  input [63:0] RX_SERDES_DATA07;
  wire [63:0] RX_SERDES_DATA07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33764.18-33764.34" *)
  input [63:0] RX_SERDES_DATA08;
  wire [63:0] RX_SERDES_DATA08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33765.18-33765.34" *)
  input [63:0] RX_SERDES_DATA09;
  wire [63:0] RX_SERDES_DATA09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33766.18-33766.34" *)
  input [63:0] RX_SERDES_DATA10;
  wire [63:0] RX_SERDES_DATA10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33767.18-33767.34" *)
  input [63:0] RX_SERDES_DATA11;
  wire [63:0] RX_SERDES_DATA11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33768.18-33768.33" *)
  input [11:0] RX_SERDES_RESET;
  wire [11:0] RX_SERDES_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33649.12-33649.22" *)
  output RX_SOPOUT0;
  wire RX_SOPOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33650.12-33650.22" *)
  output RX_SOPOUT1;
  wire RX_SOPOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33651.12-33651.22" *)
  output RX_SOPOUT2;
  wire RX_SOPOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33652.12-33652.22" *)
  output RX_SOPOUT3;
  wire RX_SOPOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33653.12-33653.27" *)
  output STAT_RX_ALIGNED;
  wire STAT_RX_ALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33654.12-33654.31" *)
  output STAT_RX_ALIGNED_ERR;
  wire STAT_RX_ALIGNED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33655.19-33655.39" *)
  output [11:0] STAT_RX_BAD_TYPE_ERR;
  wire [11:0] STAT_RX_BAD_TYPE_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33656.12-33656.32" *)
  output STAT_RX_BURSTMAX_ERR;
  wire STAT_RX_BURSTMAX_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33657.12-33657.29" *)
  output STAT_RX_BURST_ERR;
  wire STAT_RX_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33658.12-33658.29" *)
  output STAT_RX_CRC24_ERR;
  wire STAT_RX_CRC24_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33659.19-33659.36" *)
  output [11:0] STAT_RX_CRC32_ERR;
  wire [11:0] STAT_RX_CRC32_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33660.19-33660.38" *)
  output [11:0] STAT_RX_CRC32_VALID;
  wire [11:0] STAT_RX_CRC32_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33661.19-33661.38" *)
  output [11:0] STAT_RX_DESCRAM_ERR;
  wire [11:0] STAT_RX_DESCRAM_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33662.19-33662.44" *)
  output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
  wire [11:0] STAT_RX_DIAGWORD_INTFSTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33663.19-33663.44" *)
  output [11:0] STAT_RX_DIAGWORD_LANESTAT;
  wire [11:0] STAT_RX_DIAGWORD_LANESTAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33664.20-33664.35" *)
  output [255:0] STAT_RX_FC_STAT;
  wire [255:0] STAT_RX_FC_STAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33665.19-33665.38" *)
  output [11:0] STAT_RX_FRAMING_ERR;
  wire [11:0] STAT_RX_FRAMING_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33666.12-33666.28" *)
  output STAT_RX_MEOP_ERR;
  wire STAT_RX_MEOP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33667.19-33667.33" *)
  output [11:0] STAT_RX_MF_ERR;
  wire [11:0] STAT_RX_MF_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33668.19-33668.37" *)
  output [11:0] STAT_RX_MF_LEN_ERR;
  wire [11:0] STAT_RX_MF_LEN_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33669.19-33669.40" *)
  output [11:0] STAT_RX_MF_REPEAT_ERR;
  wire [11:0] STAT_RX_MF_REPEAT_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33670.12-33670.30" *)
  output STAT_RX_MISALIGNED;
  wire STAT_RX_MISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33671.12-33671.28" *)
  output STAT_RX_MSOP_ERR;
  wire STAT_RX_MSOP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33672.18-33672.32" *)
  output [7:0] STAT_RX_MUBITS;
  wire [7:0] STAT_RX_MUBITS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33673.12-33673.34" *)
  output STAT_RX_MUBITS_UPDATED;
  wire STAT_RX_MUBITS_UPDATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33674.12-33674.32" *)
  output STAT_RX_OVERFLOW_ERR;
  wire STAT_RX_OVERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33675.12-33675.37" *)
  output STAT_RX_RETRANS_CRC24_ERR;
  wire STAT_RX_RETRANS_CRC24_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33676.12-33676.32" *)
  output STAT_RX_RETRANS_DISC;
  wire STAT_RX_RETRANS_DISC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33677.19-33677.42" *)
  output [15:0] STAT_RX_RETRANS_LATENCY;
  wire [15:0] STAT_RX_RETRANS_LATENCY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33678.12-33678.31" *)
  output STAT_RX_RETRANS_REQ;
  wire STAT_RX_RETRANS_REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33679.12-33679.37" *)
  output STAT_RX_RETRANS_RETRY_ERR;
  wire STAT_RX_RETRANS_RETRY_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33680.18-33680.37" *)
  output [7:0] STAT_RX_RETRANS_SEQ;
  wire [7:0] STAT_RX_RETRANS_SEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33681.12-33681.39" *)
  output STAT_RX_RETRANS_SEQ_UPDATED;
  wire STAT_RX_RETRANS_SEQ_UPDATED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33682.18-33682.39" *)
  output [2:0] STAT_RX_RETRANS_STATE;
  wire [2:0] STAT_RX_RETRANS_STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33683.18-33683.40" *)
  output [4:0] STAT_RX_RETRANS_SUBSEQ;
  wire [4:0] STAT_RX_RETRANS_SUBSEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33684.12-33684.36" *)
  output STAT_RX_RETRANS_WDOG_ERR;
  wire STAT_RX_RETRANS_WDOG_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33685.12-33685.36" *)
  output STAT_RX_RETRANS_WRAP_ERR;
  wire STAT_RX_RETRANS_WRAP_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33686.19-33686.33" *)
  output [11:0] STAT_RX_SYNCED;
  wire [11:0] STAT_RX_SYNCED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33687.19-33687.37" *)
  output [11:0] STAT_RX_SYNCED_ERR;
  wire [11:0] STAT_RX_SYNCED_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33688.19-33688.36" *)
  output [11:0] STAT_RX_WORD_SYNC;
  wire [11:0] STAT_RX_WORD_SYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33689.12-33689.29" *)
  output STAT_TX_BURST_ERR;
  wire STAT_TX_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33690.12-33690.38" *)
  output STAT_TX_ERRINJ_BITERR_DONE;
  wire STAT_TX_ERRINJ_BITERR_DONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33691.12-33691.32" *)
  output STAT_TX_OVERFLOW_ERR;
  wire STAT_TX_OVERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33692.12-33692.37" *)
  output STAT_TX_RETRANS_BURST_ERR;
  wire STAT_TX_RETRANS_BURST_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33693.12-33693.32" *)
  output STAT_TX_RETRANS_BUSY;
  wire STAT_TX_RETRANS_BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33694.12-33694.39" *)
  output STAT_TX_RETRANS_RAM_PERROUT;
  wire STAT_TX_RETRANS_RAM_PERROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33695.18-33695.43" *)
  output [8:0] STAT_TX_RETRANS_RAM_RADDR;
  wire [8:0] STAT_TX_RETRANS_RAM_RADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33696.12-33696.37" *)
  output STAT_TX_RETRANS_RAM_RD_B0;
  wire STAT_TX_RETRANS_RAM_RD_B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33697.12-33697.37" *)
  output STAT_TX_RETRANS_RAM_RD_B1;
  wire STAT_TX_RETRANS_RAM_RD_B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33698.12-33698.37" *)
  output STAT_TX_RETRANS_RAM_RD_B2;
  wire STAT_TX_RETRANS_RAM_RD_B2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33699.12-33699.37" *)
  output STAT_TX_RETRANS_RAM_RD_B3;
  wire STAT_TX_RETRANS_RAM_RD_B3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33700.18-33700.42" *)
  output [1:0] STAT_TX_RETRANS_RAM_RSEL;
  wire [1:0] STAT_TX_RETRANS_RAM_RSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33701.18-33701.43" *)
  output [8:0] STAT_TX_RETRANS_RAM_WADDR;
  wire [8:0] STAT_TX_RETRANS_RAM_WADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33702.20-33702.45" *)
  output [643:0] STAT_TX_RETRANS_RAM_WDATA;
  wire [643:0] STAT_TX_RETRANS_RAM_WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33703.12-33703.37" *)
  output STAT_TX_RETRANS_RAM_WE_B0;
  wire STAT_TX_RETRANS_RAM_WE_B0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33704.12-33704.37" *)
  output STAT_TX_RETRANS_RAM_WE_B1;
  wire STAT_TX_RETRANS_RAM_WE_B1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33705.12-33705.37" *)
  output STAT_TX_RETRANS_RAM_WE_B2;
  wire STAT_TX_RETRANS_RAM_WE_B2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33706.12-33706.37" *)
  output STAT_TX_RETRANS_RAM_WE_B3;
  wire STAT_TX_RETRANS_RAM_WE_B3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33707.12-33707.33" *)
  output STAT_TX_UNDERFLOW_ERR;
  wire STAT_TX_UNDERFLOW_ERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33769.11-33769.21" *)
  input TX_BCTLIN0;
  wire TX_BCTLIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33770.11-33770.21" *)
  input TX_BCTLIN1;
  wire TX_BCTLIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33771.11-33771.21" *)
  input TX_BCTLIN2;
  wire TX_BCTLIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33772.11-33772.21" *)
  input TX_BCTLIN3;
  wire TX_BCTLIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33773.18-33773.34" *)
  input [11:0] TX_BYPASS_CTRLIN;
  wire [11:0] TX_BYPASS_CTRLIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33774.18-33774.36" *)
  input [63:0] TX_BYPASS_DATAIN00;
  wire [63:0] TX_BYPASS_DATAIN00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33775.18-33775.36" *)
  input [63:0] TX_BYPASS_DATAIN01;
  wire [63:0] TX_BYPASS_DATAIN01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33776.18-33776.36" *)
  input [63:0] TX_BYPASS_DATAIN02;
  wire [63:0] TX_BYPASS_DATAIN02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33777.18-33777.36" *)
  input [63:0] TX_BYPASS_DATAIN03;
  wire [63:0] TX_BYPASS_DATAIN03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33778.18-33778.36" *)
  input [63:0] TX_BYPASS_DATAIN04;
  wire [63:0] TX_BYPASS_DATAIN04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33779.18-33779.36" *)
  input [63:0] TX_BYPASS_DATAIN05;
  wire [63:0] TX_BYPASS_DATAIN05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33780.18-33780.36" *)
  input [63:0] TX_BYPASS_DATAIN06;
  wire [63:0] TX_BYPASS_DATAIN06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33781.18-33781.36" *)
  input [63:0] TX_BYPASS_DATAIN07;
  wire [63:0] TX_BYPASS_DATAIN07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33782.18-33782.36" *)
  input [63:0] TX_BYPASS_DATAIN08;
  wire [63:0] TX_BYPASS_DATAIN08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33783.18-33783.36" *)
  input [63:0] TX_BYPASS_DATAIN09;
  wire [63:0] TX_BYPASS_DATAIN09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33784.18-33784.36" *)
  input [63:0] TX_BYPASS_DATAIN10;
  wire [63:0] TX_BYPASS_DATAIN10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33785.18-33785.36" *)
  input [63:0] TX_BYPASS_DATAIN11;
  wire [63:0] TX_BYPASS_DATAIN11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33786.11-33786.26" *)
  input TX_BYPASS_ENAIN;
  wire TX_BYPASS_ENAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33787.17-33787.40" *)
  input [7:0] TX_BYPASS_GEARBOX_SEQIN;
  wire [7:0] TX_BYPASS_GEARBOX_SEQIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33788.17-33788.42" *)
  input [3:0] TX_BYPASS_MFRAMER_STATEIN;
  wire [3:0] TX_BYPASS_MFRAMER_STATEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33789.18-33789.28" *)
  input [10:0] TX_CHANIN0;
  wire [10:0] TX_CHANIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33790.18-33790.28" *)
  input [10:0] TX_CHANIN1;
  wire [10:0] TX_CHANIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33791.18-33791.28" *)
  input [10:0] TX_CHANIN2;
  wire [10:0] TX_CHANIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33792.18-33792.28" *)
  input [10:0] TX_CHANIN3;
  wire [10:0] TX_CHANIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33793.19-33793.29" *)
  input [127:0] TX_DATAIN0;
  wire [127:0] TX_DATAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33794.19-33794.29" *)
  input [127:0] TX_DATAIN1;
  wire [127:0] TX_DATAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33795.19-33795.29" *)
  input [127:0] TX_DATAIN2;
  wire [127:0] TX_DATAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33796.19-33796.29" *)
  input [127:0] TX_DATAIN3;
  wire [127:0] TX_DATAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33797.11-33797.20" *)
  input TX_ENAIN0;
  wire TX_ENAIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33798.11-33798.20" *)
  input TX_ENAIN1;
  wire TX_ENAIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33799.11-33799.20" *)
  input TX_ENAIN2;
  wire TX_ENAIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33800.11-33800.20" *)
  input TX_ENAIN3;
  wire TX_ENAIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33801.11-33801.20" *)
  input TX_EOPIN0;
  wire TX_EOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33802.11-33802.20" *)
  input TX_EOPIN1;
  wire TX_EOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33803.11-33803.20" *)
  input TX_EOPIN2;
  wire TX_EOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33804.11-33804.20" *)
  input TX_EOPIN3;
  wire TX_EOPIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33805.11-33805.20" *)
  input TX_ERRIN0;
  wire TX_ERRIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33806.11-33806.20" *)
  input TX_ERRIN1;
  wire TX_ERRIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33807.11-33807.20" *)
  input TX_ERRIN2;
  wire TX_ERRIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33808.11-33808.20" *)
  input TX_ERRIN3;
  wire TX_ERRIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33809.17-33809.26" *)
  input [3:0] TX_MTYIN0;
  wire [3:0] TX_MTYIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33810.17-33810.26" *)
  input [3:0] TX_MTYIN1;
  wire [3:0] TX_MTYIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33811.17-33811.26" *)
  input [3:0] TX_MTYIN2;
  wire [3:0] TX_MTYIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33812.17-33812.26" *)
  input [3:0] TX_MTYIN3;
  wire [3:0] TX_MTYIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33708.12-33708.21" *)
  output TX_OVFOUT;
  wire TX_OVFOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33709.12-33709.21" *)
  output TX_RDYOUT;
  wire TX_RDYOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33813.11-33813.19" *)
  input TX_RESET;
  wire TX_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33710.19-33710.35" *)
  output [63:0] TX_SERDES_DATA00;
  wire [63:0] TX_SERDES_DATA00;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33711.19-33711.35" *)
  output [63:0] TX_SERDES_DATA01;
  wire [63:0] TX_SERDES_DATA01;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33712.19-33712.35" *)
  output [63:0] TX_SERDES_DATA02;
  wire [63:0] TX_SERDES_DATA02;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33713.19-33713.35" *)
  output [63:0] TX_SERDES_DATA03;
  wire [63:0] TX_SERDES_DATA03;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33714.19-33714.35" *)
  output [63:0] TX_SERDES_DATA04;
  wire [63:0] TX_SERDES_DATA04;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33715.19-33715.35" *)
  output [63:0] TX_SERDES_DATA05;
  wire [63:0] TX_SERDES_DATA05;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33716.19-33716.35" *)
  output [63:0] TX_SERDES_DATA06;
  wire [63:0] TX_SERDES_DATA06;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33717.19-33717.35" *)
  output [63:0] TX_SERDES_DATA07;
  wire [63:0] TX_SERDES_DATA07;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33718.19-33718.35" *)
  output [63:0] TX_SERDES_DATA08;
  wire [63:0] TX_SERDES_DATA08;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33719.19-33719.35" *)
  output [63:0] TX_SERDES_DATA09;
  wire [63:0] TX_SERDES_DATA09;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33720.19-33720.35" *)
  output [63:0] TX_SERDES_DATA10;
  wire [63:0] TX_SERDES_DATA10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33721.19-33721.35" *)
  output [63:0] TX_SERDES_DATA11;
  wire [63:0] TX_SERDES_DATA11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33814.11-33814.27" *)
  input TX_SERDES_REFCLK;
  wire TX_SERDES_REFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33815.11-33815.33" *)
  input TX_SERDES_REFCLK_RESET;
  wire TX_SERDES_REFCLK_RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33816.11-33816.20" *)
  input TX_SOPIN0;
  wire TX_SOPIN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33817.11-33817.20" *)
  input TX_SOPIN1;
  wire TX_SOPIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33818.11-33818.20" *)
  input TX_SOPIN2;
  wire TX_SOPIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33819.11-33819.20" *)
  input TX_SOPIN3;
  wire TX_SOPIN3;
endmodule

(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:173.1-182.10" *)
module INV(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:176.11-176.12" *)
  input I;
  wire I;
  (* clkbuf_inv = "I" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:175.12-175.13" *)
  output O;
  wire O;
  specify
    (I => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9404.1-9440.10" *)
module IN_FIFO(ALMOSTEMPTY, ALMOSTFULL, EMPTY, FULL, Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, Q9, RDCLK, RDEN, RESET, WRCLK, WREN, D0, D1
, D2, D3, D4, D7, D8, D9, D5, D6);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9409.12-9409.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9410.12-9410.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9430.17-9430.19" *)
  input [3:0] D0;
  wire [3:0] D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9431.17-9431.19" *)
  input [3:0] D1;
  wire [3:0] D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9432.17-9432.19" *)
  input [3:0] D2;
  wire [3:0] D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9433.17-9433.19" *)
  input [3:0] D3;
  wire [3:0] D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9434.17-9434.19" *)
  input [3:0] D4;
  wire [3:0] D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9438.17-9438.19" *)
  input [7:0] D5;
  wire [7:0] D5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9439.17-9439.19" *)
  input [7:0] D6;
  wire [7:0] D6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9435.17-9435.19" *)
  input [3:0] D7;
  wire [3:0] D7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9436.17-9436.19" *)
  input [3:0] D8;
  wire [3:0] D8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9437.17-9437.19" *)
  input [3:0] D9;
  wire [3:0] D9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9411.12-9411.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9412.12-9412.16" *)
  output FULL;
  wire FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9413.18-9413.20" *)
  output [7:0] Q0;
  wire [7:0] Q0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9414.18-9414.20" *)
  output [7:0] Q1;
  wire [7:0] Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9415.18-9415.20" *)
  output [7:0] Q2;
  wire [7:0] Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9416.18-9416.20" *)
  output [7:0] Q3;
  wire [7:0] Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9417.18-9417.20" *)
  output [7:0] Q4;
  wire [7:0] Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9418.18-9418.20" *)
  output [7:0] Q5;
  wire [7:0] Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9419.18-9419.20" *)
  output [7:0] Q6;
  wire [7:0] Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9420.18-9420.20" *)
  output [7:0] Q7;
  wire [7:0] Q7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9421.18-9421.20" *)
  output [7:0] Q8;
  wire [7:0] Q8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9422.18-9422.20" *)
  output [7:0] Q9;
  wire [7:0] Q9;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9424.11-9424.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9425.11-9425.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9426.11-9426.16" *)
  input RESET;
  wire RESET;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9428.11-9428.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9429.11-9429.15" *)
  input WREN;
  wire WREN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:68.1-85.10" *)
module IOBUF(IO, O, I, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:72.11-72.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:70.11-70.13" *)
  inout IO;
  wire IO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:71.12-71.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:73.11-73.12" *)
  input T;
  wire T;
  specify
    (I => IO) = (0:0:0, 0:0:0);
  endspecify
  specify
    (IO => O) = (0:0:0, 0:0:0);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7777.1-7790.10" *)
module IOBUFDS(O, IO, IOB, I, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7788.11-7788.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7785.11-7785.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7787.11-7787.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7783.12-7783.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7789.11-7789.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7886.1-7904.10" *)
module IOBUFDSE3(O, IO, IOB, DCITERMDISABLE, I, IBUFDISABLE, OSC, OSC_EN, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7898.11-7898.25" *)
  input DCITERMDISABLE;
  wire DCITERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7899.11-7899.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7900.11-7900.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7895.11-7895.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7897.11-7897.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7893.12-7893.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7901.17-7901.20" *)
  input [3:0] OSC;
  wire [3:0] OSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7902.17-7902.23" *)
  input [1:0] OSC_EN;
  wire [1:0] OSC_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7903.11-7903.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7792.1-7809.10" *)
module IOBUFDS_DCIEN(O, IO, IOB, DCITERMDISABLE, I, IBUFDISABLE, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7805.11-7805.25" *)
  input DCITERMDISABLE;
  wire DCITERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7806.11-7806.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7807.11-7807.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7802.11-7802.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7804.11-7804.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7800.12-7800.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7808.11-7808.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7830.1-7844.10" *)
module IOBUFDS_DIFF_OUT(O, OB, IO, IOB, I, TM, TS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7841.11-7841.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7838.11-7838.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7840.11-7840.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7835.12-7835.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7836.12-7836.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7842.11-7842.13" *)
  input TM;
  wire TM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7843.11-7843.13" *)
  input TS;
  wire TS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7846.1-7864.10" *)
module IOBUFDS_DIFF_OUT_DCIEN(O, OB, IO, IOB, DCITERMDISABLE, I, IBUFDISABLE, TM, TS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7859.11-7859.25" *)
  input DCITERMDISABLE;
  wire DCITERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7860.11-7860.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7861.11-7861.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7856.11-7856.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7858.11-7858.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7853.12-7853.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7854.12-7854.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7862.11-7862.13" *)
  input TM;
  wire TM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7863.11-7863.13" *)
  input TS;
  wire TS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7866.1-7884.10" *)
module IOBUFDS_DIFF_OUT_INTERMDISABLE(O, OB, IO, IOB, I, IBUFDISABLE, INTERMDISABLE, TM, TS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7879.11-7879.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7880.11-7880.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7881.11-7881.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7876.11-7876.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7878.11-7878.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7873.12-7873.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7874.12-7874.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7882.11-7882.13" *)
  input TM;
  wire TM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7883.11-7883.13" *)
  input TS;
  wire TS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7811.1-7828.10" *)
module IOBUFDS_INTERMDISABLE(O, IO, IOB, I, IBUFDISABLE, INTERMDISABLE, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7824.11-7824.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7825.11-7825.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7826.11-7826.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7821.11-7821.13" *)
  inout IO;
  wire IO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7823.11-7823.14" *)
  inout IOB;
  wire IOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7819.12-7819.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7827.11-7827.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7759.1-7775.10" *)
module IOBUFE3(O, IO, DCITERMDISABLE, I, IBUFDISABLE, OSC, OSC_EN, T, VREF);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7768.11-7768.25" *)
  input DCITERMDISABLE;
  wire DCITERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7769.11-7769.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7770.11-7770.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7767.11-7767.13" *)
  inout IO;
  wire IO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7765.12-7765.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7771.17-7771.20" *)
  input [3:0] OSC;
  wire [3:0] OSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7772.11-7772.17" *)
  input OSC_EN;
  wire OSC_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7773.11-7773.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7774.11-7774.15" *)
  input VREF;
  wire VREF;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7727.1-7741.10" *)
module IOBUF_DCIEN(O, IO, DCITERMDISABLE, I, IBUFDISABLE, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7737.11-7737.25" *)
  input DCITERMDISABLE;
  wire DCITERMDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7738.11-7738.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7739.11-7739.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7736.11-7736.13" *)
  inout IO;
  wire IO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7734.12-7734.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7740.11-7740.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7743.1-7757.10" *)
module IOBUF_INTERMDISABLE(O, IO, I, IBUFDISABLE, INTERMDISABLE, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7753.11-7753.12" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7754.11-7754.22" *)
  input IBUFDISABLE;
  wire IBUFDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7755.11-7755.24" *)
  input INTERMDISABLE;
  wire INTERMDISABLE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7752.11-7752.13" *)
  inout IO;
  wire IO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7750.12-7750.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7756.11-7756.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6298.1-6316.10" *)
module IODELAY(DATAOUT, C, CE, DATAIN, IDATAIN, INC, ODATAIN, RST, T);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6308.11-6308.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6309.11-6309.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6310.11-6310.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6306.12-6306.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6311.11-6311.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6312.11-6312.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6313.11-6313.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6314.11-6314.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6315.11-6315.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7357.1-7386.10" *)
module IODELAY2(BUSY, DATAOUT2, DATAOUT, DOUT, TOUT, CAL, CE, CLK, IDATAIN, INC, IOCLK0, IOCLK1, ODATAIN, RST, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7368.12-7368.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7373.11-7373.14" *)
  input CAL;
  wire CAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7374.11-7374.13" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7376.11-7376.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7370.12-7370.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7369.12-7369.20" *)
  output DATAOUT2;
  wire DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7371.12-7371.16" *)
  output DOUT;
  wire DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7377.11-7377.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7378.11-7378.14" *)
  input INC;
  wire INC;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7380.11-7380.17" *)
  input IOCLK0;
  wire IOCLK0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7382.11-7382.17" *)
  input IOCLK1;
  wire IOCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7383.11-7383.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7384.11-7384.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7385.11-7385.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7372.12-7372.16" *)
  output TOUT;
  wire TOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6354.1-6378.10" *)
module IODELAYE1(CNTVALUEOUT, DATAOUT, C, CE, CINVCTRL, CLKIN, CNTVALUEIN, DATAIN, IDATAIN, INC, ODATAIN, RST, T);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6367.11-6367.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6368.11-6368.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6369.11-6369.19" *)
  input CINVCTRL;
  wire CINVCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6370.11-6370.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6371.17-6371.27" *)
  input [4:0] CNTVALUEIN;
  wire [4:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6364.18-6364.29" *)
  output [4:0] CNTVALUEOUT;
  wire [4:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6372.11-6372.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6365.12-6365.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6373.11-6373.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6374.11-6374.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6375.11-6375.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6376.11-6376.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6377.11-6377.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7388.1-7409.10" *)
module IODRP2(DATAOUT2, DATAOUT, DOUT, SDO, TOUT, ADD, BKST, CLK, CS, IDATAIN, IOCLK0, IOCLK1, ODATAIN, SDI, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7396.11-7396.14" *)
  input ADD;
  wire ADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7397.11-7397.15" *)
  input BKST;
  wire BKST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7399.11-7399.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7400.11-7400.13" *)
  input CS;
  wire CS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7392.12-7392.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7391.12-7391.20" *)
  output DATAOUT2;
  wire DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7393.12-7393.16" *)
  output DOUT;
  wire DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7401.11-7401.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7403.11-7403.17" *)
  input IOCLK0;
  wire IOCLK0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7405.11-7405.17" *)
  input IOCLK1;
  wire IOCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7406.11-7406.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7407.11-7407.14" *)
  input SDI;
  wire SDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7394.12-7394.15" *)
  output SDO;
  wire SDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7408.11-7408.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7395.12-7395.16" *)
  output TOUT;
  wire TOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7411.1-7442.10" *)
module IODRP2_MCB(AUXSDO, DATAOUT2, DATAOUT, DOUT, DQSOUTN, DQSOUTP, SDO, TOUT, ADD, AUXSDOIN, BKST, CLK, CS, IDATAIN, IOCLK0, IOCLK1, MEMUPDATE, ODATAIN, SDI, T, AUXADDR
);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7426.11-7426.14" *)
  input ADD;
  wire ADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7441.17-7441.24" *)
  input [4:0] AUXADDR;
  wire [4:0] AUXADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7418.12-7418.18" *)
  output AUXSDO;
  wire AUXSDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7427.11-7427.19" *)
  input AUXSDOIN;
  wire AUXSDOIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7428.11-7428.15" *)
  input BKST;
  wire BKST;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7430.11-7430.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7431.11-7431.13" *)
  input CS;
  wire CS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7420.12-7420.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7419.12-7419.20" *)
  output DATAOUT2;
  wire DATAOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7421.12-7421.16" *)
  output DOUT;
  wire DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7422.12-7422.19" *)
  output DQSOUTN;
  wire DQSOUTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7423.12-7423.19" *)
  output DQSOUTP;
  wire DQSOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7432.11-7432.18" *)
  input IDATAIN;
  wire IDATAIN;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7434.11-7434.17" *)
  input IOCLK0;
  wire IOCLK0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7436.11-7436.17" *)
  input IOCLK1;
  wire IOCLK1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7437.11-7437.20" *)
  input MEMUPDATE;
  wire MEMUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7438.11-7438.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7439.11-7439.14" *)
  input SDI;
  wire SDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7424.12-7424.15" *)
  output SDO;
  wire SDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7440.11-7440.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7425.12-7425.16" *)
  output TOUT;
  wire TOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6213.1-6260.10" *)
module ISERDES(O, Q1, Q2, Q3, Q4, Q5, Q6, SHIFTOUT1, SHIFTOUT2, BITSLIP, CE1, CE2, CLK, CLKDIV, D, DLYCE, DLYINC, DLYRST, OCLK, REV, SHIFTIN1
, SHIFTIN2, SR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6243.11-6243.18" *)
  input BITSLIP;
  wire BITSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6244.11-6244.14" *)
  input CE1;
  wire CE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6245.11-6245.14" *)
  input CE2;
  wire CE2;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6247.11-6247.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6249.11-6249.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6250.11-6250.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6251.11-6251.16" *)
  input DLYCE;
  wire DLYCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6252.11-6252.17" *)
  input DLYINC;
  wire DLYINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6253.11-6253.17" *)
  input DLYRST;
  wire DLYRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6234.12-6234.13" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6255.11-6255.15" *)
  input OCLK;
  wire OCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6235.12-6235.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6236.12-6236.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6237.12-6237.14" *)
  output Q3;
  wire Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6238.12-6238.14" *)
  output Q4;
  wire Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6239.12-6239.14" *)
  output Q5;
  wire Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6240.12-6240.14" *)
  output Q6;
  wire Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6256.11-6256.14" *)
  input REV;
  wire REV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6257.11-6257.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6258.11-6258.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6241.12-6241.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6242.12-6242.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6259.11-6259.13" *)
  input SR;
  wire SR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7444.1-7473.10" *)
module ISERDES2(CFB0, CFB1, DFB, FABRICOUT, INCDEC, Q1, Q2, Q3, Q4, SHIFTOUT, VALID, BITSLIP, CE0, CLK0, CLK1, CLKDIV, D, IOCE, RST, SHIFTIN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7461.11-7461.18" *)
  input BITSLIP;
  wire BITSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7462.11-7462.14" *)
  input CE0;
  wire CE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7450.12-7450.16" *)
  output CFB0;
  wire CFB0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7451.12-7451.16" *)
  output CFB1;
  wire CFB1;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7464.11-7464.15" *)
  input CLK0;
  wire CLK0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7466.11-7466.15" *)
  input CLK1;
  wire CLK1;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7468.11-7468.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7469.11-7469.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7452.12-7452.15" *)
  output DFB;
  wire DFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7453.12-7453.21" *)
  output FABRICOUT;
  wire FABRICOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7454.12-7454.18" *)
  output INCDEC;
  wire INCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7470.11-7470.15" *)
  input IOCE;
  wire IOCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7455.12-7455.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7456.12-7456.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7457.12-7457.14" *)
  output Q3;
  wire Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7458.12-7458.14" *)
  output Q4;
  wire Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7471.11-7471.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7472.11-7472.18" *)
  input SHIFTIN;
  wire SHIFTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7459.12-7459.20" *)
  output SHIFTOUT;
  wire SHIFTOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7460.12-7460.17" *)
  output VALID;
  wire VALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6380.1-6426.10" *)
module ISERDESE1(O, Q1, Q2, Q3, Q4, Q5, Q6, SHIFTOUT1, SHIFTOUT2, BITSLIP, CE1, CE2, CLK, CLKB, CLKDIV, D, DDLY, DYNCLKDIVSEL, DYNCLKSEL, OCLK, OFB
, RST, SHIFTIN1, SHIFTIN2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6407.11-6407.18" *)
  input BITSLIP;
  wire BITSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6408.11-6408.14" *)
  input CE1;
  wire CE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6409.11-6409.14" *)
  input CE2;
  wire CE2;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6411.11-6411.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6413.11-6413.15" *)
  input CLKB;
  wire CLKB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6415.11-6415.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6416.11-6416.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6417.11-6417.15" *)
  input DDLY;
  wire DDLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6418.11-6418.23" *)
  input DYNCLKDIVSEL;
  wire DYNCLKDIVSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6419.11-6419.20" *)
  input DYNCLKSEL;
  wire DYNCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6398.12-6398.13" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6421.11-6421.15" *)
  input OCLK;
  wire OCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6422.11-6422.14" *)
  input OFB;
  wire OFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6399.12-6399.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6400.12-6400.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6401.12-6401.14" *)
  output Q3;
  wire Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6402.12-6402.14" *)
  output Q4;
  wire Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6403.12-6403.14" *)
  output Q5;
  wire Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6404.12-6404.14" *)
  output Q6;
  wire Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6423.11-6423.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6424.11-6424.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6425.11-6425.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6405.12-6405.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6406.12-6406.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6533.1-6599.10" *)
module ISERDESE2(O, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, SHIFTOUT1, SHIFTOUT2, BITSLIP, CE1, CE2, CLK, CLKB, CLKDIV, CLKDIVP, D, DDLY, DYNCLKDIVSEL
, DYNCLKSEL, OCLK, OCLKB, OFB, RST, SHIFTIN1, SHIFTIN2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6569.11-6569.18" *)
  input BITSLIP;
  wire BITSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6570.11-6570.14" *)
  input CE1;
  wire CE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6571.11-6571.14" *)
  input CE2;
  wire CE2;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6574.11-6574.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6577.11-6577.15" *)
  input CLKB;
  wire CLKB;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKDIV_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6580.11-6580.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKDIVP_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6583.11-6583.18" *)
  input CLKDIVP;
  wire CLKDIVP;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6585.11-6585.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6586.11-6586.15" *)
  input DDLY;
  wire DDLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6587.11-6587.23" *)
  input DYNCLKDIVSEL;
  wire DYNCLKDIVSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6588.11-6588.20" *)
  input DYNCLKSEL;
  wire DYNCLKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6558.12-6558.13" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_OCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6591.11-6591.15" *)
  input OCLK;
  wire OCLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_OCLKB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6594.11-6594.16" *)
  input OCLKB;
  wire OCLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6595.11-6595.14" *)
  input OFB;
  wire OFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6559.12-6559.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6560.12-6560.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6561.12-6561.14" *)
  output Q3;
  wire Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6562.12-6562.14" *)
  output Q4;
  wire Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6563.12-6563.14" *)
  output Q5;
  wire Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6564.12-6564.14" *)
  output Q6;
  wire Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6565.12-6565.14" *)
  output Q7;
  wire Q7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6566.12-6566.14" *)
  output Q8;
  wire Q8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6596.11-6596.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6597.11-6597.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6598.11-6598.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6567.12-6567.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6568.12-6568.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7010.1-7038.10" *)
module ISERDESE3(FIFO_EMPTY, INTERNAL_DIVCLK, Q, CLK, CLKDIV, CLK_B, D, FIFO_RD_CLK, FIFO_RD_EN, RST);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7026.11-7026.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7028.11-7028.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7031.11-7031.16" *)
  input CLK_B;
  wire CLK_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7032.11-7032.12" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7021.12-7021.22" *)
  output FIFO_EMPTY;
  wire FIFO_EMPTY;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7034.11-7034.22" *)
  input FIFO_RD_CLK;
  wire FIFO_RD_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7035.11-7035.21" *)
  input FIFO_RD_EN;
  wire FIFO_RD_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7022.12-7022.27" *)
  output INTERNAL_DIVCLK;
  wire INTERNAL_DIVCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7023.18-7023.19" *)
  output [7:0] Q;
  wire [7:0] Q;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7037.11-7037.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6318.1-6352.10" *)
module ISERDES_NODELAY(Q1, Q2, Q3, Q4, Q5, Q6, SHIFTOUT1, SHIFTOUT2, BITSLIP, CE1, CE2, CLK, CLKB, CLKDIV, D, OCLK, RST, SHIFTIN1, SHIFTIN2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6337.11-6337.18" *)
  input BITSLIP;
  wire BITSLIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6338.11-6338.14" *)
  input CE1;
  wire CE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6339.11-6339.14" *)
  input CE2;
  wire CE2;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6341.11-6341.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6343.11-6343.15" *)
  input CLKB;
  wire CLKB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6345.11-6345.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6346.11-6346.12" *)
  input D;
  wire D;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6348.11-6348.15" *)
  input OCLK;
  wire OCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6329.12-6329.14" *)
  output Q1;
  wire Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6330.12-6330.14" *)
  output Q2;
  wire Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6331.12-6331.14" *)
  output Q3;
  wire Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6332.12-6332.14" *)
  output Q4;
  wire Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6333.12-6333.14" *)
  output Q5;
  wire Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6334.12-6334.14" *)
  output Q6;
  wire Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6349.11-6349.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6350.11-6350.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6351.11-6351.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6335.12-6335.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6336.12-6336.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7942.1-7944.10" *)
module KEEPER(O);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7943.11-7943.12" *)
  inout O;
  wire O;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9965.1-9967.10" *)
module KEY_CLEAR(KEYCLEARB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9966.11-9966.20" *)
  input KEYCLEARB;
  wire KEYCLEARB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:920.1-940.10" *)
module LDCE(Q, CLR, D, G, GE);
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:923.9-923.12" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:924.9-924.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_G_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:926.9-926.10" *)
  input G;
  wire G;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:927.9-927.11" *)
  input GE;
  wire GE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:921.14-921.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:964.1-993.10" *)
module LDCPE(Q, CLR, D, G, GE, PRE);
  (* invertible_pin = "IS_CLR_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:967.9-967.12" *)
  input CLR;
  wire CLR;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:969.9-969.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_G_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:971.9-971.10" *)
  input G;
  wire G;
  (* invertible_pin = "IS_GE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:973.9-973.11" *)
  input GE;
  wire GE;
  (* invertible_pin = "IS_PRE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:975.9-975.12" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:965.14-965.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:942.1-962.10" *)
module LDPE(Q, D, G, GE, PRE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:944.9-944.10" *)
  input D;
  wire D;
  (* invertible_pin = "IS_G_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:946.9-946.10" *)
  input G;
  wire G;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:947.9-947.11" *)
  input GE;
  wire GE;
  (* invertible_pin = "IS_PRE_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:949.9-949.12" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:943.14-943.15" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* abc9_lut =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.1-191.10" *)
module LUT1(O, I0);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.29-185.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.20-185.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* abc9_lut = 32'd2 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.1-202.10" *)
module LUT2(O, I0, I1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.29-194.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.33-194.35" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.20-194.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (238:238:238, 238:238:238);
  endspecify
  specify
    (I1 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* abc9_lut = 32'd3 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.1-215.10" *)
module LUT3(O, I0, I1, I2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.29-205.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.33-205.35" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.37-205.39" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.20-205.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (407:407:407, 407:407:407);
  endspecify
  specify
    (I1 => O) = (238:238:238, 238:238:238);
  endspecify
  specify
    (I2 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* abc9_lut = 32'd3 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.1-230.10" *)
module LUT4(O, I0, I1, I2, I3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.29-218.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.33-218.35" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.37-218.39" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.41-218.43" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.20-218.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (472:472:472, 472:472:472);
  endspecify
  specify
    (I1 => O) = (407:407:407, 407:407:407);
  endspecify
  specify
    (I2 => O) = (238:238:238, 238:238:238);
  endspecify
  specify
    (I3 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* abc9_lut = 32'd3 *)
(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.1-247.10" *)
module LUT5(O, I0, I1, I2, I3, I4);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.29-233.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.33-233.35" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.37-233.39" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.41-233.43" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.45-233.47" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.20-233.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (631:631:631, 631:631:631);
  endspecify
  specify
    (I1 => O) = (472:472:472, 472:472:472);
  endspecify
  specify
    (I2 => O) = (407:407:407, 407:407:407);
  endspecify
  specify
    (I3 => O) = (238:238:238, 238:238:238);
  endspecify
  specify
    (I4 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* abc9_lut = 32'd5 *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.1-269.10" *)
module LUT6(O, I0, I1, I2, I3, I4, I5);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.29-253.31" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.33-253.35" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.37-253.39" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.41-253.43" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.45-253.47" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.49-253.51" *)
  input I5;
  wire I5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.20-253.21" *)
  output O;
  wire O;
  specify
    (I0 => O) = (642:642:642, 642:642:642);
  endspecify
  specify
    (I1 => O) = (631:631:631, 631:631:631);
  endspecify
  specify
    (I2 => O) = (472:472:472, 472:472:472);
  endspecify
  specify
    (I3 => O) = (407:407:407, 407:407:407);
  endspecify
  specify
    (I4 => O) = (238:238:238, 238:238:238);
  endspecify
  specify
    (I5 => O) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.1-285.10" *)
module LUT6_2(O6, O5, I0, I1, I2, I3, I4, I5);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.43-271.45" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.47-271.49" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.51-271.53" *)
  input I2;
  wire I2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.55-271.57" *)
  input I3;
  wire I3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.59-271.61" *)
  input I4;
  wire I4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.63-271.65" *)
  input I5;
  wire I5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.33-271.35" *)
  output O5;
  wire O5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.22-271.24" *)
  output O6;
  wire O6;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9970.1-9975.10" *)
module MASTER_JTAG(TDO, TCK, TDI, TMS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9972.11-9972.14" *)
  input TCK;
  wire TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9973.11-9973.14" *)
  input TDI;
  wire TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9971.12-9971.15" *)
  output TDO;
  wire TDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9974.11-9974.14" *)
  input TMS;
  wire TMS;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28031.1-28292.10" *)
module MCB(CAS, CKE, DQIOWEN0, DQSIOWEN90N, DQSIOWEN90P, IOIDRPADD, IOIDRPBROADCAST, IOIDRPCLK, IOIDRPCS, IOIDRPSDO, IOIDRPTRAIN, IOIDRPUPDATE, LDMN, LDMP, ODT, P0CMDEMPTY, P0CMDFULL, P0RDEMPTY, P0RDERROR, P0RDFULL, P0RDOVERFLOW
, P0WREMPTY, P0WRERROR, P0WRFULL, P0WRUNDERRUN, P1CMDEMPTY, P1CMDFULL, P1RDEMPTY, P1RDERROR, P1RDFULL, P1RDOVERFLOW, P1WREMPTY, P1WRERROR, P1WRFULL, P1WRUNDERRUN, P2CMDEMPTY, P2CMDFULL, P2EMPTY, P2ERROR, P2FULL, P2RDOVERFLOW, P2WRUNDERRUN
, P3CMDEMPTY, P3CMDFULL, P3EMPTY, P3ERROR, P3FULL, P3RDOVERFLOW, P3WRUNDERRUN, P4CMDEMPTY, P4CMDFULL, P4EMPTY, P4ERROR, P4FULL, P4RDOVERFLOW, P4WRUNDERRUN, P5CMDEMPTY, P5CMDFULL, P5EMPTY, P5ERROR, P5FULL, P5RDOVERFLOW, P5WRUNDERRUN
, RAS, RST, SELFREFRESHMODE, UDMN, UDMP, UOCALSTART, UOCMDREADYIN, UODATAVALID, UODONECAL, UOREFRSHFLAG, UOSDO, WE, ADDR, DQON, DQOP, BA, P0RDDATA, P1RDDATA, P2RDDATA, P3RDDATA, P4RDDATA
, P5RDDATA, STATUS, IOIDRPADDR, P0RDCOUNT, P0WRCOUNT, P1RDCOUNT, P1WRCOUNT, P2COUNT, P3COUNT, P4COUNT, P5COUNT, UODATA, DQSIOIN, DQSIOIP, IOIDRPSDI, P0ARBEN, P0CMDCLK, P0CMDEN, P0RDCLK, P0RDEN, P0WRCLK
, P0WREN, P1ARBEN, P1CMDCLK, P1CMDEN, P1RDCLK, P1RDEN, P1WRCLK, P1WREN, P2ARBEN, P2CLK, P2CMDCLK, P2CMDEN, P2EN, P3ARBEN, P3CLK, P3CMDCLK, P3CMDEN, P3EN, P4ARBEN, P4CLK, P4CMDCLK
, P4CMDEN, P4EN, P5ARBEN, P5CLK, P5CMDCLK, P5CMDEN, P5EN, PLLLOCK, RECAL, SELFREFRESHENTER, SYSRST, UDQSIOIN, UDQSIOIP, UIADD, UIBROADCAST, UICLK, UICMD, UICMDEN, UICMDIN, UICS, UIDONECAL
, UIDQLOWERDEC, UIDQLOWERINC, UIDQUPPERDEC, UIDQUPPERINC, UIDRPUPDATE, UILDQSDEC, UILDQSINC, UIREAD, UISDI, UIUDQSDEC, UIUDQSINC, P0CMDCA, P1CMDCA, P2CMDCA, P3CMDCA, P4CMDCA, P5CMDCA, P0CMDRA, P1CMDRA, P2CMDRA, P3CMDRA
, P4CMDRA, P5CMDRA, DQI, PLLCE, PLLCLK, P0CMDBA, P0CMDINSTR, P1CMDBA, P1CMDINSTR, P2CMDBA, P2CMDINSTR, P3CMDBA, P3CMDINSTR, P4CMDBA, P4CMDINSTR, P5CMDBA, P5CMDINSTR, P0WRDATA, P1WRDATA, P2WRDATA, P3WRDATA
, P4WRDATA, P5WRDATA, P0RWRMASK, P1RWRMASK, P2WRMASK, P3WRMASK, P4WRMASK, P5WRMASK, UIDQCOUNT, UIADDR, P0CMDBL, P1CMDBL, P2CMDBL, P3CMDBL, P4CMDBL, P5CMDBL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28162.19-28162.23" *)
  output [14:0] ADDR;
  wire [14:0] ADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28165.18-28165.20" *)
  output [2:0] BA;
  wire [2:0] BA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28087.12-28087.15" *)
  output CAS;
  wire CAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28088.12-28088.15" *)
  output CKE;
  wire CKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28257.18-28257.21" *)
  input [15:0] DQI;
  wire [15:0] DQI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28089.12-28089.20" *)
  output DQIOWEN0;
  wire DQIOWEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28163.19-28163.23" *)
  output [15:0] DQON;
  wire [15:0] DQON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28164.19-28164.23" *)
  output [15:0] DQOP;
  wire [15:0] DQOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28183.11-28183.18" *)
  input DQSIOIN;
  wire DQSIOIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28184.11-28184.18" *)
  input DQSIOIP;
  wire DQSIOIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28090.12-28090.23" *)
  output DQSIOWEN90N;
  wire DQSIOWEN90N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28091.12-28091.23" *)
  output DQSIOWEN90P;
  wire DQSIOWEN90P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28092.12-28092.21" *)
  output IOIDRPADD;
  wire IOIDRPADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28173.18-28173.28" *)
  output [4:0] IOIDRPADDR;
  wire [4:0] IOIDRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28093.12-28093.27" *)
  output IOIDRPBROADCAST;
  wire IOIDRPBROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28094.12-28094.21" *)
  output IOIDRPCLK;
  wire IOIDRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28095.12-28095.20" *)
  output IOIDRPCS;
  wire IOIDRPCS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28185.11-28185.20" *)
  input IOIDRPSDI;
  wire IOIDRPSDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28096.12-28096.21" *)
  output IOIDRPSDO;
  wire IOIDRPSDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28097.12-28097.23" *)
  output IOIDRPTRAIN;
  wire IOIDRPTRAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28098.12-28098.24" *)
  output IOIDRPUPDATE;
  wire IOIDRPUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28099.12-28099.16" *)
  output LDMN;
  wire LDMN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28100.12-28100.16" *)
  output LDMP;
  wire LDMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28101.12-28101.15" *)
  output ODT;
  wire ODT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28186.11-28186.18" *)
  input P0ARBEN;
  wire P0ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28260.17-28260.24" *)
  input [2:0] P0CMDBA;
  wire [2:0] P0CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28286.17-28286.24" *)
  input [5:0] P0CMDBL;
  wire [5:0] P0CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28245.18-28245.25" *)
  input [11:0] P0CMDCA;
  wire [11:0] P0CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28187.11-28187.19" *)
  input P0CMDCLK;
  wire P0CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28102.12-28102.22" *)
  output P0CMDEMPTY;
  wire P0CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28188.11-28188.18" *)
  input P0CMDEN;
  wire P0CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28103.12-28103.21" *)
  output P0CMDFULL;
  wire P0CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28261.17-28261.27" *)
  input [2:0] P0CMDINSTR;
  wire [2:0] P0CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28251.18-28251.25" *)
  input [14:0] P0CMDRA;
  wire [14:0] P0CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28189.11-28189.18" *)
  input P0RDCLK;
  wire P0RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28174.18-28174.27" *)
  output [6:0] P0RDCOUNT;
  wire [6:0] P0RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28166.19-28166.27" *)
  output [31:0] P0RDDATA;
  wire [31:0] P0RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28104.12-28104.21" *)
  output P0RDEMPTY;
  wire P0RDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28190.11-28190.17" *)
  input P0RDEN;
  wire P0RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28105.12-28105.21" *)
  output P0RDERROR;
  wire P0RDERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28106.12-28106.20" *)
  output P0RDFULL;
  wire P0RDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28107.12-28107.24" *)
  output P0RDOVERFLOW;
  wire P0RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28278.17-28278.26" *)
  input [3:0] P0RWRMASK;
  wire [3:0] P0RWRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28191.11-28191.18" *)
  input P0WRCLK;
  wire P0WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28175.18-28175.27" *)
  output [6:0] P0WRCOUNT;
  wire [6:0] P0WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28272.18-28272.26" *)
  input [31:0] P0WRDATA;
  wire [31:0] P0WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28108.12-28108.21" *)
  output P0WREMPTY;
  wire P0WREMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28192.11-28192.17" *)
  input P0WREN;
  wire P0WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28109.12-28109.21" *)
  output P0WRERROR;
  wire P0WRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28110.12-28110.20" *)
  output P0WRFULL;
  wire P0WRFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28111.12-28111.24" *)
  output P0WRUNDERRUN;
  wire P0WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28193.11-28193.18" *)
  input P1ARBEN;
  wire P1ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28262.17-28262.24" *)
  input [2:0] P1CMDBA;
  wire [2:0] P1CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28287.17-28287.24" *)
  input [5:0] P1CMDBL;
  wire [5:0] P1CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28246.18-28246.25" *)
  input [11:0] P1CMDCA;
  wire [11:0] P1CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28194.11-28194.19" *)
  input P1CMDCLK;
  wire P1CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28112.12-28112.22" *)
  output P1CMDEMPTY;
  wire P1CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28195.11-28195.18" *)
  input P1CMDEN;
  wire P1CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28113.12-28113.21" *)
  output P1CMDFULL;
  wire P1CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28263.17-28263.27" *)
  input [2:0] P1CMDINSTR;
  wire [2:0] P1CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28252.18-28252.25" *)
  input [14:0] P1CMDRA;
  wire [14:0] P1CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28196.11-28196.18" *)
  input P1RDCLK;
  wire P1RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28176.18-28176.27" *)
  output [6:0] P1RDCOUNT;
  wire [6:0] P1RDCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28167.19-28167.27" *)
  output [31:0] P1RDDATA;
  wire [31:0] P1RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28114.12-28114.21" *)
  output P1RDEMPTY;
  wire P1RDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28197.11-28197.17" *)
  input P1RDEN;
  wire P1RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28115.12-28115.21" *)
  output P1RDERROR;
  wire P1RDERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28116.12-28116.20" *)
  output P1RDFULL;
  wire P1RDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28117.12-28117.24" *)
  output P1RDOVERFLOW;
  wire P1RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28279.17-28279.26" *)
  input [3:0] P1RWRMASK;
  wire [3:0] P1RWRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28198.11-28198.18" *)
  input P1WRCLK;
  wire P1WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28177.18-28177.27" *)
  output [6:0] P1WRCOUNT;
  wire [6:0] P1WRCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28273.18-28273.26" *)
  input [31:0] P1WRDATA;
  wire [31:0] P1WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28118.12-28118.21" *)
  output P1WREMPTY;
  wire P1WREMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28199.11-28199.17" *)
  input P1WREN;
  wire P1WREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28119.12-28119.21" *)
  output P1WRERROR;
  wire P1WRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28120.12-28120.20" *)
  output P1WRFULL;
  wire P1WRFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28121.12-28121.24" *)
  output P1WRUNDERRUN;
  wire P1WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28200.11-28200.18" *)
  input P2ARBEN;
  wire P2ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28201.11-28201.16" *)
  input P2CLK;
  wire P2CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28264.17-28264.24" *)
  input [2:0] P2CMDBA;
  wire [2:0] P2CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28288.17-28288.24" *)
  input [5:0] P2CMDBL;
  wire [5:0] P2CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28247.18-28247.25" *)
  input [11:0] P2CMDCA;
  wire [11:0] P2CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28202.11-28202.19" *)
  input P2CMDCLK;
  wire P2CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28122.12-28122.22" *)
  output P2CMDEMPTY;
  wire P2CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28203.11-28203.18" *)
  input P2CMDEN;
  wire P2CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28123.12-28123.21" *)
  output P2CMDFULL;
  wire P2CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28265.17-28265.27" *)
  input [2:0] P2CMDINSTR;
  wire [2:0] P2CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28253.18-28253.25" *)
  input [14:0] P2CMDRA;
  wire [14:0] P2CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28178.18-28178.25" *)
  output [6:0] P2COUNT;
  wire [6:0] P2COUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28124.12-28124.19" *)
  output P2EMPTY;
  wire P2EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28204.11-28204.15" *)
  input P2EN;
  wire P2EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28125.12-28125.19" *)
  output P2ERROR;
  wire P2ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28126.12-28126.18" *)
  output P2FULL;
  wire P2FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28168.19-28168.27" *)
  output [31:0] P2RDDATA;
  wire [31:0] P2RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28127.12-28127.24" *)
  output P2RDOVERFLOW;
  wire P2RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28274.18-28274.26" *)
  input [31:0] P2WRDATA;
  wire [31:0] P2WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28280.17-28280.25" *)
  input [3:0] P2WRMASK;
  wire [3:0] P2WRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28128.12-28128.24" *)
  output P2WRUNDERRUN;
  wire P2WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28205.11-28205.18" *)
  input P3ARBEN;
  wire P3ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28206.11-28206.16" *)
  input P3CLK;
  wire P3CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28266.17-28266.24" *)
  input [2:0] P3CMDBA;
  wire [2:0] P3CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28289.17-28289.24" *)
  input [5:0] P3CMDBL;
  wire [5:0] P3CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28248.18-28248.25" *)
  input [11:0] P3CMDCA;
  wire [11:0] P3CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28207.11-28207.19" *)
  input P3CMDCLK;
  wire P3CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28129.12-28129.22" *)
  output P3CMDEMPTY;
  wire P3CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28208.11-28208.18" *)
  input P3CMDEN;
  wire P3CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28130.12-28130.21" *)
  output P3CMDFULL;
  wire P3CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28267.17-28267.27" *)
  input [2:0] P3CMDINSTR;
  wire [2:0] P3CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28254.18-28254.25" *)
  input [14:0] P3CMDRA;
  wire [14:0] P3CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28179.18-28179.25" *)
  output [6:0] P3COUNT;
  wire [6:0] P3COUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28131.12-28131.19" *)
  output P3EMPTY;
  wire P3EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28209.11-28209.15" *)
  input P3EN;
  wire P3EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28132.12-28132.19" *)
  output P3ERROR;
  wire P3ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28133.12-28133.18" *)
  output P3FULL;
  wire P3FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28169.19-28169.27" *)
  output [31:0] P3RDDATA;
  wire [31:0] P3RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28134.12-28134.24" *)
  output P3RDOVERFLOW;
  wire P3RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28275.18-28275.26" *)
  input [31:0] P3WRDATA;
  wire [31:0] P3WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28281.17-28281.25" *)
  input [3:0] P3WRMASK;
  wire [3:0] P3WRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28135.12-28135.24" *)
  output P3WRUNDERRUN;
  wire P3WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28210.11-28210.18" *)
  input P4ARBEN;
  wire P4ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28211.11-28211.16" *)
  input P4CLK;
  wire P4CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28268.17-28268.24" *)
  input [2:0] P4CMDBA;
  wire [2:0] P4CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28290.17-28290.24" *)
  input [5:0] P4CMDBL;
  wire [5:0] P4CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28249.18-28249.25" *)
  input [11:0] P4CMDCA;
  wire [11:0] P4CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28212.11-28212.19" *)
  input P4CMDCLK;
  wire P4CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28136.12-28136.22" *)
  output P4CMDEMPTY;
  wire P4CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28213.11-28213.18" *)
  input P4CMDEN;
  wire P4CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28137.12-28137.21" *)
  output P4CMDFULL;
  wire P4CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28269.17-28269.27" *)
  input [2:0] P4CMDINSTR;
  wire [2:0] P4CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28255.18-28255.25" *)
  input [14:0] P4CMDRA;
  wire [14:0] P4CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28180.18-28180.25" *)
  output [6:0] P4COUNT;
  wire [6:0] P4COUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28138.12-28138.19" *)
  output P4EMPTY;
  wire P4EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28214.11-28214.15" *)
  input P4EN;
  wire P4EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28139.12-28139.19" *)
  output P4ERROR;
  wire P4ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28140.12-28140.18" *)
  output P4FULL;
  wire P4FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28170.19-28170.27" *)
  output [31:0] P4RDDATA;
  wire [31:0] P4RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28141.12-28141.24" *)
  output P4RDOVERFLOW;
  wire P4RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28276.18-28276.26" *)
  input [31:0] P4WRDATA;
  wire [31:0] P4WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28282.17-28282.25" *)
  input [3:0] P4WRMASK;
  wire [3:0] P4WRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28142.12-28142.24" *)
  output P4WRUNDERRUN;
  wire P4WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28215.11-28215.18" *)
  input P5ARBEN;
  wire P5ARBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28216.11-28216.16" *)
  input P5CLK;
  wire P5CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28270.17-28270.24" *)
  input [2:0] P5CMDBA;
  wire [2:0] P5CMDBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28291.17-28291.24" *)
  input [5:0] P5CMDBL;
  wire [5:0] P5CMDBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28250.18-28250.25" *)
  input [11:0] P5CMDCA;
  wire [11:0] P5CMDCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28217.11-28217.19" *)
  input P5CMDCLK;
  wire P5CMDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28143.12-28143.22" *)
  output P5CMDEMPTY;
  wire P5CMDEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28218.11-28218.18" *)
  input P5CMDEN;
  wire P5CMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28144.12-28144.21" *)
  output P5CMDFULL;
  wire P5CMDFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28271.17-28271.27" *)
  input [2:0] P5CMDINSTR;
  wire [2:0] P5CMDINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28256.18-28256.25" *)
  input [14:0] P5CMDRA;
  wire [14:0] P5CMDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28181.18-28181.25" *)
  output [6:0] P5COUNT;
  wire [6:0] P5COUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28145.12-28145.19" *)
  output P5EMPTY;
  wire P5EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28219.11-28219.15" *)
  input P5EN;
  wire P5EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28146.12-28146.19" *)
  output P5ERROR;
  wire P5ERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28147.12-28147.18" *)
  output P5FULL;
  wire P5FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28171.19-28171.27" *)
  output [31:0] P5RDDATA;
  wire [31:0] P5RDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28148.12-28148.24" *)
  output P5RDOVERFLOW;
  wire P5RDOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28277.18-28277.26" *)
  input [31:0] P5WRDATA;
  wire [31:0] P5WRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28283.17-28283.25" *)
  input [3:0] P5WRMASK;
  wire [3:0] P5WRMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28149.12-28149.24" *)
  output P5WRUNDERRUN;
  wire P5WRUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28258.17-28258.22" *)
  input [1:0] PLLCE;
  wire [1:0] PLLCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28259.17-28259.23" *)
  input [1:0] PLLCLK;
  wire [1:0] PLLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28220.11-28220.18" *)
  input PLLLOCK;
  wire PLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28150.12-28150.15" *)
  output RAS;
  wire RAS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28221.11-28221.16" *)
  input RECAL;
  wire RECAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28151.12-28151.15" *)
  output RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28222.11-28222.27" *)
  input SELFREFRESHENTER;
  wire SELFREFRESHENTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28152.12-28152.27" *)
  output SELFREFRESHMODE;
  wire SELFREFRESHMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28172.19-28172.25" *)
  output [31:0] STATUS;
  wire [31:0] STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28223.11-28223.17" *)
  input SYSRST;
  wire SYSRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28153.12-28153.16" *)
  output UDMN;
  wire UDMN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28154.12-28154.16" *)
  output UDMP;
  wire UDMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28224.11-28224.19" *)
  input UDQSIOIN;
  wire UDQSIOIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28225.11-28225.19" *)
  input UDQSIOIP;
  wire UDQSIOIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28226.11-28226.16" *)
  input UIADD;
  wire UIADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28285.17-28285.23" *)
  input [4:0] UIADDR;
  wire [4:0] UIADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28227.11-28227.22" *)
  input UIBROADCAST;
  wire UIBROADCAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28228.11-28228.16" *)
  input UICLK;
  wire UICLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28229.11-28229.16" *)
  input UICMD;
  wire UICMD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28230.11-28230.18" *)
  input UICMDEN;
  wire UICMDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28231.11-28231.18" *)
  input UICMDIN;
  wire UICMDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28232.11-28232.15" *)
  input UICS;
  wire UICS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28233.11-28233.20" *)
  input UIDONECAL;
  wire UIDONECAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28284.17-28284.26" *)
  input [3:0] UIDQCOUNT;
  wire [3:0] UIDQCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28234.11-28234.23" *)
  input UIDQLOWERDEC;
  wire UIDQLOWERDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28235.11-28235.23" *)
  input UIDQLOWERINC;
  wire UIDQLOWERINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28236.11-28236.23" *)
  input UIDQUPPERDEC;
  wire UIDQUPPERDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28237.11-28237.23" *)
  input UIDQUPPERINC;
  wire UIDQUPPERINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28238.11-28238.22" *)
  input UIDRPUPDATE;
  wire UIDRPUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28239.11-28239.20" *)
  input UILDQSDEC;
  wire UILDQSDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28240.11-28240.20" *)
  input UILDQSINC;
  wire UILDQSINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28241.11-28241.17" *)
  input UIREAD;
  wire UIREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28242.11-28242.16" *)
  input UISDI;
  wire UISDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28243.11-28243.20" *)
  input UIUDQSDEC;
  wire UIUDQSDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28244.11-28244.20" *)
  input UIUDQSINC;
  wire UIUDQSINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28155.12-28155.22" *)
  output UOCALSTART;
  wire UOCALSTART;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28156.12-28156.24" *)
  output UOCMDREADYIN;
  wire UOCMDREADYIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28182.18-28182.24" *)
  output [7:0] UODATA;
  wire [7:0] UODATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28157.12-28157.23" *)
  output UODATAVALID;
  wire UODATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28158.12-28158.21" *)
  output UODONECAL;
  wire UODONECAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28159.12-28159.24" *)
  output UOREFRSHFLAG;
  wire UOREFRSHFLAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28160.12-28160.17" *)
  output UOSDO;
  wire UOSDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28161.12-28161.14" *)
  output WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8655.1-8748.10" *)
module MMCME2_ADV(CLKFBOUT, CLKFBOUTB, CLKFBSTOPPED, CLKINSTOPPED, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, DO, DRDY, LOCKED, PSDONE, CLKFBIN, CLKIN1
, CLKIN2, CLKINSEL, DADDR, DCLK, DEN, DI, DWE, PSCLK, PSEN, PSINCDEC, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8729.11-8729.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8710.12-8710.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8711.12-8711.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8712.12-8712.24" *)
  output CLKFBSTOPPED;
  wire CLKFBSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8730.11-8730.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8731.11-8731.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* invertible_pin = "IS_CLKINSEL_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8733.11-8733.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8713.12-8713.24" *)
  output CLKINSTOPPED;
  wire CLKINSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8714.12-8714.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8715.12-8715.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8716.12-8716.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8717.12-8717.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8718.12-8718.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8719.12-8719.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8720.12-8720.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8721.12-8721.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8722.12-8722.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8723.12-8723.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8724.12-8724.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8734.17-8734.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8735.11-8735.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8736.11-8736.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8737.18-8737.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8725.19-8725.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8726.12-8726.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8738.11-8738.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8727.12-8727.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8739.11-8739.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8728.12-8728.18" *)
  output PSDONE;
  wire PSDONE;
  (* invertible_pin = "IS_PSEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8741.11-8741.15" *)
  input PSEN;
  wire PSEN;
  (* invertible_pin = "IS_PSINCDEC_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8743.11-8743.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8745.11-8745.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8747.11-8747.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8750.1-8798.10" *)
module MMCME2_BASE(CLKFBOUT, CLKFBOUTB, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, LOCKED, CLKFBIN, CLKIN1, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8794.11-8794.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8780.12-8780.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8781.12-8781.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8795.11-8795.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8782.12-8782.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8783.12-8783.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8784.12-8784.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8785.12-8785.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8786.12-8786.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8787.12-8787.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8788.12-8788.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8789.12-8789.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8790.12-8790.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8791.12-8791.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8792.12-8792.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8793.12-8793.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8796.11-8796.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8797.11-8797.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8904.1-9005.10" *)
module MMCME3_ADV(CDDCDONE, CLKFBOUT, CLKFBOUTB, CLKFBSTOPPED, CLKINSTOPPED, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, DO, DRDY, LOCKED, PSDONE, CDDCREQ
, CLKFBIN, CLKIN1, CLKIN2, CLKINSEL, DADDR, DCLK, DEN, DI, DWE, PSCLK, PSEN, PSINCDEC, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8962.12-8962.20" *)
  output CDDCDONE;
  wire CDDCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8982.11-8982.18" *)
  input CDDCREQ;
  wire CDDCREQ;
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8984.11-8984.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8963.12-8963.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8964.12-8964.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8965.12-8965.24" *)
  output CLKFBSTOPPED;
  wire CLKFBSTOPPED;
  (* invertible_pin = "IS_CLKIN1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8986.11-8986.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* invertible_pin = "IS_CLKIN2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8988.11-8988.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* invertible_pin = "IS_CLKINSEL_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8990.11-8990.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8966.12-8966.24" *)
  output CLKINSTOPPED;
  wire CLKINSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8967.12-8967.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8968.12-8968.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8969.12-8969.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8970.12-8970.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8971.12-8971.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8972.12-8972.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8973.12-8973.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8974.12-8974.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8975.12-8975.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8976.12-8976.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8977.12-8977.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8991.17-8991.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8992.11-8992.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8993.11-8993.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8994.18-8994.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8978.19-8978.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8979.12-8979.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8995.11-8995.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8980.12-8980.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8996.11-8996.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8981.12-8981.18" *)
  output PSDONE;
  wire PSDONE;
  (* invertible_pin = "IS_PSEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8998.11-8998.15" *)
  input PSEN;
  wire PSEN;
  (* invertible_pin = "IS_PSINCDEC_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9000.11-9000.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9002.11-9002.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9004.11-9004.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9007.1-9063.10" *)
module MMCME3_BASE(CLKFBOUT, CLKFBOUTB, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, LOCKED, CLKFBIN, CLKIN1, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9056.11-9056.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9041.12-9041.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9042.12-9042.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* invertible_pin = "IS_CLKIN1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9058.11-9058.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9043.12-9043.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9044.12-9044.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9045.12-9045.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9046.12-9046.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9047.12-9047.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9048.12-9048.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9049.12-9049.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9050.12-9050.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9051.12-9051.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9052.12-9052.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9053.12-9053.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9054.12-9054.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9060.11-9060.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9062.11-9062.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9151.1-9252.10" *)
module MMCME4_ADV(CDDCDONE, CLKFBOUT, CLKFBOUTB, CLKFBSTOPPED, CLKINSTOPPED, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, DO, DRDY, LOCKED, PSDONE, CDDCREQ
, CLKFBIN, CLKIN1, CLKIN2, CLKINSEL, DADDR, DCLK, DEN, DI, DWE, PSCLK, PSEN, PSINCDEC, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9209.12-9209.20" *)
  output CDDCDONE;
  wire CDDCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9229.11-9229.18" *)
  input CDDCREQ;
  wire CDDCREQ;
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9231.11-9231.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9210.12-9210.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9211.12-9211.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9212.12-9212.24" *)
  output CLKFBSTOPPED;
  wire CLKFBSTOPPED;
  (* invertible_pin = "IS_CLKIN1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9233.11-9233.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* invertible_pin = "IS_CLKIN2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9235.11-9235.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* invertible_pin = "IS_CLKINSEL_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9237.11-9237.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9213.12-9213.24" *)
  output CLKINSTOPPED;
  wire CLKINSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9214.12-9214.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9215.12-9215.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9216.12-9216.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9217.12-9217.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9218.12-9218.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9219.12-9219.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9220.12-9220.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9221.12-9221.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9222.12-9222.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9223.12-9223.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9224.12-9224.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9238.17-9238.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9239.11-9239.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9240.11-9240.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9241.18-9241.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9225.19-9225.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9226.12-9226.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9242.11-9242.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9227.12-9227.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9243.11-9243.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9228.12-9228.18" *)
  output PSDONE;
  wire PSDONE;
  (* invertible_pin = "IS_PSEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9245.11-9245.15" *)
  input PSEN;
  wire PSEN;
  (* invertible_pin = "IS_PSINCDEC_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9247.11-9247.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9249.11-9249.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9251.11-9251.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9254.1-9310.10" *)
module MMCME4_BASE(CLKFBOUT, CLKFBOUTB, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, LOCKED, CLKFBIN, CLKIN1, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9303.11-9303.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9288.12-9288.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9289.12-9289.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* invertible_pin = "IS_CLKIN1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9305.11-9305.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9290.12-9290.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9291.12-9291.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9292.12-9292.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9293.12-9293.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9294.12-9294.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9295.12-9295.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9296.12-9296.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9297.12-9297.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9298.12-9298.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9299.12-9299.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9300.12-9300.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9301.12-9301.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9307.11-9307.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9309.11-9309.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8521.1-8602.10" *)
module MMCM_ADV(CLKFBOUT, CLKFBOUTB, CLKFBSTOPPED, CLKINSTOPPED, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, DRDY, LOCKED, PSDONE, DO, CLKFBIN, CLKIN1
, CLKIN2, CLKINSEL, DCLK, DEN, DWE, PSCLK, PSEN, PSINCDEC, PWRDWN, RST, DI, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8588.11-8588.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8569.12-8569.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8570.12-8570.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8571.12-8571.24" *)
  output CLKFBSTOPPED;
  wire CLKFBSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8589.11-8589.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8590.11-8590.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8591.11-8591.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8572.12-8572.24" *)
  output CLKINSTOPPED;
  wire CLKINSTOPPED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8573.12-8573.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8574.12-8574.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8575.12-8575.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8576.12-8576.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8577.12-8577.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8578.12-8578.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8579.12-8579.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8580.12-8580.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8581.12-8581.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8582.12-8582.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8583.12-8583.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8601.17-8601.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8592.11-8592.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8593.11-8593.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8600.18-8600.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8587.19-8587.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8584.12-8584.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8594.11-8594.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8585.12-8585.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8595.11-8595.16" *)
  input PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8586.12-8586.18" *)
  output PSDONE;
  wire PSDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8596.11-8596.15" *)
  input PSEN;
  wire PSEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8597.11-8597.19" *)
  input PSINCDEC;
  wire PSINCDEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8598.11-8598.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8599.11-8599.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8604.1-8653.10" *)
module MMCM_BASE(CLKFBOUT, CLKFBOUTB, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUT2, CLKOUT2B, CLKOUT3, CLKOUT3B, CLKOUT4, CLKOUT5, CLKOUT6, LOCKED, CLKFBIN, CLKIN1, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8649.11-8649.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8635.12-8635.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8636.12-8636.21" *)
  output CLKFBOUTB;
  wire CLKFBOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8650.11-8650.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8637.12-8637.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8638.12-8638.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8639.12-8639.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8640.12-8640.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8641.12-8641.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8642.12-8642.20" *)
  output CLKOUT2B;
  wire CLKOUT2B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8643.12-8643.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8644.12-8644.20" *)
  output CLKOUT3B;
  wire CLKOUT3B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8645.12-8645.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8646.12-8646.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8647.12-8647.19" *)
  output CLKOUT6;
  wire CLKOUT6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8648.12-8648.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8651.11-8651.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8652.11-8652.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2462.1-2470.10" *)
module MULT18X18(A, B, P);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2463.25-2463.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2464.25-2464.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2465.26-2465.27" *)
  output [35:0] P;
  wire [35:0] P;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2474.1-2490.10" *)
module MULT18X18S(A, B, P, C, CE, R);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2475.25-2475.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2476.25-2476.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2479.11-2479.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2480.11-2480.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2477.30-2477.31" *)
  output [35:0] P;
  wire [35:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2481.11-2481.12" *)
  input R;
  wire R;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2494.1-2561.10" *)
module MULT18X18SIO(A, B, P, CLK, CEA, CEB, CEP, RSTA, RSTB, RSTP, BCIN, BCOUT);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2495.25-2495.26" *)
  input [17:0] A;
  wire [17:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2496.25-2496.26" *)
  input [17:0] B;
  wire [17:0] B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2506.25-2506.29" *)
  input [17:0] BCIN;
  wire [17:0] BCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2507.26-2507.31" *)
  output [17:0] BCOUT;
  wire [17:0] BCOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2500.11-2500.14" *)
  input CEA;
  wire CEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2501.11-2501.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2502.11-2502.14" *)
  input CEP;
  wire CEP;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2499.11-2499.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2497.26-2497.27" *)
  output [35:0] P;
  wire [35:0] P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2503.11-2503.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2504.11-2504.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2505.11-2505.15" *)
  input RSTP;
  wire RSTP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.1-464.10" *)
module MULT_AND(LO, I0, I1);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.35-462.37" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.39-462.41" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.25-462.27" *)
  output LO;
  wire LO;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.1-326.10" *)
module MUXCY(O, CI, DI, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.30-324.32" *)
  input CI;
  wire CI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.34-324.36" *)
  input DI;
  wire DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.21-324.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.38-324.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.1-330.10" *)
module MUXF5(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.30-328.32" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.34-328.36" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.21-328.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.38-328.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.1-334.10" *)
module MUXF6(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.30-332.32" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.34-332.36" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.21-332.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.38-332.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.1-345.10" *)
module MUXF7(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.30-337.32" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.34-337.36" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.21-337.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.38-337.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.1-356.10" *)
module MUXF8(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.30-348.32" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.34-348.36" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.21-348.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.38-348.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.1-360.10" *)
module MUXF9(O, I0, I1, S);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.30-358.32" *)
  input I0;
  wire I0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.34-358.36" *)
  input I1;
  wire I1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.21-358.22" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.38-358.39" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:55.1-66.10" *)
module OBUF(O, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:58.11-58.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:57.12-57.13" *)
  output O;
  wire O;
  specify
    (I => O) = (0:0:0, 0:0:0);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7906.1-7915.10" *)
module OBUFDS(O, OB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7914.11-7914.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7911.12-7911.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7913.12-7913.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7917.1-7928.10" *)
module OBUFDS_DPHY(O, OB, HSTX_I, HSTX_T, LPTX_I_N, LPTX_I_P, LPTX_T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7923.11-7923.17" *)
  input HSTX_I;
  wire HSTX_I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7924.11-7924.17" *)
  input HSTX_T;
  wire HSTX_T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7925.11-7925.19" *)
  input LPTX_I_N;
  wire LPTX_I_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7926.11-7926.19" *)
  input LPTX_I_P;
  wire LPTX_I_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7927.11-7927.17" *)
  input LPTX_T;
  wire LPTX_T;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7920.12-7920.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7922.12-7922.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16827.1-16836.10" *)
module OBUFDS_GTE3(O, OB, CEB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16834.11-16834.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16835.11-16835.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16831.12-16831.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16833.12-16833.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16838.1-16848.10" *)
module OBUFDS_GTE3_ADV(O, OB, CEB, I, RXRECCLK_SEL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16845.11-16845.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16846.17-16846.18" *)
  input [3:0] I;
  wire [3:0] I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16842.12-16842.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16844.12-16844.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16847.17-16847.29" *)
  input [1:0] RXRECCLK_SEL;
  wire [1:0] RXRECCLK_SEL;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18905.1-18914.10" *)
module OBUFDS_GTE4(O, OB, CEB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18912.11-18912.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18913.11-18913.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18909.12-18909.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18911.12-18911.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18916.1-18926.10" *)
module OBUFDS_GTE4_ADV(O, OB, CEB, I, RXRECCLK_SEL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18923.11-18923.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18924.17-18924.18" *)
  input [3:0] I;
  wire [3:0] I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18920.12-18920.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18922.12-18922.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18925.17-18925.29" *)
  input [1:0] RXRECCLK_SEL;
  wire [1:0] RXRECCLK_SEL;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19588.1-19597.10" *)
module OBUFDS_GTM(O, OB, CEB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19595.11-19595.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19596.11-19596.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19592.12-19592.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19594.12-19594.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19599.1-19609.10" *)
module OBUFDS_GTM_ADV(O, OB, CEB, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19607.11-19607.14" *)
  input CEB;
  wire CEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19608.17-19608.18" *)
  input [3:0] I;
  wire [3:0] I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19604.12-19604.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19606.12-19606.14" *)
  output OB;
  wire OB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:87.1-101.10" *)
module OBUFT(O, I, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:90.11-90.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:89.12-89.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:91.11-91.12" *)
  input T;
  wire T;
  specify
    (I => O) = (0:0:0, 0:0:0);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7930.1-7940.10" *)
module OBUFTDS(O, OB, I, T);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7938.11-7938.12" *)
  input I;
  wire I;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7935.12-7935.13" *)
  output O;
  wire O;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7937.12-7937.14" *)
  output OB;
  wire OB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7939.11-7939.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6170.1-6190.10" *)
module ODDR(Q, C, CE, D1, D2, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6182.11-6182.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6183.11-6183.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_D1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6185.11-6185.13" *)
  input D1;
  wire D1;
  (* invertible_pin = "IS_D2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6187.11-6187.13" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6179.12-6179.13" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6188.11-6188.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6189.11-6189.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6110.1-6124.10" *)
module ODDR2(Q, C0, C1, CE, D0, D1, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6116.11-6116.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6118.11-6118.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6119.11-6119.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6120.11-6120.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6121.11-6121.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6114.12-6114.13" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6122.11-6122.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6123.11-6123.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6932.1-6947.10" *)
module ODDRE1(Q, C, D1, D2, SR);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6941.11-6941.12" *)
  input C;
  wire C;
  (* invertible_pin = "IS_D1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6943.11-6943.13" *)
  input D1;
  wire D1;
  (* invertible_pin = "IS_D2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6945.11-6945.13" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6938.12-6938.13" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6946.11-6946.13" *)
  input SR;
  wire SR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6504.1-6531.10" *)
module ODELAYE2(CNTVALUEOUT, DATAOUT, C, CE, CINVCTRL, CLKIN, CNTVALUEIN, INC, LD, LDPIPEEN, ODATAIN, REGRST);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_C_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6520.11-6520.12" *)
  input C;
  wire C;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6521.11-6521.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6522.11-6522.19" *)
  input CINVCTRL;
  wire CINVCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6523.11-6523.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6524.17-6524.27" *)
  input [4:0] CNTVALUEIN;
  wire [4:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6516.18-6516.29" *)
  output [4:0] CNTVALUEOUT;
  wire [4:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6517.12-6517.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6525.11-6525.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6526.11-6526.13" *)
  input LD;
  wire LD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6527.11-6527.19" *)
  input LDPIPEEN;
  wire LDPIPEEN;
  (* invertible_pin = "IS_ODATAIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6529.11-6529.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6530.11-6530.17" *)
  input REGRST;
  wire REGRST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6981.1-7008.10" *)
module ODELAYE3(CASC_OUT, CNTVALUEOUT, DATAOUT, CASC_IN, CASC_RETURN, CE, CLK, CNTVALUEIN, EN_VTC, INC, LOAD, ODATAIN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6995.11-6995.18" *)
  input CASC_IN;
  wire CASC_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6992.12-6992.20" *)
  output CASC_OUT;
  wire CASC_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6996.11-6996.22" *)
  input CASC_RETURN;
  wire CASC_RETURN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6997.11-6997.13" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7000.11-7000.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7001.17-7001.27" *)
  input [8:0] CNTVALUEIN;
  wire [8:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6993.18-6993.29" *)
  output [8:0] CNTVALUEOUT;
  wire [8:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6994.12-6994.19" *)
  output DATAOUT;
  wire DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7002.11-7002.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7003.11-7003.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7004.11-7004.15" *)
  input LOAD;
  wire LOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7005.11-7005.18" *)
  input ODATAIN;
  wire ODATAIN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7007.11-7007.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6035.1-6047.10" *)
module OFDDRCPE(Q, C0, C1, CE, CLR, D0, D1, PRE);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6039.11-6039.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6041.11-6041.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6042.11-6042.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6043.11-6043.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6044.11-6044.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6045.11-6045.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6046.11-6046.14" *)
  input PRE;
  wire PRE;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6037.12-6037.13" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6049.1-6061.10" *)
module OFDDRRSE(Q, C0, C1, CE, D0, D1, R, S);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6053.11-6053.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6055.11-6055.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6056.11-6056.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6057.11-6057.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6058.11-6058.13" *)
  input D1;
  wire D1;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6051.12-6051.13" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6059.11-6059.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6060.11-6060.12" *)
  input S;
  wire S;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6063.1-6076.10" *)
module OFDDRTCPE(O, C0, C1, CE, CLR, D0, D1, PRE, T);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6067.11-6067.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6069.11-6069.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6070.11-6070.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6071.11-6071.14" *)
  input CLR;
  wire CLR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6072.11-6072.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6073.11-6073.13" *)
  input D1;
  wire D1;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6065.12-6065.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6074.11-6074.14" *)
  input PRE;
  wire PRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6075.11-6075.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6078.1-6091.10" *)
module OFDDRTRSE(O, C0, C1, CE, D0, D1, R, S, T);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6082.11-6082.13" *)
  input C0;
  wire C0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6084.11-6084.13" *)
  input C1;
  wire C1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6085.11-6085.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6086.11-6086.13" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6087.11-6087.13" *)
  input D1;
  wire D1;
  (* iopad_external_pin = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6080.12-6080.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6088.11-6088.12" *)
  input R;
  wire R;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6089.11-6089.12" *)
  input S;
  wire S;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6090.11-6090.12" *)
  input T;
  wire T;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1005.1-1013.10" *)
module OR2L(O, DI, SRI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1007.9-1007.11" *)
  input DI;
  wire DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1006.10-1006.11" *)
  output O;
  wire O;
  (* invertible_pin = "IS_SRI_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1009.9-1009.12" *)
  input SRI;
  wire SRI;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.1-460.10" *)
module ORCY(O, CI, I);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.30-458.32" *)
  input CI;
  wire CI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.34-458.35" *)
  input I;
  wire I;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.21-458.22" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6262.1-6296.10" *)
module OSERDES(OQ, SHIFTOUT1, SHIFTOUT2, TQ, CLK, CLKDIV, D1, D2, D3, D4, D5, D6, OCE, REV, SHIFTIN1, SHIFTIN2, SR, T1, T2, T3, T4
, TCE);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6277.11-6277.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6279.11-6279.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6280.11-6280.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6281.11-6281.13" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6282.11-6282.13" *)
  input D3;
  wire D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6283.11-6283.13" *)
  input D4;
  wire D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6284.11-6284.13" *)
  input D5;
  wire D5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6285.11-6285.13" *)
  input D6;
  wire D6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6286.11-6286.14" *)
  input OCE;
  wire OCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6272.12-6272.14" *)
  output OQ;
  wire OQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6287.11-6287.14" *)
  input REV;
  wire REV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6288.11-6288.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6289.11-6289.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6273.12-6273.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6274.12-6274.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6290.11-6290.13" *)
  input SR;
  wire SR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6291.11-6291.13" *)
  input T1;
  wire T1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6292.11-6292.13" *)
  input T2;
  wire T2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6293.11-6293.13" *)
  input T3;
  wire T3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6294.11-6294.13" *)
  input T4;
  wire T4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6295.11-6295.14" *)
  input TCE;
  wire TCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6275.12-6275.14" *)
  output TQ;
  wire TQ;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7475.1-7512.10" *)
module OSERDES2(OQ, SHIFTOUT1, SHIFTOUT2, SHIFTOUT3, SHIFTOUT4, TQ, CLK0, CLK1, CLKDIV, D1, D2, D3, D4, IOCE, OCE, RST, SHIFTIN1, SHIFTIN2, SHIFTIN3, SHIFTIN4, T1
, T2, T3, T4, TCE, TRAIN);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7490.11-7490.15" *)
  input CLK0;
  wire CLK0;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7492.11-7492.15" *)
  input CLK1;
  wire CLK1;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7494.11-7494.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7495.11-7495.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7496.11-7496.13" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7497.11-7497.13" *)
  input D3;
  wire D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7498.11-7498.13" *)
  input D4;
  wire D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7499.11-7499.15" *)
  input IOCE;
  wire IOCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7500.11-7500.14" *)
  input OCE;
  wire OCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7483.12-7483.14" *)
  output OQ;
  wire OQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7501.11-7501.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7502.11-7502.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7503.11-7503.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7504.11-7504.19" *)
  input SHIFTIN3;
  wire SHIFTIN3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7505.11-7505.19" *)
  input SHIFTIN4;
  wire SHIFTIN4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7484.12-7484.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7485.12-7485.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7486.12-7486.21" *)
  output SHIFTOUT3;
  wire SHIFTOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7487.12-7487.21" *)
  output SHIFTOUT4;
  wire SHIFTOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7506.11-7506.13" *)
  input T1;
  wire T1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7507.11-7507.13" *)
  input T2;
  wire T2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7508.11-7508.13" *)
  input T3;
  wire T3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7509.11-7509.13" *)
  input T4;
  wire T4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7510.11-7510.14" *)
  input TCE;
  wire TCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7488.12-7488.14" *)
  output TQ;
  wire TQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7511.11-7511.16" *)
  input TRAIN;
  wire TRAIN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6428.1-6471.10" *)
module OSERDESE1(OCBEXTEND, OFB, OQ, SHIFTOUT1, SHIFTOUT2, TFB, TQ, CLK, CLKDIV, CLKPERF, CLKPERFDELAY, D1, D2, D3, D4, D5, D6, OCE, ODV, RST, SHIFTIN1
, SHIFTIN2, T1, T2, T3, T4, TCE, WC);
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6449.11-6449.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6451.11-6451.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6452.11-6452.18" *)
  input CLKPERF;
  wire CLKPERF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6453.11-6453.23" *)
  input CLKPERFDELAY;
  wire CLKPERFDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6454.11-6454.13" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6455.11-6455.13" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6456.11-6456.13" *)
  input D3;
  wire D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6457.11-6457.13" *)
  input D4;
  wire D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6458.11-6458.13" *)
  input D5;
  wire D5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6459.11-6459.13" *)
  input D6;
  wire D6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6441.12-6441.21" *)
  output OCBEXTEND;
  wire OCBEXTEND;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6460.11-6460.14" *)
  input OCE;
  wire OCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6461.11-6461.14" *)
  input ODV;
  wire ODV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6442.12-6442.15" *)
  output OFB;
  wire OFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6443.12-6443.14" *)
  output OQ;
  wire OQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6462.11-6462.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6463.11-6463.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6464.11-6464.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6444.12-6444.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6445.12-6445.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6465.11-6465.13" *)
  input T1;
  wire T1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6466.11-6466.13" *)
  input T2;
  wire T2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6467.11-6467.13" *)
  input T3;
  wire T3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6468.11-6468.13" *)
  input T4;
  wire T4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6469.11-6469.14" *)
  input TCE;
  wire TCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6446.12-6446.15" *)
  output TFB;
  wire TFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6447.12-6447.14" *)
  output TQ;
  wire TQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6470.11-6470.13" *)
  input WC;
  wire WC;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6601.1-6670.10" *)
module OSERDESE2(OFB, OQ, SHIFTOUT1, SHIFTOUT2, TBYTEOUT, TFB, TQ, CLK, CLKDIV, D1, D2, D3, D4, D5, D6, D7, D8, OCE, RST, SHIFTIN1, SHIFTIN2
, T1, T2, T3, T4, TBYTEIN, TCE);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6636.11-6636.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKDIV_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6639.11-6639.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* invertible_pin = "IS_D1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6641.11-6641.13" *)
  input D1;
  wire D1;
  (* invertible_pin = "IS_D2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6643.11-6643.13" *)
  input D2;
  wire D2;
  (* invertible_pin = "IS_D3_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6645.11-6645.13" *)
  input D3;
  wire D3;
  (* invertible_pin = "IS_D4_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6647.11-6647.13" *)
  input D4;
  wire D4;
  (* invertible_pin = "IS_D5_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6649.11-6649.13" *)
  input D5;
  wire D5;
  (* invertible_pin = "IS_D6_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6651.11-6651.13" *)
  input D6;
  wire D6;
  (* invertible_pin = "IS_D7_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6653.11-6653.13" *)
  input D7;
  wire D7;
  (* invertible_pin = "IS_D8_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6655.11-6655.13" *)
  input D8;
  wire D8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6656.11-6656.14" *)
  input OCE;
  wire OCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6627.12-6627.15" *)
  output OFB;
  wire OFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6628.12-6628.14" *)
  output OQ;
  wire OQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6657.11-6657.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6658.11-6658.19" *)
  input SHIFTIN1;
  wire SHIFTIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6659.11-6659.19" *)
  input SHIFTIN2;
  wire SHIFTIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6629.12-6629.21" *)
  output SHIFTOUT1;
  wire SHIFTOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6630.12-6630.21" *)
  output SHIFTOUT2;
  wire SHIFTOUT2;
  (* invertible_pin = "IS_T1_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6661.11-6661.13" *)
  input T1;
  wire T1;
  (* invertible_pin = "IS_T2_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6663.11-6663.13" *)
  input T2;
  wire T2;
  (* invertible_pin = "IS_T3_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6665.11-6665.13" *)
  input T3;
  wire T3;
  (* invertible_pin = "IS_T4_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6667.11-6667.13" *)
  input T4;
  wire T4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6668.11-6668.18" *)
  input TBYTEIN;
  wire TBYTEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6631.12-6631.20" *)
  output TBYTEOUT;
  wire TBYTEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6669.11-6669.14" *)
  input TCE;
  wire TCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6632.12-6632.15" *)
  output TFB;
  wire TFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6633.12-6633.14" *)
  output TQ;
  wire TQ;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7040.1-7063.10" *)
module OSERDESE3(OQ, T_OUT, CLK, CLKDIV, D, RST, T);
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7055.11-7055.14" *)
  input CLK;
  wire CLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKDIV_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7058.11-7058.17" *)
  input CLKDIV;
  wire CLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7059.17-7059.18" *)
  input [7:0] D;
  wire [7:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7051.12-7051.14" *)
  output OQ;
  wire OQ;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7061.11-7061.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7062.11-7062.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7052.12-7052.17" *)
  output T_OUT;
  wire T_OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9442.1-9479.10" *)
module OUT_FIFO(ALMOSTEMPTY, ALMOSTFULL, EMPTY, FULL, Q0, Q1, Q2, Q3, Q4, Q7, Q8, Q9, Q5, Q6, RDCLK, RDEN, RESET, WRCLK, WREN, D0, D1
, D2, D3, D4, D5, D6, D7, D8, D9);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9448.12-9448.23" *)
  output ALMOSTEMPTY;
  wire ALMOSTEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9449.12-9449.22" *)
  output ALMOSTFULL;
  wire ALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9469.17-9469.19" *)
  input [7:0] D0;
  wire [7:0] D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9470.17-9470.19" *)
  input [7:0] D1;
  wire [7:0] D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9471.17-9471.19" *)
  input [7:0] D2;
  wire [7:0] D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9472.17-9472.19" *)
  input [7:0] D3;
  wire [7:0] D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9473.17-9473.19" *)
  input [7:0] D4;
  wire [7:0] D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9474.17-9474.19" *)
  input [7:0] D5;
  wire [7:0] D5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9475.17-9475.19" *)
  input [7:0] D6;
  wire [7:0] D6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9476.17-9476.19" *)
  input [7:0] D7;
  wire [7:0] D7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9477.17-9477.19" *)
  input [7:0] D8;
  wire [7:0] D8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9478.17-9478.19" *)
  input [7:0] D9;
  wire [7:0] D9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9450.12-9450.17" *)
  output EMPTY;
  wire EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9451.12-9451.16" *)
  output FULL;
  wire FULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9452.18-9452.20" *)
  output [3:0] Q0;
  wire [3:0] Q0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9453.18-9453.20" *)
  output [3:0] Q1;
  wire [3:0] Q1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9454.18-9454.20" *)
  output [3:0] Q2;
  wire [3:0] Q2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9455.18-9455.20" *)
  output [3:0] Q3;
  wire [3:0] Q3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9456.18-9456.20" *)
  output [3:0] Q4;
  wire [3:0] Q4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9460.18-9460.20" *)
  output [7:0] Q5;
  wire [7:0] Q5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9461.18-9461.20" *)
  output [7:0] Q6;
  wire [7:0] Q6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9457.18-9457.20" *)
  output [3:0] Q7;
  wire [3:0] Q7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9458.18-9458.20" *)
  output [3:0] Q8;
  wire [3:0] Q8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9459.18-9459.20" *)
  output [3:0] Q9;
  wire [3:0] Q9;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9463.11-9463.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9464.11-9464.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9465.11-9465.16" *)
  input RESET;
  wire RESET;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9467.11-9467.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9468.11-9468.15" *)
  input WREN;
  wire WREN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24002.1-25229.10" *)
module PCIE40E4(AXIUSEROUT, CFGBUSNUMBER, CFGCURRENTSPEED, CFGERRCOROUT, CFGERRFATALOUT, CFGERRNONFATALOUT, CFGEXTFUNCTIONNUMBER, CFGEXTREADRECEIVED, CFGEXTREGISTERNUMBER, CFGEXTWRITEBYTEENABLE, CFGEXTWRITEDATA, CFGEXTWRITERECEIVED, CFGFCCPLD, CFGFCCPLH, CFGFCNPD, CFGFCNPH, CFGFCPD, CFGFCPH, CFGFLRINPROCESS, CFGFUNCTIONPOWERSTATE, CFGFUNCTIONSTATUS
, CFGHOTRESETOUT, CFGINTERRUPTMSIDATA, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIFAIL, CFGINTERRUPTMSIMASKUPDATE, CFGINTERRUPTMSIMMENABLE, CFGINTERRUPTMSISENT, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXMASK, CFGINTERRUPTMSIXVECPENDINGSTATUS, CFGINTERRUPTSENT, CFGLINKPOWERSTATE, CFGLOCALERROROUT, CFGLOCALERRORVALID, CFGLTRENABLE, CFGLTSSMSTATE, CFGMAXPAYLOAD, CFGMAXREADREQ, CFGMGMTREADDATA, CFGMGMTREADWRITEDONE, CFGMSGRECEIVED
, CFGMSGRECEIVEDDATA, CFGMSGRECEIVEDTYPE, CFGMSGTRANSMITDONE, CFGMSIXRAMADDRESS, CFGMSIXRAMREADENABLE, CFGMSIXRAMWRITEBYTEENABLE, CFGMSIXRAMWRITEDATA, CFGNEGOTIATEDWIDTH, CFGOBFFENABLE, CFGPHYLINKDOWN, CFGPHYLINKSTATUS, CFGPLSTATUSCHANGE, CFGPOWERSTATECHANGEINTERRUPT, CFGRCBSTATUS, CFGRXPMSTATE, CFGTPHRAMADDRESS, CFGTPHRAMREADENABLE, CFGTPHRAMWRITEBYTEENABLE, CFGTPHRAMWRITEDATA, CFGTPHREQUESTERENABLE, CFGTPHSTMODE
, CFGTXPMSTATE, CONFMCAPDESIGNSWITCH, CONFMCAPEOS, CONFMCAPINUSEBYPCIE, CONFREQREADY, CONFRESPRDATA, CONFRESPVALID, DBGCTRL0OUT, DBGCTRL1OUT, DBGDATA0OUT, DBGDATA1OUT, DRPDO, DRPRDY, MAXISCQTDATA, MAXISCQTKEEP, MAXISCQTLAST, MAXISCQTUSER, MAXISCQTVALID, MAXISRCTDATA, MAXISRCTKEEP, MAXISRCTLAST
, MAXISRCTUSER, MAXISRCTVALID, MIREPLAYRAMADDRESS0, MIREPLAYRAMADDRESS1, MIREPLAYRAMREADENABLE0, MIREPLAYRAMREADENABLE1, MIREPLAYRAMWRITEDATA0, MIREPLAYRAMWRITEDATA1, MIREPLAYRAMWRITEENABLE0, MIREPLAYRAMWRITEENABLE1, MIRXCOMPLETIONRAMREADADDRESS0, MIRXCOMPLETIONRAMREADADDRESS1, MIRXCOMPLETIONRAMREADENABLE0, MIRXCOMPLETIONRAMREADENABLE1, MIRXCOMPLETIONRAMWRITEADDRESS0, MIRXCOMPLETIONRAMWRITEADDRESS1, MIRXCOMPLETIONRAMWRITEDATA0, MIRXCOMPLETIONRAMWRITEDATA1, MIRXCOMPLETIONRAMWRITEENABLE0, MIRXCOMPLETIONRAMWRITEENABLE1, MIRXPOSTEDREQUESTRAMREADADDRESS0
, MIRXPOSTEDREQUESTRAMREADADDRESS1, MIRXPOSTEDREQUESTRAMREADENABLE0, MIRXPOSTEDREQUESTRAMREADENABLE1, MIRXPOSTEDREQUESTRAMWRITEADDRESS0, MIRXPOSTEDREQUESTRAMWRITEADDRESS1, MIRXPOSTEDREQUESTRAMWRITEDATA0, MIRXPOSTEDREQUESTRAMWRITEDATA1, MIRXPOSTEDREQUESTRAMWRITEENABLE0, MIRXPOSTEDREQUESTRAMWRITEENABLE1, PCIECQNPREQCOUNT, PCIEPERST0B, PCIEPERST1B, PCIERQSEQNUM0, PCIERQSEQNUM1, PCIERQSEQNUMVLD0, PCIERQSEQNUMVLD1, PCIERQTAG0, PCIERQTAG1, PCIERQTAGAV, PCIERQTAGVLD0, PCIERQTAGVLD1
, PCIETFCNPDAV, PCIETFCNPHAV, PIPERX00EQCONTROL, PIPERX00POLARITY, PIPERX01EQCONTROL, PIPERX01POLARITY, PIPERX02EQCONTROL, PIPERX02POLARITY, PIPERX03EQCONTROL, PIPERX03POLARITY, PIPERX04EQCONTROL, PIPERX04POLARITY, PIPERX05EQCONTROL, PIPERX05POLARITY, PIPERX06EQCONTROL, PIPERX06POLARITY, PIPERX07EQCONTROL, PIPERX07POLARITY, PIPERX08EQCONTROL, PIPERX08POLARITY, PIPERX09EQCONTROL
, PIPERX09POLARITY, PIPERX10EQCONTROL, PIPERX10POLARITY, PIPERX11EQCONTROL, PIPERX11POLARITY, PIPERX12EQCONTROL, PIPERX12POLARITY, PIPERX13EQCONTROL, PIPERX13POLARITY, PIPERX14EQCONTROL, PIPERX14POLARITY, PIPERX15EQCONTROL, PIPERX15POLARITY, PIPERXEQLPLFFS, PIPERXEQLPTXPRESET, PIPETX00CHARISK, PIPETX00COMPLIANCE, PIPETX00DATA, PIPETX00DATAVALID, PIPETX00ELECIDLE, PIPETX00EQCONTROL
, PIPETX00EQDEEMPH, PIPETX00POWERDOWN, PIPETX00STARTBLOCK, PIPETX00SYNCHEADER, PIPETX01CHARISK, PIPETX01COMPLIANCE, PIPETX01DATA, PIPETX01DATAVALID, PIPETX01ELECIDLE, PIPETX01EQCONTROL, PIPETX01EQDEEMPH, PIPETX01POWERDOWN, PIPETX01STARTBLOCK, PIPETX01SYNCHEADER, PIPETX02CHARISK, PIPETX02COMPLIANCE, PIPETX02DATA, PIPETX02DATAVALID, PIPETX02ELECIDLE, PIPETX02EQCONTROL, PIPETX02EQDEEMPH
, PIPETX02POWERDOWN, PIPETX02STARTBLOCK, PIPETX02SYNCHEADER, PIPETX03CHARISK, PIPETX03COMPLIANCE, PIPETX03DATA, PIPETX03DATAVALID, PIPETX03ELECIDLE, PIPETX03EQCONTROL, PIPETX03EQDEEMPH, PIPETX03POWERDOWN, PIPETX03STARTBLOCK, PIPETX03SYNCHEADER, PIPETX04CHARISK, PIPETX04COMPLIANCE, PIPETX04DATA, PIPETX04DATAVALID, PIPETX04ELECIDLE, PIPETX04EQCONTROL, PIPETX04EQDEEMPH, PIPETX04POWERDOWN
, PIPETX04STARTBLOCK, PIPETX04SYNCHEADER, PIPETX05CHARISK, PIPETX05COMPLIANCE, PIPETX05DATA, PIPETX05DATAVALID, PIPETX05ELECIDLE, PIPETX05EQCONTROL, PIPETX05EQDEEMPH, PIPETX05POWERDOWN, PIPETX05STARTBLOCK, PIPETX05SYNCHEADER, PIPETX06CHARISK, PIPETX06COMPLIANCE, PIPETX06DATA, PIPETX06DATAVALID, PIPETX06ELECIDLE, PIPETX06EQCONTROL, PIPETX06EQDEEMPH, PIPETX06POWERDOWN, PIPETX06STARTBLOCK
, PIPETX06SYNCHEADER, PIPETX07CHARISK, PIPETX07COMPLIANCE, PIPETX07DATA, PIPETX07DATAVALID, PIPETX07ELECIDLE, PIPETX07EQCONTROL, PIPETX07EQDEEMPH, PIPETX07POWERDOWN, PIPETX07STARTBLOCK, PIPETX07SYNCHEADER, PIPETX08CHARISK, PIPETX08COMPLIANCE, PIPETX08DATA, PIPETX08DATAVALID, PIPETX08ELECIDLE, PIPETX08EQCONTROL, PIPETX08EQDEEMPH, PIPETX08POWERDOWN, PIPETX08STARTBLOCK, PIPETX08SYNCHEADER
, PIPETX09CHARISK, PIPETX09COMPLIANCE, PIPETX09DATA, PIPETX09DATAVALID, PIPETX09ELECIDLE, PIPETX09EQCONTROL, PIPETX09EQDEEMPH, PIPETX09POWERDOWN, PIPETX09STARTBLOCK, PIPETX09SYNCHEADER, PIPETX10CHARISK, PIPETX10COMPLIANCE, PIPETX10DATA, PIPETX10DATAVALID, PIPETX10ELECIDLE, PIPETX10EQCONTROL, PIPETX10EQDEEMPH, PIPETX10POWERDOWN, PIPETX10STARTBLOCK, PIPETX10SYNCHEADER, PIPETX11CHARISK
, PIPETX11COMPLIANCE, PIPETX11DATA, PIPETX11DATAVALID, PIPETX11ELECIDLE, PIPETX11EQCONTROL, PIPETX11EQDEEMPH, PIPETX11POWERDOWN, PIPETX11STARTBLOCK, PIPETX11SYNCHEADER, PIPETX12CHARISK, PIPETX12COMPLIANCE, PIPETX12DATA, PIPETX12DATAVALID, PIPETX12ELECIDLE, PIPETX12EQCONTROL, PIPETX12EQDEEMPH, PIPETX12POWERDOWN, PIPETX12STARTBLOCK, PIPETX12SYNCHEADER, PIPETX13CHARISK, PIPETX13COMPLIANCE
, PIPETX13DATA, PIPETX13DATAVALID, PIPETX13ELECIDLE, PIPETX13EQCONTROL, PIPETX13EQDEEMPH, PIPETX13POWERDOWN, PIPETX13STARTBLOCK, PIPETX13SYNCHEADER, PIPETX14CHARISK, PIPETX14COMPLIANCE, PIPETX14DATA, PIPETX14DATAVALID, PIPETX14ELECIDLE, PIPETX14EQCONTROL, PIPETX14EQDEEMPH, PIPETX14POWERDOWN, PIPETX14STARTBLOCK, PIPETX14SYNCHEADER, PIPETX15CHARISK, PIPETX15COMPLIANCE, PIPETX15DATA
, PIPETX15DATAVALID, PIPETX15ELECIDLE, PIPETX15EQCONTROL, PIPETX15EQDEEMPH, PIPETX15POWERDOWN, PIPETX15STARTBLOCK, PIPETX15SYNCHEADER, PIPETXDEEMPH, PIPETXMARGIN, PIPETXRATE, PIPETXRCVRDET, PIPETXRESET, PIPETXSWING, PLEQINPROGRESS, PLEQPHASE, PLGEN34EQMISMATCH, SAXISCCTREADY, SAXISRQTREADY, USERSPAREOUT, AXIUSERIN, CFGCONFIGSPACEENABLE
, CFGDEVIDPF0, CFGDEVIDPF1, CFGDEVIDPF2, CFGDEVIDPF3, CFGDSBUSNUMBER, CFGDSDEVICENUMBER, CFGDSFUNCTIONNUMBER, CFGDSN, CFGDSPORTNUMBER, CFGERRCORIN, CFGERRUNCORIN, CFGEXTREADDATA, CFGEXTREADDATAVALID, CFGFCSEL, CFGFLRDONE, CFGHOTRESETIN, CFGINTERRUPTINT, CFGINTERRUPTMSIATTR, CFGINTERRUPTMSIFUNCTIONNUMBER, CFGINTERRUPTMSIINT, CFGINTERRUPTMSIPENDINGSTATUS
, CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE, CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM, CFGINTERRUPTMSISELECT, CFGINTERRUPTMSITPHPRESENT, CFGINTERRUPTMSITPHSTTAG, CFGINTERRUPTMSITPHTYPE, CFGINTERRUPTMSIXADDRESS, CFGINTERRUPTMSIXDATA, CFGINTERRUPTMSIXINT, CFGINTERRUPTMSIXVECPENDING, CFGINTERRUPTPENDING, CFGLINKTRAININGENABLE, CFGMGMTADDR, CFGMGMTBYTEENABLE, CFGMGMTDEBUGACCESS, CFGMGMTFUNCTIONNUMBER, CFGMGMTREAD, CFGMGMTWRITE, CFGMGMTWRITEDATA, CFGMSGTRANSMIT, CFGMSGTRANSMITDATA
, CFGMSGTRANSMITTYPE, CFGMSIXRAMREADDATA, CFGPMASPML1ENTRYREJECT, CFGPMASPMTXL0SENTRYDISABLE, CFGPOWERSTATECHANGEACK, CFGREQPMTRANSITIONL23READY, CFGREVIDPF0, CFGREVIDPF1, CFGREVIDPF2, CFGREVIDPF3, CFGSUBSYSIDPF0, CFGSUBSYSIDPF1, CFGSUBSYSIDPF2, CFGSUBSYSIDPF3, CFGSUBSYSVENDID, CFGTPHRAMREADDATA, CFGVENDID, CFGVFFLRDONE, CFGVFFLRFUNCNUM, CONFMCAPREQUESTBYCONF, CONFREQDATA
, CONFREQREGNUM, CONFREQTYPE, CONFREQVALID, CORECLK, CORECLKMIREPLAYRAM0, CORECLKMIREPLAYRAM1, CORECLKMIRXCOMPLETIONRAM0, CORECLKMIRXCOMPLETIONRAM1, CORECLKMIRXPOSTEDREQUESTRAM0, CORECLKMIRXPOSTEDREQUESTRAM1, DBGSEL0, DBGSEL1, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, MAXISCQTREADY, MAXISRCTREADY, MCAPCLK, MCAPPERST0B
, MCAPPERST1B, MGMTRESETN, MGMTSTICKYRESETN, MIREPLAYRAMERRCOR, MIREPLAYRAMERRUNCOR, MIREPLAYRAMREADDATA0, MIREPLAYRAMREADDATA1, MIRXCOMPLETIONRAMERRCOR, MIRXCOMPLETIONRAMERRUNCOR, MIRXCOMPLETIONRAMREADDATA0, MIRXCOMPLETIONRAMREADDATA1, MIRXPOSTEDREQUESTRAMERRCOR, MIRXPOSTEDREQUESTRAMERRUNCOR, MIRXPOSTEDREQUESTRAMREADDATA0, MIRXPOSTEDREQUESTRAMREADDATA1, PCIECOMPLDELIVERED, PCIECOMPLDELIVEREDTAG0, PCIECOMPLDELIVEREDTAG1, PCIECQNPREQ, PCIECQNPUSERCREDITRCVD, PCIECQPIPELINEEMPTY
, PCIEPOSTEDREQDELIVERED, PIPECLK, PIPECLKEN, PIPEEQFS, PIPEEQLF, PIPERESETN, PIPERX00CHARISK, PIPERX00DATA, PIPERX00DATAVALID, PIPERX00ELECIDLE, PIPERX00EQDONE, PIPERX00EQLPADAPTDONE, PIPERX00EQLPLFFSSEL, PIPERX00EQLPNEWTXCOEFFORPRESET, PIPERX00PHYSTATUS, PIPERX00STARTBLOCK, PIPERX00STATUS, PIPERX00SYNCHEADER, PIPERX00VALID, PIPERX01CHARISK, PIPERX01DATA
, PIPERX01DATAVALID, PIPERX01ELECIDLE, PIPERX01EQDONE, PIPERX01EQLPADAPTDONE, PIPERX01EQLPLFFSSEL, PIPERX01EQLPNEWTXCOEFFORPRESET, PIPERX01PHYSTATUS, PIPERX01STARTBLOCK, PIPERX01STATUS, PIPERX01SYNCHEADER, PIPERX01VALID, PIPERX02CHARISK, PIPERX02DATA, PIPERX02DATAVALID, PIPERX02ELECIDLE, PIPERX02EQDONE, PIPERX02EQLPADAPTDONE, PIPERX02EQLPLFFSSEL, PIPERX02EQLPNEWTXCOEFFORPRESET, PIPERX02PHYSTATUS, PIPERX02STARTBLOCK
, PIPERX02STATUS, PIPERX02SYNCHEADER, PIPERX02VALID, PIPERX03CHARISK, PIPERX03DATA, PIPERX03DATAVALID, PIPERX03ELECIDLE, PIPERX03EQDONE, PIPERX03EQLPADAPTDONE, PIPERX03EQLPLFFSSEL, PIPERX03EQLPNEWTXCOEFFORPRESET, PIPERX03PHYSTATUS, PIPERX03STARTBLOCK, PIPERX03STATUS, PIPERX03SYNCHEADER, PIPERX03VALID, PIPERX04CHARISK, PIPERX04DATA, PIPERX04DATAVALID, PIPERX04ELECIDLE, PIPERX04EQDONE
, PIPERX04EQLPADAPTDONE, PIPERX04EQLPLFFSSEL, PIPERX04EQLPNEWTXCOEFFORPRESET, PIPERX04PHYSTATUS, PIPERX04STARTBLOCK, PIPERX04STATUS, PIPERX04SYNCHEADER, PIPERX04VALID, PIPERX05CHARISK, PIPERX05DATA, PIPERX05DATAVALID, PIPERX05ELECIDLE, PIPERX05EQDONE, PIPERX05EQLPADAPTDONE, PIPERX05EQLPLFFSSEL, PIPERX05EQLPNEWTXCOEFFORPRESET, PIPERX05PHYSTATUS, PIPERX05STARTBLOCK, PIPERX05STATUS, PIPERX05SYNCHEADER, PIPERX05VALID
, PIPERX06CHARISK, PIPERX06DATA, PIPERX06DATAVALID, PIPERX06ELECIDLE, PIPERX06EQDONE, PIPERX06EQLPADAPTDONE, PIPERX06EQLPLFFSSEL, PIPERX06EQLPNEWTXCOEFFORPRESET, PIPERX06PHYSTATUS, PIPERX06STARTBLOCK, PIPERX06STATUS, PIPERX06SYNCHEADER, PIPERX06VALID, PIPERX07CHARISK, PIPERX07DATA, PIPERX07DATAVALID, PIPERX07ELECIDLE, PIPERX07EQDONE, PIPERX07EQLPADAPTDONE, PIPERX07EQLPLFFSSEL, PIPERX07EQLPNEWTXCOEFFORPRESET
, PIPERX07PHYSTATUS, PIPERX07STARTBLOCK, PIPERX07STATUS, PIPERX07SYNCHEADER, PIPERX07VALID, PIPERX08CHARISK, PIPERX08DATA, PIPERX08DATAVALID, PIPERX08ELECIDLE, PIPERX08EQDONE, PIPERX08EQLPADAPTDONE, PIPERX08EQLPLFFSSEL, PIPERX08EQLPNEWTXCOEFFORPRESET, PIPERX08PHYSTATUS, PIPERX08STARTBLOCK, PIPERX08STATUS, PIPERX08SYNCHEADER, PIPERX08VALID, PIPERX09CHARISK, PIPERX09DATA, PIPERX09DATAVALID
, PIPERX09ELECIDLE, PIPERX09EQDONE, PIPERX09EQLPADAPTDONE, PIPERX09EQLPLFFSSEL, PIPERX09EQLPNEWTXCOEFFORPRESET, PIPERX09PHYSTATUS, PIPERX09STARTBLOCK, PIPERX09STATUS, PIPERX09SYNCHEADER, PIPERX09VALID, PIPERX10CHARISK, PIPERX10DATA, PIPERX10DATAVALID, PIPERX10ELECIDLE, PIPERX10EQDONE, PIPERX10EQLPADAPTDONE, PIPERX10EQLPLFFSSEL, PIPERX10EQLPNEWTXCOEFFORPRESET, PIPERX10PHYSTATUS, PIPERX10STARTBLOCK, PIPERX10STATUS
, PIPERX10SYNCHEADER, PIPERX10VALID, PIPERX11CHARISK, PIPERX11DATA, PIPERX11DATAVALID, PIPERX11ELECIDLE, PIPERX11EQDONE, PIPERX11EQLPADAPTDONE, PIPERX11EQLPLFFSSEL, PIPERX11EQLPNEWTXCOEFFORPRESET, PIPERX11PHYSTATUS, PIPERX11STARTBLOCK, PIPERX11STATUS, PIPERX11SYNCHEADER, PIPERX11VALID, PIPERX12CHARISK, PIPERX12DATA, PIPERX12DATAVALID, PIPERX12ELECIDLE, PIPERX12EQDONE, PIPERX12EQLPADAPTDONE
, PIPERX12EQLPLFFSSEL, PIPERX12EQLPNEWTXCOEFFORPRESET, PIPERX12PHYSTATUS, PIPERX12STARTBLOCK, PIPERX12STATUS, PIPERX12SYNCHEADER, PIPERX12VALID, PIPERX13CHARISK, PIPERX13DATA, PIPERX13DATAVALID, PIPERX13ELECIDLE, PIPERX13EQDONE, PIPERX13EQLPADAPTDONE, PIPERX13EQLPLFFSSEL, PIPERX13EQLPNEWTXCOEFFORPRESET, PIPERX13PHYSTATUS, PIPERX13STARTBLOCK, PIPERX13STATUS, PIPERX13SYNCHEADER, PIPERX13VALID, PIPERX14CHARISK
, PIPERX14DATA, PIPERX14DATAVALID, PIPERX14ELECIDLE, PIPERX14EQDONE, PIPERX14EQLPADAPTDONE, PIPERX14EQLPLFFSSEL, PIPERX14EQLPNEWTXCOEFFORPRESET, PIPERX14PHYSTATUS, PIPERX14STARTBLOCK, PIPERX14STATUS, PIPERX14SYNCHEADER, PIPERX14VALID, PIPERX15CHARISK, PIPERX15DATA, PIPERX15DATAVALID, PIPERX15ELECIDLE, PIPERX15EQDONE, PIPERX15EQLPADAPTDONE, PIPERX15EQLPLFFSSEL, PIPERX15EQLPNEWTXCOEFFORPRESET, PIPERX15PHYSTATUS
, PIPERX15STARTBLOCK, PIPERX15STATUS, PIPERX15SYNCHEADER, PIPERX15VALID, PIPETX00EQCOEFF, PIPETX00EQDONE, PIPETX01EQCOEFF, PIPETX01EQDONE, PIPETX02EQCOEFF, PIPETX02EQDONE, PIPETX03EQCOEFF, PIPETX03EQDONE, PIPETX04EQCOEFF, PIPETX04EQDONE, PIPETX05EQCOEFF, PIPETX05EQDONE, PIPETX06EQCOEFF, PIPETX06EQDONE, PIPETX07EQCOEFF, PIPETX07EQDONE, PIPETX08EQCOEFF
, PIPETX08EQDONE, PIPETX09EQCOEFF, PIPETX09EQDONE, PIPETX10EQCOEFF, PIPETX10EQDONE, PIPETX11EQCOEFF, PIPETX11EQDONE, PIPETX12EQCOEFF, PIPETX12EQDONE, PIPETX13EQCOEFF, PIPETX13EQDONE, PIPETX14EQCOEFF, PIPETX14EQDONE, PIPETX15EQCOEFF, PIPETX15EQDONE, PLEQRESETEIEOSCOUNT, PLGEN2UPSTREAMPREFERDEEMPH, PLGEN34REDOEQSPEED, PLGEN34REDOEQUALIZATION, RESETN, SAXISCCTDATA
, SAXISCCTKEEP, SAXISCCTLAST, SAXISCCTUSER, SAXISCCTVALID, SAXISRQTDATA, SAXISRQTKEEP, SAXISRQTLAST, SAXISRQTUSER, SAXISRQTVALID, USERCLK, USERCLK2, USERCLKEN, USERSPAREIN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24857.17-24857.26" *)
  input [7:0] AXIUSERIN;
  wire [7:0] AXIUSERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24523.18-24523.28" *)
  output [7:0] AXIUSEROUT;
  wire [7:0] AXIUSEROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24524.18-24524.30" *)
  output [7:0] CFGBUSNUMBER;
  wire [7:0] CFGBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24858.11-24858.31" *)
  input CFGCONFIGSPACEENABLE;
  wire CFGCONFIGSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24525.18-24525.33" *)
  output [1:0] CFGCURRENTSPEED;
  wire [1:0] CFGCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24859.18-24859.29" *)
  input [15:0] CFGDEVIDPF0;
  wire [15:0] CFGDEVIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24860.18-24860.29" *)
  input [15:0] CFGDEVIDPF1;
  wire [15:0] CFGDEVIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24861.18-24861.29" *)
  input [15:0] CFGDEVIDPF2;
  wire [15:0] CFGDEVIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24862.18-24862.29" *)
  input [15:0] CFGDEVIDPF3;
  wire [15:0] CFGDEVIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24863.17-24863.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24864.17-24864.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24865.17-24865.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24866.18-24866.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24867.17-24867.32" *)
  input [7:0] CFGDSPORTNUMBER;
  wire [7:0] CFGDSPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24868.11-24868.22" *)
  input CFGERRCORIN;
  wire CFGERRCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24526.12-24526.24" *)
  output CFGERRCOROUT;
  wire CFGERRCOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24527.12-24527.26" *)
  output CFGERRFATALOUT;
  wire CFGERRFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24528.12-24528.29" *)
  output CFGERRNONFATALOUT;
  wire CFGERRNONFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24869.11-24869.24" *)
  input CFGERRUNCORIN;
  wire CFGERRUNCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24529.18-24529.38" *)
  output [7:0] CFGEXTFUNCTIONNUMBER;
  wire [7:0] CFGEXTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24870.18-24870.32" *)
  input [31:0] CFGEXTREADDATA;
  wire [31:0] CFGEXTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24871.11-24871.30" *)
  input CFGEXTREADDATAVALID;
  wire CFGEXTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24530.12-24530.30" *)
  output CFGEXTREADRECEIVED;
  wire CFGEXTREADRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24531.18-24531.38" *)
  output [9:0] CFGEXTREGISTERNUMBER;
  wire [9:0] CFGEXTREGISTERNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24532.18-24532.39" *)
  output [3:0] CFGEXTWRITEBYTEENABLE;
  wire [3:0] CFGEXTWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24533.19-24533.34" *)
  output [31:0] CFGEXTWRITEDATA;
  wire [31:0] CFGEXTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24534.12-24534.31" *)
  output CFGEXTWRITERECEIVED;
  wire CFGEXTWRITERECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24535.19-24535.28" *)
  output [11:0] CFGFCCPLD;
  wire [11:0] CFGFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24536.18-24536.27" *)
  output [7:0] CFGFCCPLH;
  wire [7:0] CFGFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24537.19-24537.27" *)
  output [11:0] CFGFCNPD;
  wire [11:0] CFGFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24538.18-24538.26" *)
  output [7:0] CFGFCNPH;
  wire [7:0] CFGFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24539.19-24539.26" *)
  output [11:0] CFGFCPD;
  wire [11:0] CFGFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24540.18-24540.25" *)
  output [7:0] CFGFCPH;
  wire [7:0] CFGFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24872.17-24872.25" *)
  input [2:0] CFGFCSEL;
  wire [2:0] CFGFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24873.17-24873.27" *)
  input [3:0] CFGFLRDONE;
  wire [3:0] CFGFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24541.18-24541.33" *)
  output [3:0] CFGFLRINPROCESS;
  wire [3:0] CFGFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24542.19-24542.40" *)
  output [11:0] CFGFUNCTIONPOWERSTATE;
  wire [11:0] CFGFUNCTIONPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24543.19-24543.36" *)
  output [15:0] CFGFUNCTIONSTATUS;
  wire [15:0] CFGFUNCTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24874.11-24874.24" *)
  input CFGHOTRESETIN;
  wire CFGHOTRESETIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24544.12-24544.26" *)
  output CFGHOTRESETOUT;
  wire CFGHOTRESETOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24875.17-24875.32" *)
  input [3:0] CFGINTERRUPTINT;
  wire [3:0] CFGINTERRUPTINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24876.17-24876.36" *)
  input [2:0] CFGINTERRUPTMSIATTR;
  wire [2:0] CFGINTERRUPTMSIATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24545.19-24545.38" *)
  output [31:0] CFGINTERRUPTMSIDATA;
  wire [31:0] CFGINTERRUPTMSIDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24546.18-24546.39" *)
  output [3:0] CFGINTERRUPTMSIENABLE;
  wire [3:0] CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24547.12-24547.31" *)
  output CFGINTERRUPTMSIFAIL;
  wire CFGINTERRUPTMSIFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24877.17-24877.46" *)
  input [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  wire [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24878.18-24878.36" *)
  input [31:0] CFGINTERRUPTMSIINT;
  wire [31:0] CFGINTERRUPTMSIINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24548.12-24548.37" *)
  output CFGINTERRUPTMSIMASKUPDATE;
  wire CFGINTERRUPTMSIMASKUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24549.19-24549.42" *)
  output [11:0] CFGINTERRUPTMSIMMENABLE;
  wire [11:0] CFGINTERRUPTMSIMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24879.18-24879.46" *)
  input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  wire [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24880.11-24880.49" *)
  input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  wire CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24881.17-24881.56" *)
  input [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  wire [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24882.17-24882.38" *)
  input [1:0] CFGINTERRUPTMSISELECT;
  wire [1:0] CFGINTERRUPTMSISELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24550.12-24550.31" *)
  output CFGINTERRUPTMSISENT;
  wire CFGINTERRUPTMSISENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24883.11-24883.36" *)
  input CFGINTERRUPTMSITPHPRESENT;
  wire CFGINTERRUPTMSITPHPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24884.17-24884.40" *)
  input [7:0] CFGINTERRUPTMSITPHSTTAG;
  wire [7:0] CFGINTERRUPTMSITPHSTTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24885.17-24885.39" *)
  input [1:0] CFGINTERRUPTMSITPHTYPE;
  wire [1:0] CFGINTERRUPTMSITPHTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24886.18-24886.41" *)
  input [63:0] CFGINTERRUPTMSIXADDRESS;
  wire [63:0] CFGINTERRUPTMSIXADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24887.18-24887.38" *)
  input [31:0] CFGINTERRUPTMSIXDATA;
  wire [31:0] CFGINTERRUPTMSIXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24551.18-24551.40" *)
  output [3:0] CFGINTERRUPTMSIXENABLE;
  wire [3:0] CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24888.11-24888.30" *)
  input CFGINTERRUPTMSIXINT;
  wire CFGINTERRUPTMSIXINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24552.18-24552.38" *)
  output [3:0] CFGINTERRUPTMSIXMASK;
  wire [3:0] CFGINTERRUPTMSIXMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24889.17-24889.43" *)
  input [1:0] CFGINTERRUPTMSIXVECPENDING;
  wire [1:0] CFGINTERRUPTMSIXVECPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24553.12-24553.44" *)
  output CFGINTERRUPTMSIXVECPENDINGSTATUS;
  wire CFGINTERRUPTMSIXVECPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24890.17-24890.36" *)
  input [3:0] CFGINTERRUPTPENDING;
  wire [3:0] CFGINTERRUPTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24554.12-24554.28" *)
  output CFGINTERRUPTSENT;
  wire CFGINTERRUPTSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24555.18-24555.35" *)
  output [1:0] CFGLINKPOWERSTATE;
  wire [1:0] CFGLINKPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24891.11-24891.32" *)
  input CFGLINKTRAININGENABLE;
  wire CFGLINKTRAININGENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24556.18-24556.34" *)
  output [4:0] CFGLOCALERROROUT;
  wire [4:0] CFGLOCALERROROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24557.12-24557.30" *)
  output CFGLOCALERRORVALID;
  wire CFGLOCALERRORVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24558.12-24558.24" *)
  output CFGLTRENABLE;
  wire CFGLTRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24559.18-24559.31" *)
  output [5:0] CFGLTSSMSTATE;
  wire [5:0] CFGLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24560.18-24560.31" *)
  output [1:0] CFGMAXPAYLOAD;
  wire [1:0] CFGMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24561.18-24561.31" *)
  output [2:0] CFGMAXREADREQ;
  wire [2:0] CFGMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24892.17-24892.28" *)
  input [9:0] CFGMGMTADDR;
  wire [9:0] CFGMGMTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24893.17-24893.34" *)
  input [3:0] CFGMGMTBYTEENABLE;
  wire [3:0] CFGMGMTBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24894.11-24894.29" *)
  input CFGMGMTDEBUGACCESS;
  wire CFGMGMTDEBUGACCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24895.17-24895.38" *)
  input [7:0] CFGMGMTFUNCTIONNUMBER;
  wire [7:0] CFGMGMTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24896.11-24896.22" *)
  input CFGMGMTREAD;
  wire CFGMGMTREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24562.19-24562.34" *)
  output [31:0] CFGMGMTREADDATA;
  wire [31:0] CFGMGMTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24563.12-24563.32" *)
  output CFGMGMTREADWRITEDONE;
  wire CFGMGMTREADWRITEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24897.11-24897.23" *)
  input CFGMGMTWRITE;
  wire CFGMGMTWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24898.18-24898.34" *)
  input [31:0] CFGMGMTWRITEDATA;
  wire [31:0] CFGMGMTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24564.12-24564.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24565.18-24565.36" *)
  output [7:0] CFGMSGRECEIVEDDATA;
  wire [7:0] CFGMSGRECEIVEDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24566.18-24566.36" *)
  output [4:0] CFGMSGRECEIVEDTYPE;
  wire [4:0] CFGMSGRECEIVEDTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24899.11-24899.25" *)
  input CFGMSGTRANSMIT;
  wire CFGMSGTRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24900.18-24900.36" *)
  input [31:0] CFGMSGTRANSMITDATA;
  wire [31:0] CFGMSGTRANSMITDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24567.12-24567.30" *)
  output CFGMSGTRANSMITDONE;
  wire CFGMSGTRANSMITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24901.17-24901.35" *)
  input [2:0] CFGMSGTRANSMITTYPE;
  wire [2:0] CFGMSGTRANSMITTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24568.19-24568.36" *)
  output [12:0] CFGMSIXRAMADDRESS;
  wire [12:0] CFGMSIXRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24902.18-24902.36" *)
  input [35:0] CFGMSIXRAMREADDATA;
  wire [35:0] CFGMSIXRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24569.12-24569.32" *)
  output CFGMSIXRAMREADENABLE;
  wire CFGMSIXRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24570.18-24570.43" *)
  output [3:0] CFGMSIXRAMWRITEBYTEENABLE;
  wire [3:0] CFGMSIXRAMWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24571.19-24571.38" *)
  output [35:0] CFGMSIXRAMWRITEDATA;
  wire [35:0] CFGMSIXRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24572.18-24572.36" *)
  output [2:0] CFGNEGOTIATEDWIDTH;
  wire [2:0] CFGNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24573.18-24573.31" *)
  output [1:0] CFGOBFFENABLE;
  wire [1:0] CFGOBFFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24574.12-24574.26" *)
  output CFGPHYLINKDOWN;
  wire CFGPHYLINKDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24575.18-24575.34" *)
  output [1:0] CFGPHYLINKSTATUS;
  wire [1:0] CFGPHYLINKSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24576.12-24576.29" *)
  output CFGPLSTATUSCHANGE;
  wire CFGPLSTATUSCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24903.11-24903.33" *)
  input CFGPMASPML1ENTRYREJECT;
  wire CFGPMASPML1ENTRYREJECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24904.11-24904.37" *)
  input CFGPMASPMTXL0SENTRYDISABLE;
  wire CFGPMASPMTXL0SENTRYDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24905.11-24905.33" *)
  input CFGPOWERSTATECHANGEACK;
  wire CFGPOWERSTATECHANGEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24577.12-24577.40" *)
  output CFGPOWERSTATECHANGEINTERRUPT;
  wire CFGPOWERSTATECHANGEINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24578.18-24578.30" *)
  output [3:0] CFGRCBSTATUS;
  wire [3:0] CFGRCBSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24906.11-24906.37" *)
  input CFGREQPMTRANSITIONL23READY;
  wire CFGREQPMTRANSITIONL23READY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24907.17-24907.28" *)
  input [7:0] CFGREVIDPF0;
  wire [7:0] CFGREVIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24908.17-24908.28" *)
  input [7:0] CFGREVIDPF1;
  wire [7:0] CFGREVIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24909.17-24909.28" *)
  input [7:0] CFGREVIDPF2;
  wire [7:0] CFGREVIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24910.17-24910.28" *)
  input [7:0] CFGREVIDPF3;
  wire [7:0] CFGREVIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24579.18-24579.30" *)
  output [1:0] CFGRXPMSTATE;
  wire [1:0] CFGRXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24911.18-24911.32" *)
  input [15:0] CFGSUBSYSIDPF0;
  wire [15:0] CFGSUBSYSIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24912.18-24912.32" *)
  input [15:0] CFGSUBSYSIDPF1;
  wire [15:0] CFGSUBSYSIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24913.18-24913.32" *)
  input [15:0] CFGSUBSYSIDPF2;
  wire [15:0] CFGSUBSYSIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24914.18-24914.32" *)
  input [15:0] CFGSUBSYSIDPF3;
  wire [15:0] CFGSUBSYSIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24915.18-24915.33" *)
  input [15:0] CFGSUBSYSVENDID;
  wire [15:0] CFGSUBSYSVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24580.19-24580.35" *)
  output [11:0] CFGTPHRAMADDRESS;
  wire [11:0] CFGTPHRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24916.18-24916.35" *)
  input [35:0] CFGTPHRAMREADDATA;
  wire [35:0] CFGTPHRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24581.12-24581.31" *)
  output CFGTPHRAMREADENABLE;
  wire CFGTPHRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24582.18-24582.42" *)
  output [3:0] CFGTPHRAMWRITEBYTEENABLE;
  wire [3:0] CFGTPHRAMWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24583.19-24583.37" *)
  output [35:0] CFGTPHRAMWRITEDATA;
  wire [35:0] CFGTPHRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24584.18-24584.39" *)
  output [3:0] CFGTPHREQUESTERENABLE;
  wire [3:0] CFGTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24585.19-24585.31" *)
  output [11:0] CFGTPHSTMODE;
  wire [11:0] CFGTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24586.18-24586.30" *)
  output [1:0] CFGTXPMSTATE;
  wire [1:0] CFGTXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24917.18-24917.27" *)
  input [15:0] CFGVENDID;
  wire [15:0] CFGVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24918.11-24918.23" *)
  input CFGVFFLRDONE;
  wire CFGVFFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24919.17-24919.32" *)
  input [7:0] CFGVFFLRFUNCNUM;
  wire [7:0] CFGVFFLRFUNCNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24587.12-24587.32" *)
  output CONFMCAPDESIGNSWITCH;
  wire CONFMCAPDESIGNSWITCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24588.12-24588.23" *)
  output CONFMCAPEOS;
  wire CONFMCAPEOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24589.12-24589.31" *)
  output CONFMCAPINUSEBYPCIE;
  wire CONFMCAPINUSEBYPCIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24920.11-24920.32" *)
  input CONFMCAPREQUESTBYCONF;
  wire CONFMCAPREQUESTBYCONF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24921.18-24921.29" *)
  input [31:0] CONFREQDATA;
  wire [31:0] CONFREQDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24590.12-24590.24" *)
  output CONFREQREADY;
  wire CONFREQREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24922.17-24922.30" *)
  input [3:0] CONFREQREGNUM;
  wire [3:0] CONFREQREGNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24923.17-24923.28" *)
  input [1:0] CONFREQTYPE;
  wire [1:0] CONFREQTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24924.11-24924.23" *)
  input CONFREQVALID;
  wire CONFREQVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24591.19-24591.32" *)
  output [31:0] CONFRESPRDATA;
  wire [31:0] CONFRESPRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24592.12-24592.25" *)
  output CONFRESPVALID;
  wire CONFRESPVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24925.11-24925.18" *)
  input CORECLK;
  wire CORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24926.11-24926.30" *)
  input CORECLKMIREPLAYRAM0;
  wire CORECLKMIREPLAYRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24927.11-24927.30" *)
  input CORECLKMIREPLAYRAM1;
  wire CORECLKMIREPLAYRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24928.11-24928.36" *)
  input CORECLKMIRXCOMPLETIONRAM0;
  wire CORECLKMIRXCOMPLETIONRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24929.11-24929.36" *)
  input CORECLKMIRXCOMPLETIONRAM1;
  wire CORECLKMIRXCOMPLETIONRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24930.11-24930.39" *)
  input CORECLKMIRXPOSTEDREQUESTRAM0;
  wire CORECLKMIRXPOSTEDREQUESTRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24931.11-24931.39" *)
  input CORECLKMIRXPOSTEDREQUESTRAM1;
  wire CORECLKMIRXPOSTEDREQUESTRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24593.19-24593.30" *)
  output [31:0] DBGCTRL0OUT;
  wire [31:0] DBGCTRL0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24594.19-24594.30" *)
  output [31:0] DBGCTRL1OUT;
  wire [31:0] DBGCTRL1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24595.20-24595.31" *)
  output [255:0] DBGDATA0OUT;
  wire [255:0] DBGDATA0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24596.20-24596.31" *)
  output [255:0] DBGDATA1OUT;
  wire [255:0] DBGDATA1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24932.17-24932.24" *)
  input [5:0] DBGSEL0;
  wire [5:0] DBGSEL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24933.17-24933.24" *)
  input [5:0] DBGSEL1;
  wire [5:0] DBGSEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24934.17-24934.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24935.11-24935.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24936.18-24936.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24597.19-24597.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24937.11-24937.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24598.12-24598.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24938.11-24938.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24599.20-24599.32" *)
  output [255:0] MAXISCQTDATA;
  wire [255:0] MAXISCQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24600.18-24600.30" *)
  output [7:0] MAXISCQTKEEP;
  wire [7:0] MAXISCQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24601.12-24601.24" *)
  output MAXISCQTLAST;
  wire MAXISCQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24939.18-24939.31" *)
  input [21:0] MAXISCQTREADY;
  wire [21:0] MAXISCQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24602.19-24602.31" *)
  output [87:0] MAXISCQTUSER;
  wire [87:0] MAXISCQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24603.12-24603.25" *)
  output MAXISCQTVALID;
  wire MAXISCQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24604.20-24604.32" *)
  output [255:0] MAXISRCTDATA;
  wire [255:0] MAXISRCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24605.18-24605.30" *)
  output [7:0] MAXISRCTKEEP;
  wire [7:0] MAXISRCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24606.12-24606.24" *)
  output MAXISRCTLAST;
  wire MAXISRCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24940.18-24940.31" *)
  input [21:0] MAXISRCTREADY;
  wire [21:0] MAXISRCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24607.19-24607.31" *)
  output [74:0] MAXISRCTUSER;
  wire [74:0] MAXISRCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24608.12-24608.25" *)
  output MAXISRCTVALID;
  wire MAXISRCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24941.11-24941.18" *)
  input MCAPCLK;
  wire MCAPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24942.11-24942.22" *)
  input MCAPPERST0B;
  wire MCAPPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24943.11-24943.22" *)
  input MCAPPERST1B;
  wire MCAPPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24944.11-24944.21" *)
  input MGMTRESETN;
  wire MGMTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24945.11-24945.27" *)
  input MGMTSTICKYRESETN;
  wire MGMTSTICKYRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24609.18-24609.37" *)
  output [8:0] MIREPLAYRAMADDRESS0;
  wire [8:0] MIREPLAYRAMADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24610.18-24610.37" *)
  output [8:0] MIREPLAYRAMADDRESS1;
  wire [8:0] MIREPLAYRAMADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24946.17-24946.34" *)
  input [5:0] MIREPLAYRAMERRCOR;
  wire [5:0] MIREPLAYRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24947.17-24947.36" *)
  input [5:0] MIREPLAYRAMERRUNCOR;
  wire [5:0] MIREPLAYRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24948.19-24948.39" *)
  input [127:0] MIREPLAYRAMREADDATA0;
  wire [127:0] MIREPLAYRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24949.19-24949.39" *)
  input [127:0] MIREPLAYRAMREADDATA1;
  wire [127:0] MIREPLAYRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24611.12-24611.34" *)
  output MIREPLAYRAMREADENABLE0;
  wire MIREPLAYRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24612.12-24612.34" *)
  output MIREPLAYRAMREADENABLE1;
  wire MIREPLAYRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24613.20-24613.41" *)
  output [127:0] MIREPLAYRAMWRITEDATA0;
  wire [127:0] MIREPLAYRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24614.20-24614.41" *)
  output [127:0] MIREPLAYRAMWRITEDATA1;
  wire [127:0] MIREPLAYRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24615.12-24615.35" *)
  output MIREPLAYRAMWRITEENABLE0;
  wire MIREPLAYRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24616.12-24616.35" *)
  output MIREPLAYRAMWRITEENABLE1;
  wire MIREPLAYRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24950.18-24950.41" *)
  input [11:0] MIRXCOMPLETIONRAMERRCOR;
  wire [11:0] MIRXCOMPLETIONRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24951.18-24951.43" *)
  input [11:0] MIRXCOMPLETIONRAMERRUNCOR;
  wire [11:0] MIRXCOMPLETIONRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24617.18-24617.47" *)
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
  wire [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24618.18-24618.47" *)
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
  wire [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24952.19-24952.45" *)
  input [143:0] MIRXCOMPLETIONRAMREADDATA0;
  wire [143:0] MIRXCOMPLETIONRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24953.19-24953.45" *)
  input [143:0] MIRXCOMPLETIONRAMREADDATA1;
  wire [143:0] MIRXCOMPLETIONRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24619.18-24619.46" *)
  output [1:0] MIRXCOMPLETIONRAMREADENABLE0;
  wire [1:0] MIRXCOMPLETIONRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24620.18-24620.46" *)
  output [1:0] MIRXCOMPLETIONRAMREADENABLE1;
  wire [1:0] MIRXCOMPLETIONRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24621.18-24621.48" *)
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
  wire [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24622.18-24622.48" *)
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
  wire [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24623.20-24623.47" *)
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
  wire [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24624.20-24624.47" *)
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
  wire [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24625.18-24625.47" *)
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
  wire [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24626.18-24626.47" *)
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
  wire [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24954.17-24954.43" *)
  input [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
  wire [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24955.17-24955.45" *)
  input [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
  wire [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24627.18-24627.50" *)
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
  wire [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24628.18-24628.50" *)
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
  wire [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24956.19-24956.48" *)
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
  wire [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24957.19-24957.48" *)
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
  wire [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24629.12-24629.43" *)
  output MIRXPOSTEDREQUESTRAMREADENABLE0;
  wire MIRXPOSTEDREQUESTRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24630.12-24630.43" *)
  output MIRXPOSTEDREQUESTRAMREADENABLE1;
  wire MIRXPOSTEDREQUESTRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24631.18-24631.51" *)
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
  wire [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24632.18-24632.51" *)
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
  wire [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24633.20-24633.50" *)
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
  wire [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24634.20-24634.50" *)
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
  wire [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24635.12-24635.44" *)
  output MIRXPOSTEDREQUESTRAMWRITEENABLE0;
  wire MIRXPOSTEDREQUESTRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24636.12-24636.44" *)
  output MIRXPOSTEDREQUESTRAMWRITEENABLE1;
  wire MIRXPOSTEDREQUESTRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24958.17-24958.35" *)
  input [1:0] PCIECOMPLDELIVERED;
  wire [1:0] PCIECOMPLDELIVERED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24959.17-24959.39" *)
  input [7:0] PCIECOMPLDELIVEREDTAG0;
  wire [7:0] PCIECOMPLDELIVEREDTAG0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24960.17-24960.39" *)
  input [7:0] PCIECOMPLDELIVEREDTAG1;
  wire [7:0] PCIECOMPLDELIVEREDTAG1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24961.17-24961.28" *)
  input [1:0] PCIECQNPREQ;
  wire [1:0] PCIECQNPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24637.18-24637.34" *)
  output [5:0] PCIECQNPREQCOUNT;
  wire [5:0] PCIECQNPREQCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24962.11-24962.33" *)
  input PCIECQNPUSERCREDITRCVD;
  wire PCIECQNPUSERCREDITRCVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24963.11-24963.30" *)
  input PCIECQPIPELINEEMPTY;
  wire PCIECQPIPELINEEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24638.12-24638.23" *)
  output PCIEPERST0B;
  wire PCIEPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24639.12-24639.23" *)
  output PCIEPERST1B;
  wire PCIEPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24964.11-24964.33" *)
  input PCIEPOSTEDREQDELIVERED;
  wire PCIEPOSTEDREQDELIVERED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24640.18-24640.31" *)
  output [5:0] PCIERQSEQNUM0;
  wire [5:0] PCIERQSEQNUM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24641.18-24641.31" *)
  output [5:0] PCIERQSEQNUM1;
  wire [5:0] PCIERQSEQNUM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24642.12-24642.28" *)
  output PCIERQSEQNUMVLD0;
  wire PCIERQSEQNUMVLD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24643.12-24643.28" *)
  output PCIERQSEQNUMVLD1;
  wire PCIERQSEQNUMVLD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24644.18-24644.28" *)
  output [7:0] PCIERQTAG0;
  wire [7:0] PCIERQTAG0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24645.18-24645.28" *)
  output [7:0] PCIERQTAG1;
  wire [7:0] PCIERQTAG1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24646.18-24646.29" *)
  output [3:0] PCIERQTAGAV;
  wire [3:0] PCIERQTAGAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24647.12-24647.25" *)
  output PCIERQTAGVLD0;
  wire PCIERQTAGVLD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24648.12-24648.25" *)
  output PCIERQTAGVLD1;
  wire PCIERQTAGVLD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24649.18-24649.30" *)
  output [3:0] PCIETFCNPDAV;
  wire [3:0] PCIETFCNPDAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24650.18-24650.30" *)
  output [3:0] PCIETFCNPHAV;
  wire [3:0] PCIETFCNPHAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24965.11-24965.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24966.11-24966.20" *)
  input PIPECLKEN;
  wire PIPECLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24967.17-24967.25" *)
  input [5:0] PIPEEQFS;
  wire [5:0] PIPEEQFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24968.17-24968.25" *)
  input [5:0] PIPEEQLF;
  wire [5:0] PIPEEQLF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24969.11-24969.21" *)
  input PIPERESETN;
  wire PIPERESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24970.17-24970.32" *)
  input [1:0] PIPERX00CHARISK;
  wire [1:0] PIPERX00CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24971.18-24971.30" *)
  input [31:0] PIPERX00DATA;
  wire [31:0] PIPERX00DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24972.11-24972.28" *)
  input PIPERX00DATAVALID;
  wire PIPERX00DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24973.11-24973.27" *)
  input PIPERX00ELECIDLE;
  wire PIPERX00ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24651.18-24651.35" *)
  output [1:0] PIPERX00EQCONTROL;
  wire [1:0] PIPERX00EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24974.11-24974.25" *)
  input PIPERX00EQDONE;
  wire PIPERX00EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24975.11-24975.32" *)
  input PIPERX00EQLPADAPTDONE;
  wire PIPERX00EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24976.11-24976.30" *)
  input PIPERX00EQLPLFFSSEL;
  wire PIPERX00EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24977.18-24977.48" *)
  input [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24978.11-24978.28" *)
  input PIPERX00PHYSTATUS;
  wire PIPERX00PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24652.12-24652.28" *)
  output PIPERX00POLARITY;
  wire PIPERX00POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24979.17-24979.35" *)
  input [1:0] PIPERX00STARTBLOCK;
  wire [1:0] PIPERX00STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24980.17-24980.31" *)
  input [2:0] PIPERX00STATUS;
  wire [2:0] PIPERX00STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24981.17-24981.35" *)
  input [1:0] PIPERX00SYNCHEADER;
  wire [1:0] PIPERX00SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24982.11-24982.24" *)
  input PIPERX00VALID;
  wire PIPERX00VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24983.17-24983.32" *)
  input [1:0] PIPERX01CHARISK;
  wire [1:0] PIPERX01CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24984.18-24984.30" *)
  input [31:0] PIPERX01DATA;
  wire [31:0] PIPERX01DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24985.11-24985.28" *)
  input PIPERX01DATAVALID;
  wire PIPERX01DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24986.11-24986.27" *)
  input PIPERX01ELECIDLE;
  wire PIPERX01ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24653.18-24653.35" *)
  output [1:0] PIPERX01EQCONTROL;
  wire [1:0] PIPERX01EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24987.11-24987.25" *)
  input PIPERX01EQDONE;
  wire PIPERX01EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24988.11-24988.32" *)
  input PIPERX01EQLPADAPTDONE;
  wire PIPERX01EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24989.11-24989.30" *)
  input PIPERX01EQLPLFFSSEL;
  wire PIPERX01EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24990.18-24990.48" *)
  input [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24991.11-24991.28" *)
  input PIPERX01PHYSTATUS;
  wire PIPERX01PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24654.12-24654.28" *)
  output PIPERX01POLARITY;
  wire PIPERX01POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24992.17-24992.35" *)
  input [1:0] PIPERX01STARTBLOCK;
  wire [1:0] PIPERX01STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24993.17-24993.31" *)
  input [2:0] PIPERX01STATUS;
  wire [2:0] PIPERX01STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24994.17-24994.35" *)
  input [1:0] PIPERX01SYNCHEADER;
  wire [1:0] PIPERX01SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24995.11-24995.24" *)
  input PIPERX01VALID;
  wire PIPERX01VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24996.17-24996.32" *)
  input [1:0] PIPERX02CHARISK;
  wire [1:0] PIPERX02CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24997.18-24997.30" *)
  input [31:0] PIPERX02DATA;
  wire [31:0] PIPERX02DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24998.11-24998.28" *)
  input PIPERX02DATAVALID;
  wire PIPERX02DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24999.11-24999.27" *)
  input PIPERX02ELECIDLE;
  wire PIPERX02ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24655.18-24655.35" *)
  output [1:0] PIPERX02EQCONTROL;
  wire [1:0] PIPERX02EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25000.11-25000.25" *)
  input PIPERX02EQDONE;
  wire PIPERX02EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25001.11-25001.32" *)
  input PIPERX02EQLPADAPTDONE;
  wire PIPERX02EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25002.11-25002.30" *)
  input PIPERX02EQLPLFFSSEL;
  wire PIPERX02EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25003.18-25003.48" *)
  input [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25004.11-25004.28" *)
  input PIPERX02PHYSTATUS;
  wire PIPERX02PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24656.12-24656.28" *)
  output PIPERX02POLARITY;
  wire PIPERX02POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25005.17-25005.35" *)
  input [1:0] PIPERX02STARTBLOCK;
  wire [1:0] PIPERX02STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25006.17-25006.31" *)
  input [2:0] PIPERX02STATUS;
  wire [2:0] PIPERX02STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25007.17-25007.35" *)
  input [1:0] PIPERX02SYNCHEADER;
  wire [1:0] PIPERX02SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25008.11-25008.24" *)
  input PIPERX02VALID;
  wire PIPERX02VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25009.17-25009.32" *)
  input [1:0] PIPERX03CHARISK;
  wire [1:0] PIPERX03CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25010.18-25010.30" *)
  input [31:0] PIPERX03DATA;
  wire [31:0] PIPERX03DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25011.11-25011.28" *)
  input PIPERX03DATAVALID;
  wire PIPERX03DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25012.11-25012.27" *)
  input PIPERX03ELECIDLE;
  wire PIPERX03ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24657.18-24657.35" *)
  output [1:0] PIPERX03EQCONTROL;
  wire [1:0] PIPERX03EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25013.11-25013.25" *)
  input PIPERX03EQDONE;
  wire PIPERX03EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25014.11-25014.32" *)
  input PIPERX03EQLPADAPTDONE;
  wire PIPERX03EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25015.11-25015.30" *)
  input PIPERX03EQLPLFFSSEL;
  wire PIPERX03EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25016.18-25016.48" *)
  input [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25017.11-25017.28" *)
  input PIPERX03PHYSTATUS;
  wire PIPERX03PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24658.12-24658.28" *)
  output PIPERX03POLARITY;
  wire PIPERX03POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25018.17-25018.35" *)
  input [1:0] PIPERX03STARTBLOCK;
  wire [1:0] PIPERX03STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25019.17-25019.31" *)
  input [2:0] PIPERX03STATUS;
  wire [2:0] PIPERX03STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25020.17-25020.35" *)
  input [1:0] PIPERX03SYNCHEADER;
  wire [1:0] PIPERX03SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25021.11-25021.24" *)
  input PIPERX03VALID;
  wire PIPERX03VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25022.17-25022.32" *)
  input [1:0] PIPERX04CHARISK;
  wire [1:0] PIPERX04CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25023.18-25023.30" *)
  input [31:0] PIPERX04DATA;
  wire [31:0] PIPERX04DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25024.11-25024.28" *)
  input PIPERX04DATAVALID;
  wire PIPERX04DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25025.11-25025.27" *)
  input PIPERX04ELECIDLE;
  wire PIPERX04ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24659.18-24659.35" *)
  output [1:0] PIPERX04EQCONTROL;
  wire [1:0] PIPERX04EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25026.11-25026.25" *)
  input PIPERX04EQDONE;
  wire PIPERX04EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25027.11-25027.32" *)
  input PIPERX04EQLPADAPTDONE;
  wire PIPERX04EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25028.11-25028.30" *)
  input PIPERX04EQLPLFFSSEL;
  wire PIPERX04EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25029.18-25029.48" *)
  input [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25030.11-25030.28" *)
  input PIPERX04PHYSTATUS;
  wire PIPERX04PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24660.12-24660.28" *)
  output PIPERX04POLARITY;
  wire PIPERX04POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25031.17-25031.35" *)
  input [1:0] PIPERX04STARTBLOCK;
  wire [1:0] PIPERX04STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25032.17-25032.31" *)
  input [2:0] PIPERX04STATUS;
  wire [2:0] PIPERX04STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25033.17-25033.35" *)
  input [1:0] PIPERX04SYNCHEADER;
  wire [1:0] PIPERX04SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25034.11-25034.24" *)
  input PIPERX04VALID;
  wire PIPERX04VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25035.17-25035.32" *)
  input [1:0] PIPERX05CHARISK;
  wire [1:0] PIPERX05CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25036.18-25036.30" *)
  input [31:0] PIPERX05DATA;
  wire [31:0] PIPERX05DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25037.11-25037.28" *)
  input PIPERX05DATAVALID;
  wire PIPERX05DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25038.11-25038.27" *)
  input PIPERX05ELECIDLE;
  wire PIPERX05ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24661.18-24661.35" *)
  output [1:0] PIPERX05EQCONTROL;
  wire [1:0] PIPERX05EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25039.11-25039.25" *)
  input PIPERX05EQDONE;
  wire PIPERX05EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25040.11-25040.32" *)
  input PIPERX05EQLPADAPTDONE;
  wire PIPERX05EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25041.11-25041.30" *)
  input PIPERX05EQLPLFFSSEL;
  wire PIPERX05EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25042.18-25042.48" *)
  input [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25043.11-25043.28" *)
  input PIPERX05PHYSTATUS;
  wire PIPERX05PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24662.12-24662.28" *)
  output PIPERX05POLARITY;
  wire PIPERX05POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25044.17-25044.35" *)
  input [1:0] PIPERX05STARTBLOCK;
  wire [1:0] PIPERX05STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25045.17-25045.31" *)
  input [2:0] PIPERX05STATUS;
  wire [2:0] PIPERX05STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25046.17-25046.35" *)
  input [1:0] PIPERX05SYNCHEADER;
  wire [1:0] PIPERX05SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25047.11-25047.24" *)
  input PIPERX05VALID;
  wire PIPERX05VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25048.17-25048.32" *)
  input [1:0] PIPERX06CHARISK;
  wire [1:0] PIPERX06CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25049.18-25049.30" *)
  input [31:0] PIPERX06DATA;
  wire [31:0] PIPERX06DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25050.11-25050.28" *)
  input PIPERX06DATAVALID;
  wire PIPERX06DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25051.11-25051.27" *)
  input PIPERX06ELECIDLE;
  wire PIPERX06ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24663.18-24663.35" *)
  output [1:0] PIPERX06EQCONTROL;
  wire [1:0] PIPERX06EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25052.11-25052.25" *)
  input PIPERX06EQDONE;
  wire PIPERX06EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25053.11-25053.32" *)
  input PIPERX06EQLPADAPTDONE;
  wire PIPERX06EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25054.11-25054.30" *)
  input PIPERX06EQLPLFFSSEL;
  wire PIPERX06EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25055.18-25055.48" *)
  input [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25056.11-25056.28" *)
  input PIPERX06PHYSTATUS;
  wire PIPERX06PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24664.12-24664.28" *)
  output PIPERX06POLARITY;
  wire PIPERX06POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25057.17-25057.35" *)
  input [1:0] PIPERX06STARTBLOCK;
  wire [1:0] PIPERX06STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25058.17-25058.31" *)
  input [2:0] PIPERX06STATUS;
  wire [2:0] PIPERX06STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25059.17-25059.35" *)
  input [1:0] PIPERX06SYNCHEADER;
  wire [1:0] PIPERX06SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25060.11-25060.24" *)
  input PIPERX06VALID;
  wire PIPERX06VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25061.17-25061.32" *)
  input [1:0] PIPERX07CHARISK;
  wire [1:0] PIPERX07CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25062.18-25062.30" *)
  input [31:0] PIPERX07DATA;
  wire [31:0] PIPERX07DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25063.11-25063.28" *)
  input PIPERX07DATAVALID;
  wire PIPERX07DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25064.11-25064.27" *)
  input PIPERX07ELECIDLE;
  wire PIPERX07ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24665.18-24665.35" *)
  output [1:0] PIPERX07EQCONTROL;
  wire [1:0] PIPERX07EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25065.11-25065.25" *)
  input PIPERX07EQDONE;
  wire PIPERX07EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25066.11-25066.32" *)
  input PIPERX07EQLPADAPTDONE;
  wire PIPERX07EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25067.11-25067.30" *)
  input PIPERX07EQLPLFFSSEL;
  wire PIPERX07EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25068.18-25068.48" *)
  input [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25069.11-25069.28" *)
  input PIPERX07PHYSTATUS;
  wire PIPERX07PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24666.12-24666.28" *)
  output PIPERX07POLARITY;
  wire PIPERX07POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25070.17-25070.35" *)
  input [1:0] PIPERX07STARTBLOCK;
  wire [1:0] PIPERX07STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25071.17-25071.31" *)
  input [2:0] PIPERX07STATUS;
  wire [2:0] PIPERX07STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25072.17-25072.35" *)
  input [1:0] PIPERX07SYNCHEADER;
  wire [1:0] PIPERX07SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25073.11-25073.24" *)
  input PIPERX07VALID;
  wire PIPERX07VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25074.17-25074.32" *)
  input [1:0] PIPERX08CHARISK;
  wire [1:0] PIPERX08CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25075.18-25075.30" *)
  input [31:0] PIPERX08DATA;
  wire [31:0] PIPERX08DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25076.11-25076.28" *)
  input PIPERX08DATAVALID;
  wire PIPERX08DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25077.11-25077.27" *)
  input PIPERX08ELECIDLE;
  wire PIPERX08ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24667.18-24667.35" *)
  output [1:0] PIPERX08EQCONTROL;
  wire [1:0] PIPERX08EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25078.11-25078.25" *)
  input PIPERX08EQDONE;
  wire PIPERX08EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25079.11-25079.32" *)
  input PIPERX08EQLPADAPTDONE;
  wire PIPERX08EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25080.11-25080.30" *)
  input PIPERX08EQLPLFFSSEL;
  wire PIPERX08EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25081.18-25081.48" *)
  input [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25082.11-25082.28" *)
  input PIPERX08PHYSTATUS;
  wire PIPERX08PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24668.12-24668.28" *)
  output PIPERX08POLARITY;
  wire PIPERX08POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25083.17-25083.35" *)
  input [1:0] PIPERX08STARTBLOCK;
  wire [1:0] PIPERX08STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25084.17-25084.31" *)
  input [2:0] PIPERX08STATUS;
  wire [2:0] PIPERX08STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25085.17-25085.35" *)
  input [1:0] PIPERX08SYNCHEADER;
  wire [1:0] PIPERX08SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25086.11-25086.24" *)
  input PIPERX08VALID;
  wire PIPERX08VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25087.17-25087.32" *)
  input [1:0] PIPERX09CHARISK;
  wire [1:0] PIPERX09CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25088.18-25088.30" *)
  input [31:0] PIPERX09DATA;
  wire [31:0] PIPERX09DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25089.11-25089.28" *)
  input PIPERX09DATAVALID;
  wire PIPERX09DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25090.11-25090.27" *)
  input PIPERX09ELECIDLE;
  wire PIPERX09ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24669.18-24669.35" *)
  output [1:0] PIPERX09EQCONTROL;
  wire [1:0] PIPERX09EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25091.11-25091.25" *)
  input PIPERX09EQDONE;
  wire PIPERX09EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25092.11-25092.32" *)
  input PIPERX09EQLPADAPTDONE;
  wire PIPERX09EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25093.11-25093.30" *)
  input PIPERX09EQLPLFFSSEL;
  wire PIPERX09EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25094.18-25094.48" *)
  input [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25095.11-25095.28" *)
  input PIPERX09PHYSTATUS;
  wire PIPERX09PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24670.12-24670.28" *)
  output PIPERX09POLARITY;
  wire PIPERX09POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25096.17-25096.35" *)
  input [1:0] PIPERX09STARTBLOCK;
  wire [1:0] PIPERX09STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25097.17-25097.31" *)
  input [2:0] PIPERX09STATUS;
  wire [2:0] PIPERX09STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25098.17-25098.35" *)
  input [1:0] PIPERX09SYNCHEADER;
  wire [1:0] PIPERX09SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25099.11-25099.24" *)
  input PIPERX09VALID;
  wire PIPERX09VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25100.17-25100.32" *)
  input [1:0] PIPERX10CHARISK;
  wire [1:0] PIPERX10CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25101.18-25101.30" *)
  input [31:0] PIPERX10DATA;
  wire [31:0] PIPERX10DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25102.11-25102.28" *)
  input PIPERX10DATAVALID;
  wire PIPERX10DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25103.11-25103.27" *)
  input PIPERX10ELECIDLE;
  wire PIPERX10ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24671.18-24671.35" *)
  output [1:0] PIPERX10EQCONTROL;
  wire [1:0] PIPERX10EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25104.11-25104.25" *)
  input PIPERX10EQDONE;
  wire PIPERX10EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25105.11-25105.32" *)
  input PIPERX10EQLPADAPTDONE;
  wire PIPERX10EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25106.11-25106.30" *)
  input PIPERX10EQLPLFFSSEL;
  wire PIPERX10EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25107.18-25107.48" *)
  input [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25108.11-25108.28" *)
  input PIPERX10PHYSTATUS;
  wire PIPERX10PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24672.12-24672.28" *)
  output PIPERX10POLARITY;
  wire PIPERX10POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25109.17-25109.35" *)
  input [1:0] PIPERX10STARTBLOCK;
  wire [1:0] PIPERX10STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25110.17-25110.31" *)
  input [2:0] PIPERX10STATUS;
  wire [2:0] PIPERX10STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25111.17-25111.35" *)
  input [1:0] PIPERX10SYNCHEADER;
  wire [1:0] PIPERX10SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25112.11-25112.24" *)
  input PIPERX10VALID;
  wire PIPERX10VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25113.17-25113.32" *)
  input [1:0] PIPERX11CHARISK;
  wire [1:0] PIPERX11CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25114.18-25114.30" *)
  input [31:0] PIPERX11DATA;
  wire [31:0] PIPERX11DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25115.11-25115.28" *)
  input PIPERX11DATAVALID;
  wire PIPERX11DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25116.11-25116.27" *)
  input PIPERX11ELECIDLE;
  wire PIPERX11ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24673.18-24673.35" *)
  output [1:0] PIPERX11EQCONTROL;
  wire [1:0] PIPERX11EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25117.11-25117.25" *)
  input PIPERX11EQDONE;
  wire PIPERX11EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25118.11-25118.32" *)
  input PIPERX11EQLPADAPTDONE;
  wire PIPERX11EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25119.11-25119.30" *)
  input PIPERX11EQLPLFFSSEL;
  wire PIPERX11EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25120.18-25120.48" *)
  input [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25121.11-25121.28" *)
  input PIPERX11PHYSTATUS;
  wire PIPERX11PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24674.12-24674.28" *)
  output PIPERX11POLARITY;
  wire PIPERX11POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25122.17-25122.35" *)
  input [1:0] PIPERX11STARTBLOCK;
  wire [1:0] PIPERX11STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25123.17-25123.31" *)
  input [2:0] PIPERX11STATUS;
  wire [2:0] PIPERX11STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25124.17-25124.35" *)
  input [1:0] PIPERX11SYNCHEADER;
  wire [1:0] PIPERX11SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25125.11-25125.24" *)
  input PIPERX11VALID;
  wire PIPERX11VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25126.17-25126.32" *)
  input [1:0] PIPERX12CHARISK;
  wire [1:0] PIPERX12CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25127.18-25127.30" *)
  input [31:0] PIPERX12DATA;
  wire [31:0] PIPERX12DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25128.11-25128.28" *)
  input PIPERX12DATAVALID;
  wire PIPERX12DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25129.11-25129.27" *)
  input PIPERX12ELECIDLE;
  wire PIPERX12ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24675.18-24675.35" *)
  output [1:0] PIPERX12EQCONTROL;
  wire [1:0] PIPERX12EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25130.11-25130.25" *)
  input PIPERX12EQDONE;
  wire PIPERX12EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25131.11-25131.32" *)
  input PIPERX12EQLPADAPTDONE;
  wire PIPERX12EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25132.11-25132.30" *)
  input PIPERX12EQLPLFFSSEL;
  wire PIPERX12EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25133.18-25133.48" *)
  input [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25134.11-25134.28" *)
  input PIPERX12PHYSTATUS;
  wire PIPERX12PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24676.12-24676.28" *)
  output PIPERX12POLARITY;
  wire PIPERX12POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25135.17-25135.35" *)
  input [1:0] PIPERX12STARTBLOCK;
  wire [1:0] PIPERX12STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25136.17-25136.31" *)
  input [2:0] PIPERX12STATUS;
  wire [2:0] PIPERX12STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25137.17-25137.35" *)
  input [1:0] PIPERX12SYNCHEADER;
  wire [1:0] PIPERX12SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25138.11-25138.24" *)
  input PIPERX12VALID;
  wire PIPERX12VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25139.17-25139.32" *)
  input [1:0] PIPERX13CHARISK;
  wire [1:0] PIPERX13CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25140.18-25140.30" *)
  input [31:0] PIPERX13DATA;
  wire [31:0] PIPERX13DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25141.11-25141.28" *)
  input PIPERX13DATAVALID;
  wire PIPERX13DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25142.11-25142.27" *)
  input PIPERX13ELECIDLE;
  wire PIPERX13ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24677.18-24677.35" *)
  output [1:0] PIPERX13EQCONTROL;
  wire [1:0] PIPERX13EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25143.11-25143.25" *)
  input PIPERX13EQDONE;
  wire PIPERX13EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25144.11-25144.32" *)
  input PIPERX13EQLPADAPTDONE;
  wire PIPERX13EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25145.11-25145.30" *)
  input PIPERX13EQLPLFFSSEL;
  wire PIPERX13EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25146.18-25146.48" *)
  input [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25147.11-25147.28" *)
  input PIPERX13PHYSTATUS;
  wire PIPERX13PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24678.12-24678.28" *)
  output PIPERX13POLARITY;
  wire PIPERX13POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25148.17-25148.35" *)
  input [1:0] PIPERX13STARTBLOCK;
  wire [1:0] PIPERX13STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25149.17-25149.31" *)
  input [2:0] PIPERX13STATUS;
  wire [2:0] PIPERX13STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25150.17-25150.35" *)
  input [1:0] PIPERX13SYNCHEADER;
  wire [1:0] PIPERX13SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25151.11-25151.24" *)
  input PIPERX13VALID;
  wire PIPERX13VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25152.17-25152.32" *)
  input [1:0] PIPERX14CHARISK;
  wire [1:0] PIPERX14CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25153.18-25153.30" *)
  input [31:0] PIPERX14DATA;
  wire [31:0] PIPERX14DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25154.11-25154.28" *)
  input PIPERX14DATAVALID;
  wire PIPERX14DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25155.11-25155.27" *)
  input PIPERX14ELECIDLE;
  wire PIPERX14ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24679.18-24679.35" *)
  output [1:0] PIPERX14EQCONTROL;
  wire [1:0] PIPERX14EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25156.11-25156.25" *)
  input PIPERX14EQDONE;
  wire PIPERX14EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25157.11-25157.32" *)
  input PIPERX14EQLPADAPTDONE;
  wire PIPERX14EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25158.11-25158.30" *)
  input PIPERX14EQLPLFFSSEL;
  wire PIPERX14EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25159.18-25159.48" *)
  input [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25160.11-25160.28" *)
  input PIPERX14PHYSTATUS;
  wire PIPERX14PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24680.12-24680.28" *)
  output PIPERX14POLARITY;
  wire PIPERX14POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25161.17-25161.35" *)
  input [1:0] PIPERX14STARTBLOCK;
  wire [1:0] PIPERX14STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25162.17-25162.31" *)
  input [2:0] PIPERX14STATUS;
  wire [2:0] PIPERX14STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25163.17-25163.35" *)
  input [1:0] PIPERX14SYNCHEADER;
  wire [1:0] PIPERX14SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25164.11-25164.24" *)
  input PIPERX14VALID;
  wire PIPERX14VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25165.17-25165.32" *)
  input [1:0] PIPERX15CHARISK;
  wire [1:0] PIPERX15CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25166.18-25166.30" *)
  input [31:0] PIPERX15DATA;
  wire [31:0] PIPERX15DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25167.11-25167.28" *)
  input PIPERX15DATAVALID;
  wire PIPERX15DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25168.11-25168.27" *)
  input PIPERX15ELECIDLE;
  wire PIPERX15ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24681.18-24681.35" *)
  output [1:0] PIPERX15EQCONTROL;
  wire [1:0] PIPERX15EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25169.11-25169.25" *)
  input PIPERX15EQDONE;
  wire PIPERX15EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25170.11-25170.32" *)
  input PIPERX15EQLPADAPTDONE;
  wire PIPERX15EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25171.11-25171.30" *)
  input PIPERX15EQLPLFFSSEL;
  wire PIPERX15EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25172.18-25172.48" *)
  input [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25173.11-25173.28" *)
  input PIPERX15PHYSTATUS;
  wire PIPERX15PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24682.12-24682.28" *)
  output PIPERX15POLARITY;
  wire PIPERX15POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25174.17-25174.35" *)
  input [1:0] PIPERX15STARTBLOCK;
  wire [1:0] PIPERX15STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25175.17-25175.31" *)
  input [2:0] PIPERX15STATUS;
  wire [2:0] PIPERX15STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25176.17-25176.35" *)
  input [1:0] PIPERX15SYNCHEADER;
  wire [1:0] PIPERX15SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25177.11-25177.24" *)
  input PIPERX15VALID;
  wire PIPERX15VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24683.18-24683.32" *)
  output [5:0] PIPERXEQLPLFFS;
  wire [5:0] PIPERXEQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24684.18-24684.36" *)
  output [3:0] PIPERXEQLPTXPRESET;
  wire [3:0] PIPERXEQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24685.18-24685.33" *)
  output [1:0] PIPETX00CHARISK;
  wire [1:0] PIPETX00CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24686.12-24686.30" *)
  output PIPETX00COMPLIANCE;
  wire PIPETX00COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24687.19-24687.31" *)
  output [31:0] PIPETX00DATA;
  wire [31:0] PIPETX00DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24688.12-24688.29" *)
  output PIPETX00DATAVALID;
  wire PIPETX00DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24689.12-24689.28" *)
  output PIPETX00ELECIDLE;
  wire PIPETX00ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25178.18-25178.33" *)
  input [17:0] PIPETX00EQCOEFF;
  wire [17:0] PIPETX00EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24690.18-24690.35" *)
  output [1:0] PIPETX00EQCONTROL;
  wire [1:0] PIPETX00EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24691.18-24691.34" *)
  output [5:0] PIPETX00EQDEEMPH;
  wire [5:0] PIPETX00EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25179.11-25179.25" *)
  input PIPETX00EQDONE;
  wire PIPETX00EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24692.18-24692.35" *)
  output [1:0] PIPETX00POWERDOWN;
  wire [1:0] PIPETX00POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24693.12-24693.30" *)
  output PIPETX00STARTBLOCK;
  wire PIPETX00STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24694.18-24694.36" *)
  output [1:0] PIPETX00SYNCHEADER;
  wire [1:0] PIPETX00SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24695.18-24695.33" *)
  output [1:0] PIPETX01CHARISK;
  wire [1:0] PIPETX01CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24696.12-24696.30" *)
  output PIPETX01COMPLIANCE;
  wire PIPETX01COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24697.19-24697.31" *)
  output [31:0] PIPETX01DATA;
  wire [31:0] PIPETX01DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24698.12-24698.29" *)
  output PIPETX01DATAVALID;
  wire PIPETX01DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24699.12-24699.28" *)
  output PIPETX01ELECIDLE;
  wire PIPETX01ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25180.18-25180.33" *)
  input [17:0] PIPETX01EQCOEFF;
  wire [17:0] PIPETX01EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24700.18-24700.35" *)
  output [1:0] PIPETX01EQCONTROL;
  wire [1:0] PIPETX01EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24701.18-24701.34" *)
  output [5:0] PIPETX01EQDEEMPH;
  wire [5:0] PIPETX01EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25181.11-25181.25" *)
  input PIPETX01EQDONE;
  wire PIPETX01EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24702.18-24702.35" *)
  output [1:0] PIPETX01POWERDOWN;
  wire [1:0] PIPETX01POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24703.12-24703.30" *)
  output PIPETX01STARTBLOCK;
  wire PIPETX01STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24704.18-24704.36" *)
  output [1:0] PIPETX01SYNCHEADER;
  wire [1:0] PIPETX01SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24705.18-24705.33" *)
  output [1:0] PIPETX02CHARISK;
  wire [1:0] PIPETX02CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24706.12-24706.30" *)
  output PIPETX02COMPLIANCE;
  wire PIPETX02COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24707.19-24707.31" *)
  output [31:0] PIPETX02DATA;
  wire [31:0] PIPETX02DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24708.12-24708.29" *)
  output PIPETX02DATAVALID;
  wire PIPETX02DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24709.12-24709.28" *)
  output PIPETX02ELECIDLE;
  wire PIPETX02ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25182.18-25182.33" *)
  input [17:0] PIPETX02EQCOEFF;
  wire [17:0] PIPETX02EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24710.18-24710.35" *)
  output [1:0] PIPETX02EQCONTROL;
  wire [1:0] PIPETX02EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24711.18-24711.34" *)
  output [5:0] PIPETX02EQDEEMPH;
  wire [5:0] PIPETX02EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25183.11-25183.25" *)
  input PIPETX02EQDONE;
  wire PIPETX02EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24712.18-24712.35" *)
  output [1:0] PIPETX02POWERDOWN;
  wire [1:0] PIPETX02POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24713.12-24713.30" *)
  output PIPETX02STARTBLOCK;
  wire PIPETX02STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24714.18-24714.36" *)
  output [1:0] PIPETX02SYNCHEADER;
  wire [1:0] PIPETX02SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24715.18-24715.33" *)
  output [1:0] PIPETX03CHARISK;
  wire [1:0] PIPETX03CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24716.12-24716.30" *)
  output PIPETX03COMPLIANCE;
  wire PIPETX03COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24717.19-24717.31" *)
  output [31:0] PIPETX03DATA;
  wire [31:0] PIPETX03DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24718.12-24718.29" *)
  output PIPETX03DATAVALID;
  wire PIPETX03DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24719.12-24719.28" *)
  output PIPETX03ELECIDLE;
  wire PIPETX03ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25184.18-25184.33" *)
  input [17:0] PIPETX03EQCOEFF;
  wire [17:0] PIPETX03EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24720.18-24720.35" *)
  output [1:0] PIPETX03EQCONTROL;
  wire [1:0] PIPETX03EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24721.18-24721.34" *)
  output [5:0] PIPETX03EQDEEMPH;
  wire [5:0] PIPETX03EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25185.11-25185.25" *)
  input PIPETX03EQDONE;
  wire PIPETX03EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24722.18-24722.35" *)
  output [1:0] PIPETX03POWERDOWN;
  wire [1:0] PIPETX03POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24723.12-24723.30" *)
  output PIPETX03STARTBLOCK;
  wire PIPETX03STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24724.18-24724.36" *)
  output [1:0] PIPETX03SYNCHEADER;
  wire [1:0] PIPETX03SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24725.18-24725.33" *)
  output [1:0] PIPETX04CHARISK;
  wire [1:0] PIPETX04CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24726.12-24726.30" *)
  output PIPETX04COMPLIANCE;
  wire PIPETX04COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24727.19-24727.31" *)
  output [31:0] PIPETX04DATA;
  wire [31:0] PIPETX04DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24728.12-24728.29" *)
  output PIPETX04DATAVALID;
  wire PIPETX04DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24729.12-24729.28" *)
  output PIPETX04ELECIDLE;
  wire PIPETX04ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25186.18-25186.33" *)
  input [17:0] PIPETX04EQCOEFF;
  wire [17:0] PIPETX04EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24730.18-24730.35" *)
  output [1:0] PIPETX04EQCONTROL;
  wire [1:0] PIPETX04EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24731.18-24731.34" *)
  output [5:0] PIPETX04EQDEEMPH;
  wire [5:0] PIPETX04EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25187.11-25187.25" *)
  input PIPETX04EQDONE;
  wire PIPETX04EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24732.18-24732.35" *)
  output [1:0] PIPETX04POWERDOWN;
  wire [1:0] PIPETX04POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24733.12-24733.30" *)
  output PIPETX04STARTBLOCK;
  wire PIPETX04STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24734.18-24734.36" *)
  output [1:0] PIPETX04SYNCHEADER;
  wire [1:0] PIPETX04SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24735.18-24735.33" *)
  output [1:0] PIPETX05CHARISK;
  wire [1:0] PIPETX05CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24736.12-24736.30" *)
  output PIPETX05COMPLIANCE;
  wire PIPETX05COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24737.19-24737.31" *)
  output [31:0] PIPETX05DATA;
  wire [31:0] PIPETX05DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24738.12-24738.29" *)
  output PIPETX05DATAVALID;
  wire PIPETX05DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24739.12-24739.28" *)
  output PIPETX05ELECIDLE;
  wire PIPETX05ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25188.18-25188.33" *)
  input [17:0] PIPETX05EQCOEFF;
  wire [17:0] PIPETX05EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24740.18-24740.35" *)
  output [1:0] PIPETX05EQCONTROL;
  wire [1:0] PIPETX05EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24741.18-24741.34" *)
  output [5:0] PIPETX05EQDEEMPH;
  wire [5:0] PIPETX05EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25189.11-25189.25" *)
  input PIPETX05EQDONE;
  wire PIPETX05EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24742.18-24742.35" *)
  output [1:0] PIPETX05POWERDOWN;
  wire [1:0] PIPETX05POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24743.12-24743.30" *)
  output PIPETX05STARTBLOCK;
  wire PIPETX05STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24744.18-24744.36" *)
  output [1:0] PIPETX05SYNCHEADER;
  wire [1:0] PIPETX05SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24745.18-24745.33" *)
  output [1:0] PIPETX06CHARISK;
  wire [1:0] PIPETX06CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24746.12-24746.30" *)
  output PIPETX06COMPLIANCE;
  wire PIPETX06COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24747.19-24747.31" *)
  output [31:0] PIPETX06DATA;
  wire [31:0] PIPETX06DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24748.12-24748.29" *)
  output PIPETX06DATAVALID;
  wire PIPETX06DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24749.12-24749.28" *)
  output PIPETX06ELECIDLE;
  wire PIPETX06ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25190.18-25190.33" *)
  input [17:0] PIPETX06EQCOEFF;
  wire [17:0] PIPETX06EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24750.18-24750.35" *)
  output [1:0] PIPETX06EQCONTROL;
  wire [1:0] PIPETX06EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24751.18-24751.34" *)
  output [5:0] PIPETX06EQDEEMPH;
  wire [5:0] PIPETX06EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25191.11-25191.25" *)
  input PIPETX06EQDONE;
  wire PIPETX06EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24752.18-24752.35" *)
  output [1:0] PIPETX06POWERDOWN;
  wire [1:0] PIPETX06POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24753.12-24753.30" *)
  output PIPETX06STARTBLOCK;
  wire PIPETX06STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24754.18-24754.36" *)
  output [1:0] PIPETX06SYNCHEADER;
  wire [1:0] PIPETX06SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24755.18-24755.33" *)
  output [1:0] PIPETX07CHARISK;
  wire [1:0] PIPETX07CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24756.12-24756.30" *)
  output PIPETX07COMPLIANCE;
  wire PIPETX07COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24757.19-24757.31" *)
  output [31:0] PIPETX07DATA;
  wire [31:0] PIPETX07DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24758.12-24758.29" *)
  output PIPETX07DATAVALID;
  wire PIPETX07DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24759.12-24759.28" *)
  output PIPETX07ELECIDLE;
  wire PIPETX07ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25192.18-25192.33" *)
  input [17:0] PIPETX07EQCOEFF;
  wire [17:0] PIPETX07EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24760.18-24760.35" *)
  output [1:0] PIPETX07EQCONTROL;
  wire [1:0] PIPETX07EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24761.18-24761.34" *)
  output [5:0] PIPETX07EQDEEMPH;
  wire [5:0] PIPETX07EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25193.11-25193.25" *)
  input PIPETX07EQDONE;
  wire PIPETX07EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24762.18-24762.35" *)
  output [1:0] PIPETX07POWERDOWN;
  wire [1:0] PIPETX07POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24763.12-24763.30" *)
  output PIPETX07STARTBLOCK;
  wire PIPETX07STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24764.18-24764.36" *)
  output [1:0] PIPETX07SYNCHEADER;
  wire [1:0] PIPETX07SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24765.18-24765.33" *)
  output [1:0] PIPETX08CHARISK;
  wire [1:0] PIPETX08CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24766.12-24766.30" *)
  output PIPETX08COMPLIANCE;
  wire PIPETX08COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24767.19-24767.31" *)
  output [31:0] PIPETX08DATA;
  wire [31:0] PIPETX08DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24768.12-24768.29" *)
  output PIPETX08DATAVALID;
  wire PIPETX08DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24769.12-24769.28" *)
  output PIPETX08ELECIDLE;
  wire PIPETX08ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25194.18-25194.33" *)
  input [17:0] PIPETX08EQCOEFF;
  wire [17:0] PIPETX08EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24770.18-24770.35" *)
  output [1:0] PIPETX08EQCONTROL;
  wire [1:0] PIPETX08EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24771.18-24771.34" *)
  output [5:0] PIPETX08EQDEEMPH;
  wire [5:0] PIPETX08EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25195.11-25195.25" *)
  input PIPETX08EQDONE;
  wire PIPETX08EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24772.18-24772.35" *)
  output [1:0] PIPETX08POWERDOWN;
  wire [1:0] PIPETX08POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24773.12-24773.30" *)
  output PIPETX08STARTBLOCK;
  wire PIPETX08STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24774.18-24774.36" *)
  output [1:0] PIPETX08SYNCHEADER;
  wire [1:0] PIPETX08SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24775.18-24775.33" *)
  output [1:0] PIPETX09CHARISK;
  wire [1:0] PIPETX09CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24776.12-24776.30" *)
  output PIPETX09COMPLIANCE;
  wire PIPETX09COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24777.19-24777.31" *)
  output [31:0] PIPETX09DATA;
  wire [31:0] PIPETX09DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24778.12-24778.29" *)
  output PIPETX09DATAVALID;
  wire PIPETX09DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24779.12-24779.28" *)
  output PIPETX09ELECIDLE;
  wire PIPETX09ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25196.18-25196.33" *)
  input [17:0] PIPETX09EQCOEFF;
  wire [17:0] PIPETX09EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24780.18-24780.35" *)
  output [1:0] PIPETX09EQCONTROL;
  wire [1:0] PIPETX09EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24781.18-24781.34" *)
  output [5:0] PIPETX09EQDEEMPH;
  wire [5:0] PIPETX09EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25197.11-25197.25" *)
  input PIPETX09EQDONE;
  wire PIPETX09EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24782.18-24782.35" *)
  output [1:0] PIPETX09POWERDOWN;
  wire [1:0] PIPETX09POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24783.12-24783.30" *)
  output PIPETX09STARTBLOCK;
  wire PIPETX09STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24784.18-24784.36" *)
  output [1:0] PIPETX09SYNCHEADER;
  wire [1:0] PIPETX09SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24785.18-24785.33" *)
  output [1:0] PIPETX10CHARISK;
  wire [1:0] PIPETX10CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24786.12-24786.30" *)
  output PIPETX10COMPLIANCE;
  wire PIPETX10COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24787.19-24787.31" *)
  output [31:0] PIPETX10DATA;
  wire [31:0] PIPETX10DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24788.12-24788.29" *)
  output PIPETX10DATAVALID;
  wire PIPETX10DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24789.12-24789.28" *)
  output PIPETX10ELECIDLE;
  wire PIPETX10ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25198.18-25198.33" *)
  input [17:0] PIPETX10EQCOEFF;
  wire [17:0] PIPETX10EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24790.18-24790.35" *)
  output [1:0] PIPETX10EQCONTROL;
  wire [1:0] PIPETX10EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24791.18-24791.34" *)
  output [5:0] PIPETX10EQDEEMPH;
  wire [5:0] PIPETX10EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25199.11-25199.25" *)
  input PIPETX10EQDONE;
  wire PIPETX10EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24792.18-24792.35" *)
  output [1:0] PIPETX10POWERDOWN;
  wire [1:0] PIPETX10POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24793.12-24793.30" *)
  output PIPETX10STARTBLOCK;
  wire PIPETX10STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24794.18-24794.36" *)
  output [1:0] PIPETX10SYNCHEADER;
  wire [1:0] PIPETX10SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24795.18-24795.33" *)
  output [1:0] PIPETX11CHARISK;
  wire [1:0] PIPETX11CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24796.12-24796.30" *)
  output PIPETX11COMPLIANCE;
  wire PIPETX11COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24797.19-24797.31" *)
  output [31:0] PIPETX11DATA;
  wire [31:0] PIPETX11DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24798.12-24798.29" *)
  output PIPETX11DATAVALID;
  wire PIPETX11DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24799.12-24799.28" *)
  output PIPETX11ELECIDLE;
  wire PIPETX11ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25200.18-25200.33" *)
  input [17:0] PIPETX11EQCOEFF;
  wire [17:0] PIPETX11EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24800.18-24800.35" *)
  output [1:0] PIPETX11EQCONTROL;
  wire [1:0] PIPETX11EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24801.18-24801.34" *)
  output [5:0] PIPETX11EQDEEMPH;
  wire [5:0] PIPETX11EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25201.11-25201.25" *)
  input PIPETX11EQDONE;
  wire PIPETX11EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24802.18-24802.35" *)
  output [1:0] PIPETX11POWERDOWN;
  wire [1:0] PIPETX11POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24803.12-24803.30" *)
  output PIPETX11STARTBLOCK;
  wire PIPETX11STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24804.18-24804.36" *)
  output [1:0] PIPETX11SYNCHEADER;
  wire [1:0] PIPETX11SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24805.18-24805.33" *)
  output [1:0] PIPETX12CHARISK;
  wire [1:0] PIPETX12CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24806.12-24806.30" *)
  output PIPETX12COMPLIANCE;
  wire PIPETX12COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24807.19-24807.31" *)
  output [31:0] PIPETX12DATA;
  wire [31:0] PIPETX12DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24808.12-24808.29" *)
  output PIPETX12DATAVALID;
  wire PIPETX12DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24809.12-24809.28" *)
  output PIPETX12ELECIDLE;
  wire PIPETX12ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25202.18-25202.33" *)
  input [17:0] PIPETX12EQCOEFF;
  wire [17:0] PIPETX12EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24810.18-24810.35" *)
  output [1:0] PIPETX12EQCONTROL;
  wire [1:0] PIPETX12EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24811.18-24811.34" *)
  output [5:0] PIPETX12EQDEEMPH;
  wire [5:0] PIPETX12EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25203.11-25203.25" *)
  input PIPETX12EQDONE;
  wire PIPETX12EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24812.18-24812.35" *)
  output [1:0] PIPETX12POWERDOWN;
  wire [1:0] PIPETX12POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24813.12-24813.30" *)
  output PIPETX12STARTBLOCK;
  wire PIPETX12STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24814.18-24814.36" *)
  output [1:0] PIPETX12SYNCHEADER;
  wire [1:0] PIPETX12SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24815.18-24815.33" *)
  output [1:0] PIPETX13CHARISK;
  wire [1:0] PIPETX13CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24816.12-24816.30" *)
  output PIPETX13COMPLIANCE;
  wire PIPETX13COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24817.19-24817.31" *)
  output [31:0] PIPETX13DATA;
  wire [31:0] PIPETX13DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24818.12-24818.29" *)
  output PIPETX13DATAVALID;
  wire PIPETX13DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24819.12-24819.28" *)
  output PIPETX13ELECIDLE;
  wire PIPETX13ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25204.18-25204.33" *)
  input [17:0] PIPETX13EQCOEFF;
  wire [17:0] PIPETX13EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24820.18-24820.35" *)
  output [1:0] PIPETX13EQCONTROL;
  wire [1:0] PIPETX13EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24821.18-24821.34" *)
  output [5:0] PIPETX13EQDEEMPH;
  wire [5:0] PIPETX13EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25205.11-25205.25" *)
  input PIPETX13EQDONE;
  wire PIPETX13EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24822.18-24822.35" *)
  output [1:0] PIPETX13POWERDOWN;
  wire [1:0] PIPETX13POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24823.12-24823.30" *)
  output PIPETX13STARTBLOCK;
  wire PIPETX13STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24824.18-24824.36" *)
  output [1:0] PIPETX13SYNCHEADER;
  wire [1:0] PIPETX13SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24825.18-24825.33" *)
  output [1:0] PIPETX14CHARISK;
  wire [1:0] PIPETX14CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24826.12-24826.30" *)
  output PIPETX14COMPLIANCE;
  wire PIPETX14COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24827.19-24827.31" *)
  output [31:0] PIPETX14DATA;
  wire [31:0] PIPETX14DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24828.12-24828.29" *)
  output PIPETX14DATAVALID;
  wire PIPETX14DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24829.12-24829.28" *)
  output PIPETX14ELECIDLE;
  wire PIPETX14ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25206.18-25206.33" *)
  input [17:0] PIPETX14EQCOEFF;
  wire [17:0] PIPETX14EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24830.18-24830.35" *)
  output [1:0] PIPETX14EQCONTROL;
  wire [1:0] PIPETX14EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24831.18-24831.34" *)
  output [5:0] PIPETX14EQDEEMPH;
  wire [5:0] PIPETX14EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25207.11-25207.25" *)
  input PIPETX14EQDONE;
  wire PIPETX14EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24832.18-24832.35" *)
  output [1:0] PIPETX14POWERDOWN;
  wire [1:0] PIPETX14POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24833.12-24833.30" *)
  output PIPETX14STARTBLOCK;
  wire PIPETX14STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24834.18-24834.36" *)
  output [1:0] PIPETX14SYNCHEADER;
  wire [1:0] PIPETX14SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24835.18-24835.33" *)
  output [1:0] PIPETX15CHARISK;
  wire [1:0] PIPETX15CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24836.12-24836.30" *)
  output PIPETX15COMPLIANCE;
  wire PIPETX15COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24837.19-24837.31" *)
  output [31:0] PIPETX15DATA;
  wire [31:0] PIPETX15DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24838.12-24838.29" *)
  output PIPETX15DATAVALID;
  wire PIPETX15DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24839.12-24839.28" *)
  output PIPETX15ELECIDLE;
  wire PIPETX15ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25208.18-25208.33" *)
  input [17:0] PIPETX15EQCOEFF;
  wire [17:0] PIPETX15EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24840.18-24840.35" *)
  output [1:0] PIPETX15EQCONTROL;
  wire [1:0] PIPETX15EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24841.18-24841.34" *)
  output [5:0] PIPETX15EQDEEMPH;
  wire [5:0] PIPETX15EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25209.11-25209.25" *)
  input PIPETX15EQDONE;
  wire PIPETX15EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24842.18-24842.35" *)
  output [1:0] PIPETX15POWERDOWN;
  wire [1:0] PIPETX15POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24843.12-24843.30" *)
  output PIPETX15STARTBLOCK;
  wire PIPETX15STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24844.18-24844.36" *)
  output [1:0] PIPETX15SYNCHEADER;
  wire [1:0] PIPETX15SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24845.12-24845.24" *)
  output PIPETXDEEMPH;
  wire PIPETXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24846.18-24846.30" *)
  output [2:0] PIPETXMARGIN;
  wire [2:0] PIPETXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24847.18-24847.28" *)
  output [1:0] PIPETXRATE;
  wire [1:0] PIPETXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24848.12-24848.25" *)
  output PIPETXRCVRDET;
  wire PIPETXRCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24849.12-24849.23" *)
  output PIPETXRESET;
  wire PIPETXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24850.12-24850.23" *)
  output PIPETXSWING;
  wire PIPETXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24851.12-24851.26" *)
  output PLEQINPROGRESS;
  wire PLEQINPROGRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24852.18-24852.27" *)
  output [1:0] PLEQPHASE;
  wire [1:0] PLEQPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25210.11-25210.30" *)
  input PLEQRESETEIEOSCOUNT;
  wire PLEQRESETEIEOSCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25211.11-25211.37" *)
  input PLGEN2UPSTREAMPREFERDEEMPH;
  wire PLGEN2UPSTREAMPREFERDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24853.12-24853.29" *)
  output PLGEN34EQMISMATCH;
  wire PLGEN34EQMISMATCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25212.11-25212.29" *)
  input PLGEN34REDOEQSPEED;
  wire PLGEN34REDOEQSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25213.11-25213.34" *)
  input PLGEN34REDOEQUALIZATION;
  wire PLGEN34REDOEQUALIZATION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25214.11-25214.17" *)
  input RESETN;
  wire RESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25215.19-25215.31" *)
  input [255:0] SAXISCCTDATA;
  wire [255:0] SAXISCCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25216.17-25216.29" *)
  input [7:0] SAXISCCTKEEP;
  wire [7:0] SAXISCCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25217.11-25217.23" *)
  input SAXISCCTLAST;
  wire SAXISCCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24854.18-24854.31" *)
  output [3:0] SAXISCCTREADY;
  wire [3:0] SAXISCCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25218.18-25218.30" *)
  input [32:0] SAXISCCTUSER;
  wire [32:0] SAXISCCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25219.11-25219.24" *)
  input SAXISCCTVALID;
  wire SAXISCCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25220.19-25220.31" *)
  input [255:0] SAXISRQTDATA;
  wire [255:0] SAXISRQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25221.17-25221.29" *)
  input [7:0] SAXISRQTKEEP;
  wire [7:0] SAXISRQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25222.11-25222.23" *)
  input SAXISRQTLAST;
  wire SAXISRQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24855.18-24855.31" *)
  output [3:0] SAXISRQTREADY;
  wire [3:0] SAXISRQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25223.18-25223.30" *)
  input [61:0] SAXISRQTUSER;
  wire [61:0] SAXISRQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25224.11-25224.24" *)
  input SAXISRQTVALID;
  wire SAXISRQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25225.11-25225.18" *)
  input USERCLK;
  wire USERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25226.11-25226.19" *)
  input USERCLK2;
  wire USERCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25227.11-25227.20" *)
  input USERCLKEN;
  wire USERCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25228.18-25228.29" *)
  input [31:0] USERSPAREIN;
  wire [31:0] USERSPAREIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24856.19-24856.31" *)
  output [31:0] USERSPAREOUT;
  wire [31:0] USERSPAREOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25231.1-26535.10" *)
module PCIE4CE4(AXIUSEROUT, CCIXTXCREDIT, CFGBUSNUMBER, CFGCURRENTSPEED, CFGERRCOROUT, CFGERRFATALOUT, CFGERRNONFATALOUT, CFGEXTFUNCTIONNUMBER, CFGEXTREADRECEIVED, CFGEXTREGISTERNUMBER, CFGEXTWRITEBYTEENABLE, CFGEXTWRITEDATA, CFGEXTWRITERECEIVED, CFGFCCPLD, CFGFCCPLH, CFGFCNPD, CFGFCNPH, CFGFCPD, CFGFCPH, CFGFLRINPROCESS, CFGFUNCTIONPOWERSTATE
, CFGFUNCTIONSTATUS, CFGHOTRESETOUT, CFGINTERRUPTMSIDATA, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIFAIL, CFGINTERRUPTMSIMASKUPDATE, CFGINTERRUPTMSIMMENABLE, CFGINTERRUPTMSISENT, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXMASK, CFGINTERRUPTMSIXVECPENDINGSTATUS, CFGINTERRUPTSENT, CFGLINKPOWERSTATE, CFGLOCALERROROUT, CFGLOCALERRORVALID, CFGLTRENABLE, CFGLTSSMSTATE, CFGMAXPAYLOAD, CFGMAXREADREQ, CFGMGMTREADDATA, CFGMGMTREADWRITEDONE
, CFGMSGRECEIVED, CFGMSGRECEIVEDDATA, CFGMSGRECEIVEDTYPE, CFGMSGTRANSMITDONE, CFGMSIXRAMADDRESS, CFGMSIXRAMREADENABLE, CFGMSIXRAMWRITEBYTEENABLE, CFGMSIXRAMWRITEDATA, CFGNEGOTIATEDWIDTH, CFGOBFFENABLE, CFGPHYLINKDOWN, CFGPHYLINKSTATUS, CFGPLSTATUSCHANGE, CFGPOWERSTATECHANGEINTERRUPT, CFGRCBSTATUS, CFGRXPMSTATE, CFGTPHRAMADDRESS, CFGTPHRAMREADENABLE, CFGTPHRAMWRITEBYTEENABLE, CFGTPHRAMWRITEDATA, CFGTPHREQUESTERENABLE
, CFGTPHSTMODE, CFGTXPMSTATE, CFGVC1ENABLE, CFGVC1NEGOTIATIONPENDING, CONFMCAPDESIGNSWITCH, CONFMCAPEOS, CONFMCAPINUSEBYPCIE, CONFREQREADY, CONFRESPRDATA, CONFRESPVALID, DBGCCIXOUT, DBGCTRL0OUT, DBGCTRL1OUT, DBGDATA0OUT, DBGDATA1OUT, DRPDO, DRPRDY, MAXISCCIXRXTUSER, MAXISCCIXRXTVALID, MAXISCQTDATA, MAXISCQTKEEP
, MAXISCQTLAST, MAXISCQTUSER, MAXISCQTVALID, MAXISRCTDATA, MAXISRCTKEEP, MAXISRCTLAST, MAXISRCTUSER, MAXISRCTVALID, MIREPLAYRAMADDRESS0, MIREPLAYRAMADDRESS1, MIREPLAYRAMREADENABLE0, MIREPLAYRAMREADENABLE1, MIREPLAYRAMWRITEDATA0, MIREPLAYRAMWRITEDATA1, MIREPLAYRAMWRITEENABLE0, MIREPLAYRAMWRITEENABLE1, MIRXCOMPLETIONRAMREADADDRESS0, MIRXCOMPLETIONRAMREADADDRESS1, MIRXCOMPLETIONRAMREADENABLE0, MIRXCOMPLETIONRAMREADENABLE1, MIRXCOMPLETIONRAMWRITEADDRESS0
, MIRXCOMPLETIONRAMWRITEADDRESS1, MIRXCOMPLETIONRAMWRITEDATA0, MIRXCOMPLETIONRAMWRITEDATA1, MIRXCOMPLETIONRAMWRITEENABLE0, MIRXCOMPLETIONRAMWRITEENABLE1, MIRXPOSTEDREQUESTRAMREADADDRESS0, MIRXPOSTEDREQUESTRAMREADADDRESS1, MIRXPOSTEDREQUESTRAMREADENABLE0, MIRXPOSTEDREQUESTRAMREADENABLE1, MIRXPOSTEDREQUESTRAMWRITEADDRESS0, MIRXPOSTEDREQUESTRAMWRITEADDRESS1, MIRXPOSTEDREQUESTRAMWRITEDATA0, MIRXPOSTEDREQUESTRAMWRITEDATA1, MIRXPOSTEDREQUESTRAMWRITEENABLE0, MIRXPOSTEDREQUESTRAMWRITEENABLE1, PCIECQNPREQCOUNT, PCIEPERST0B, PCIEPERST1B, PCIERQSEQNUM0, PCIERQSEQNUM1, PCIERQSEQNUMVLD0
, PCIERQSEQNUMVLD1, PCIERQTAG0, PCIERQTAG1, PCIERQTAGAV, PCIERQTAGVLD0, PCIERQTAGVLD1, PCIETFCNPDAV, PCIETFCNPHAV, PIPERX00EQCONTROL, PIPERX00POLARITY, PIPERX01EQCONTROL, PIPERX01POLARITY, PIPERX02EQCONTROL, PIPERX02POLARITY, PIPERX03EQCONTROL, PIPERX03POLARITY, PIPERX04EQCONTROL, PIPERX04POLARITY, PIPERX05EQCONTROL, PIPERX05POLARITY, PIPERX06EQCONTROL
, PIPERX06POLARITY, PIPERX07EQCONTROL, PIPERX07POLARITY, PIPERX08EQCONTROL, PIPERX08POLARITY, PIPERX09EQCONTROL, PIPERX09POLARITY, PIPERX10EQCONTROL, PIPERX10POLARITY, PIPERX11EQCONTROL, PIPERX11POLARITY, PIPERX12EQCONTROL, PIPERX12POLARITY, PIPERX13EQCONTROL, PIPERX13POLARITY, PIPERX14EQCONTROL, PIPERX14POLARITY, PIPERX15EQCONTROL, PIPERX15POLARITY, PIPERXEQLPLFFS, PIPERXEQLPTXPRESET
, PIPETX00CHARISK, PIPETX00COMPLIANCE, PIPETX00DATA, PIPETX00DATAVALID, PIPETX00ELECIDLE, PIPETX00EQCONTROL, PIPETX00EQDEEMPH, PIPETX00POWERDOWN, PIPETX00STARTBLOCK, PIPETX00SYNCHEADER, PIPETX01CHARISK, PIPETX01COMPLIANCE, PIPETX01DATA, PIPETX01DATAVALID, PIPETX01ELECIDLE, PIPETX01EQCONTROL, PIPETX01EQDEEMPH, PIPETX01POWERDOWN, PIPETX01STARTBLOCK, PIPETX01SYNCHEADER, PIPETX02CHARISK
, PIPETX02COMPLIANCE, PIPETX02DATA, PIPETX02DATAVALID, PIPETX02ELECIDLE, PIPETX02EQCONTROL, PIPETX02EQDEEMPH, PIPETX02POWERDOWN, PIPETX02STARTBLOCK, PIPETX02SYNCHEADER, PIPETX03CHARISK, PIPETX03COMPLIANCE, PIPETX03DATA, PIPETX03DATAVALID, PIPETX03ELECIDLE, PIPETX03EQCONTROL, PIPETX03EQDEEMPH, PIPETX03POWERDOWN, PIPETX03STARTBLOCK, PIPETX03SYNCHEADER, PIPETX04CHARISK, PIPETX04COMPLIANCE
, PIPETX04DATA, PIPETX04DATAVALID, PIPETX04ELECIDLE, PIPETX04EQCONTROL, PIPETX04EQDEEMPH, PIPETX04POWERDOWN, PIPETX04STARTBLOCK, PIPETX04SYNCHEADER, PIPETX05CHARISK, PIPETX05COMPLIANCE, PIPETX05DATA, PIPETX05DATAVALID, PIPETX05ELECIDLE, PIPETX05EQCONTROL, PIPETX05EQDEEMPH, PIPETX05POWERDOWN, PIPETX05STARTBLOCK, PIPETX05SYNCHEADER, PIPETX06CHARISK, PIPETX06COMPLIANCE, PIPETX06DATA
, PIPETX06DATAVALID, PIPETX06ELECIDLE, PIPETX06EQCONTROL, PIPETX06EQDEEMPH, PIPETX06POWERDOWN, PIPETX06STARTBLOCK, PIPETX06SYNCHEADER, PIPETX07CHARISK, PIPETX07COMPLIANCE, PIPETX07DATA, PIPETX07DATAVALID, PIPETX07ELECIDLE, PIPETX07EQCONTROL, PIPETX07EQDEEMPH, PIPETX07POWERDOWN, PIPETX07STARTBLOCK, PIPETX07SYNCHEADER, PIPETX08CHARISK, PIPETX08COMPLIANCE, PIPETX08DATA, PIPETX08DATAVALID
, PIPETX08ELECIDLE, PIPETX08EQCONTROL, PIPETX08EQDEEMPH, PIPETX08POWERDOWN, PIPETX08STARTBLOCK, PIPETX08SYNCHEADER, PIPETX09CHARISK, PIPETX09COMPLIANCE, PIPETX09DATA, PIPETX09DATAVALID, PIPETX09ELECIDLE, PIPETX09EQCONTROL, PIPETX09EQDEEMPH, PIPETX09POWERDOWN, PIPETX09STARTBLOCK, PIPETX09SYNCHEADER, PIPETX10CHARISK, PIPETX10COMPLIANCE, PIPETX10DATA, PIPETX10DATAVALID, PIPETX10ELECIDLE
, PIPETX10EQCONTROL, PIPETX10EQDEEMPH, PIPETX10POWERDOWN, PIPETX10STARTBLOCK, PIPETX10SYNCHEADER, PIPETX11CHARISK, PIPETX11COMPLIANCE, PIPETX11DATA, PIPETX11DATAVALID, PIPETX11ELECIDLE, PIPETX11EQCONTROL, PIPETX11EQDEEMPH, PIPETX11POWERDOWN, PIPETX11STARTBLOCK, PIPETX11SYNCHEADER, PIPETX12CHARISK, PIPETX12COMPLIANCE, PIPETX12DATA, PIPETX12DATAVALID, PIPETX12ELECIDLE, PIPETX12EQCONTROL
, PIPETX12EQDEEMPH, PIPETX12POWERDOWN, PIPETX12STARTBLOCK, PIPETX12SYNCHEADER, PIPETX13CHARISK, PIPETX13COMPLIANCE, PIPETX13DATA, PIPETX13DATAVALID, PIPETX13ELECIDLE, PIPETX13EQCONTROL, PIPETX13EQDEEMPH, PIPETX13POWERDOWN, PIPETX13STARTBLOCK, PIPETX13SYNCHEADER, PIPETX14CHARISK, PIPETX14COMPLIANCE, PIPETX14DATA, PIPETX14DATAVALID, PIPETX14ELECIDLE, PIPETX14EQCONTROL, PIPETX14EQDEEMPH
, PIPETX14POWERDOWN, PIPETX14STARTBLOCK, PIPETX14SYNCHEADER, PIPETX15CHARISK, PIPETX15COMPLIANCE, PIPETX15DATA, PIPETX15DATAVALID, PIPETX15ELECIDLE, PIPETX15EQCONTROL, PIPETX15EQDEEMPH, PIPETX15POWERDOWN, PIPETX15STARTBLOCK, PIPETX15SYNCHEADER, PIPETXDEEMPH, PIPETXMARGIN, PIPETXRATE, PIPETXRCVRDET, PIPETXRESET, PIPETXSWING, PLEQINPROGRESS, PLEQPHASE
, PLGEN34EQMISMATCH, SAXISCCTREADY, SAXISRQTREADY, USERSPAREOUT, AXIUSERIN, CCIXOPTIMIZEDTLPTXANDRXENABLE, CCIXRXCORRECTABLEERRORDETECTED, CCIXRXFIFOOVERFLOW, CCIXRXTLPFORWARDED0, CCIXRXTLPFORWARDED1, CCIXRXTLPFORWARDEDLENGTH0, CCIXRXTLPFORWARDEDLENGTH1, CCIXRXUNCORRECTABLEERRORDETECTED, CFGCONFIGSPACEENABLE, CFGDEVIDPF0, CFGDEVIDPF1, CFGDEVIDPF2, CFGDEVIDPF3, CFGDSBUSNUMBER, CFGDSDEVICENUMBER, CFGDSFUNCTIONNUMBER
, CFGDSN, CFGDSPORTNUMBER, CFGERRCORIN, CFGERRUNCORIN, CFGEXTREADDATA, CFGEXTREADDATAVALID, CFGFCSEL, CFGFCVCSEL, CFGFLRDONE, CFGHOTRESETIN, CFGINTERRUPTINT, CFGINTERRUPTMSIATTR, CFGINTERRUPTMSIFUNCTIONNUMBER, CFGINTERRUPTMSIINT, CFGINTERRUPTMSIPENDINGSTATUS, CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE, CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM, CFGINTERRUPTMSISELECT, CFGINTERRUPTMSITPHPRESENT, CFGINTERRUPTMSITPHSTTAG, CFGINTERRUPTMSITPHTYPE
, CFGINTERRUPTMSIXADDRESS, CFGINTERRUPTMSIXDATA, CFGINTERRUPTMSIXINT, CFGINTERRUPTMSIXVECPENDING, CFGINTERRUPTPENDING, CFGLINKTRAININGENABLE, CFGMGMTADDR, CFGMGMTBYTEENABLE, CFGMGMTDEBUGACCESS, CFGMGMTFUNCTIONNUMBER, CFGMGMTREAD, CFGMGMTWRITE, CFGMGMTWRITEDATA, CFGMSGTRANSMIT, CFGMSGTRANSMITDATA, CFGMSGTRANSMITTYPE, CFGMSIXRAMREADDATA, CFGPMASPML1ENTRYREJECT, CFGPMASPMTXL0SENTRYDISABLE, CFGPOWERSTATECHANGEACK, CFGREQPMTRANSITIONL23READY
, CFGREVIDPF0, CFGREVIDPF1, CFGREVIDPF2, CFGREVIDPF3, CFGSUBSYSIDPF0, CFGSUBSYSIDPF1, CFGSUBSYSIDPF2, CFGSUBSYSIDPF3, CFGSUBSYSVENDID, CFGTPHRAMREADDATA, CFGVENDID, CFGVFFLRDONE, CFGVFFLRFUNCNUM, CONFMCAPREQUESTBYCONF, CONFREQDATA, CONFREQREGNUM, CONFREQTYPE, CONFREQVALID, CORECLK, CORECLKCCIX, CORECLKMIREPLAYRAM0
, CORECLKMIREPLAYRAM1, CORECLKMIRXCOMPLETIONRAM0, CORECLKMIRXCOMPLETIONRAM1, CORECLKMIRXPOSTEDREQUESTRAM0, CORECLKMIRXPOSTEDREQUESTRAM1, DBGSEL0, DBGSEL1, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, MAXISCQTREADY, MAXISRCTREADY, MCAPCLK, MCAPPERST0B, MCAPPERST1B, MGMTRESETN, MGMTSTICKYRESETN, MIREPLAYRAMERRCOR, MIREPLAYRAMERRUNCOR
, MIREPLAYRAMREADDATA0, MIREPLAYRAMREADDATA1, MIRXCOMPLETIONRAMERRCOR, MIRXCOMPLETIONRAMERRUNCOR, MIRXCOMPLETIONRAMREADDATA0, MIRXCOMPLETIONRAMREADDATA1, MIRXPOSTEDREQUESTRAMERRCOR, MIRXPOSTEDREQUESTRAMERRUNCOR, MIRXPOSTEDREQUESTRAMREADDATA0, MIRXPOSTEDREQUESTRAMREADDATA1, PCIECOMPLDELIVERED, PCIECOMPLDELIVEREDTAG0, PCIECOMPLDELIVEREDTAG1, PCIECQNPREQ, PCIECQNPUSERCREDITRCVD, PCIECQPIPELINEEMPTY, PCIEPOSTEDREQDELIVERED, PIPECLK, PIPECLKEN, PIPEEQFS, PIPEEQLF
, PIPERESETN, PIPERX00CHARISK, PIPERX00DATA, PIPERX00DATAVALID, PIPERX00ELECIDLE, PIPERX00EQDONE, PIPERX00EQLPADAPTDONE, PIPERX00EQLPLFFSSEL, PIPERX00EQLPNEWTXCOEFFORPRESET, PIPERX00PHYSTATUS, PIPERX00STARTBLOCK, PIPERX00STATUS, PIPERX00SYNCHEADER, PIPERX00VALID, PIPERX01CHARISK, PIPERX01DATA, PIPERX01DATAVALID, PIPERX01ELECIDLE, PIPERX01EQDONE, PIPERX01EQLPADAPTDONE, PIPERX01EQLPLFFSSEL
, PIPERX01EQLPNEWTXCOEFFORPRESET, PIPERX01PHYSTATUS, PIPERX01STARTBLOCK, PIPERX01STATUS, PIPERX01SYNCHEADER, PIPERX01VALID, PIPERX02CHARISK, PIPERX02DATA, PIPERX02DATAVALID, PIPERX02ELECIDLE, PIPERX02EQDONE, PIPERX02EQLPADAPTDONE, PIPERX02EQLPLFFSSEL, PIPERX02EQLPNEWTXCOEFFORPRESET, PIPERX02PHYSTATUS, PIPERX02STARTBLOCK, PIPERX02STATUS, PIPERX02SYNCHEADER, PIPERX02VALID, PIPERX03CHARISK, PIPERX03DATA
, PIPERX03DATAVALID, PIPERX03ELECIDLE, PIPERX03EQDONE, PIPERX03EQLPADAPTDONE, PIPERX03EQLPLFFSSEL, PIPERX03EQLPNEWTXCOEFFORPRESET, PIPERX03PHYSTATUS, PIPERX03STARTBLOCK, PIPERX03STATUS, PIPERX03SYNCHEADER, PIPERX03VALID, PIPERX04CHARISK, PIPERX04DATA, PIPERX04DATAVALID, PIPERX04ELECIDLE, PIPERX04EQDONE, PIPERX04EQLPADAPTDONE, PIPERX04EQLPLFFSSEL, PIPERX04EQLPNEWTXCOEFFORPRESET, PIPERX04PHYSTATUS, PIPERX04STARTBLOCK
, PIPERX04STATUS, PIPERX04SYNCHEADER, PIPERX04VALID, PIPERX05CHARISK, PIPERX05DATA, PIPERX05DATAVALID, PIPERX05ELECIDLE, PIPERX05EQDONE, PIPERX05EQLPADAPTDONE, PIPERX05EQLPLFFSSEL, PIPERX05EQLPNEWTXCOEFFORPRESET, PIPERX05PHYSTATUS, PIPERX05STARTBLOCK, PIPERX05STATUS, PIPERX05SYNCHEADER, PIPERX05VALID, PIPERX06CHARISK, PIPERX06DATA, PIPERX06DATAVALID, PIPERX06ELECIDLE, PIPERX06EQDONE
, PIPERX06EQLPADAPTDONE, PIPERX06EQLPLFFSSEL, PIPERX06EQLPNEWTXCOEFFORPRESET, PIPERX06PHYSTATUS, PIPERX06STARTBLOCK, PIPERX06STATUS, PIPERX06SYNCHEADER, PIPERX06VALID, PIPERX07CHARISK, PIPERX07DATA, PIPERX07DATAVALID, PIPERX07ELECIDLE, PIPERX07EQDONE, PIPERX07EQLPADAPTDONE, PIPERX07EQLPLFFSSEL, PIPERX07EQLPNEWTXCOEFFORPRESET, PIPERX07PHYSTATUS, PIPERX07STARTBLOCK, PIPERX07STATUS, PIPERX07SYNCHEADER, PIPERX07VALID
, PIPERX08CHARISK, PIPERX08DATA, PIPERX08DATAVALID, PIPERX08ELECIDLE, PIPERX08EQDONE, PIPERX08EQLPADAPTDONE, PIPERX08EQLPLFFSSEL, PIPERX08EQLPNEWTXCOEFFORPRESET, PIPERX08PHYSTATUS, PIPERX08STARTBLOCK, PIPERX08STATUS, PIPERX08SYNCHEADER, PIPERX08VALID, PIPERX09CHARISK, PIPERX09DATA, PIPERX09DATAVALID, PIPERX09ELECIDLE, PIPERX09EQDONE, PIPERX09EQLPADAPTDONE, PIPERX09EQLPLFFSSEL, PIPERX09EQLPNEWTXCOEFFORPRESET
, PIPERX09PHYSTATUS, PIPERX09STARTBLOCK, PIPERX09STATUS, PIPERX09SYNCHEADER, PIPERX09VALID, PIPERX10CHARISK, PIPERX10DATA, PIPERX10DATAVALID, PIPERX10ELECIDLE, PIPERX10EQDONE, PIPERX10EQLPADAPTDONE, PIPERX10EQLPLFFSSEL, PIPERX10EQLPNEWTXCOEFFORPRESET, PIPERX10PHYSTATUS, PIPERX10STARTBLOCK, PIPERX10STATUS, PIPERX10SYNCHEADER, PIPERX10VALID, PIPERX11CHARISK, PIPERX11DATA, PIPERX11DATAVALID
, PIPERX11ELECIDLE, PIPERX11EQDONE, PIPERX11EQLPADAPTDONE, PIPERX11EQLPLFFSSEL, PIPERX11EQLPNEWTXCOEFFORPRESET, PIPERX11PHYSTATUS, PIPERX11STARTBLOCK, PIPERX11STATUS, PIPERX11SYNCHEADER, PIPERX11VALID, PIPERX12CHARISK, PIPERX12DATA, PIPERX12DATAVALID, PIPERX12ELECIDLE, PIPERX12EQDONE, PIPERX12EQLPADAPTDONE, PIPERX12EQLPLFFSSEL, PIPERX12EQLPNEWTXCOEFFORPRESET, PIPERX12PHYSTATUS, PIPERX12STARTBLOCK, PIPERX12STATUS
, PIPERX12SYNCHEADER, PIPERX12VALID, PIPERX13CHARISK, PIPERX13DATA, PIPERX13DATAVALID, PIPERX13ELECIDLE, PIPERX13EQDONE, PIPERX13EQLPADAPTDONE, PIPERX13EQLPLFFSSEL, PIPERX13EQLPNEWTXCOEFFORPRESET, PIPERX13PHYSTATUS, PIPERX13STARTBLOCK, PIPERX13STATUS, PIPERX13SYNCHEADER, PIPERX13VALID, PIPERX14CHARISK, PIPERX14DATA, PIPERX14DATAVALID, PIPERX14ELECIDLE, PIPERX14EQDONE, PIPERX14EQLPADAPTDONE
, PIPERX14EQLPLFFSSEL, PIPERX14EQLPNEWTXCOEFFORPRESET, PIPERX14PHYSTATUS, PIPERX14STARTBLOCK, PIPERX14STATUS, PIPERX14SYNCHEADER, PIPERX14VALID, PIPERX15CHARISK, PIPERX15DATA, PIPERX15DATAVALID, PIPERX15ELECIDLE, PIPERX15EQDONE, PIPERX15EQLPADAPTDONE, PIPERX15EQLPLFFSSEL, PIPERX15EQLPNEWTXCOEFFORPRESET, PIPERX15PHYSTATUS, PIPERX15STARTBLOCK, PIPERX15STATUS, PIPERX15SYNCHEADER, PIPERX15VALID, PIPETX00EQCOEFF
, PIPETX00EQDONE, PIPETX01EQCOEFF, PIPETX01EQDONE, PIPETX02EQCOEFF, PIPETX02EQDONE, PIPETX03EQCOEFF, PIPETX03EQDONE, PIPETX04EQCOEFF, PIPETX04EQDONE, PIPETX05EQCOEFF, PIPETX05EQDONE, PIPETX06EQCOEFF, PIPETX06EQDONE, PIPETX07EQCOEFF, PIPETX07EQDONE, PIPETX08EQCOEFF, PIPETX08EQDONE, PIPETX09EQCOEFF, PIPETX09EQDONE, PIPETX10EQCOEFF, PIPETX10EQDONE
, PIPETX11EQCOEFF, PIPETX11EQDONE, PIPETX12EQCOEFF, PIPETX12EQDONE, PIPETX13EQCOEFF, PIPETX13EQDONE, PIPETX14EQCOEFF, PIPETX14EQDONE, PIPETX15EQCOEFF, PIPETX15EQDONE, PLEQRESETEIEOSCOUNT, PLGEN2UPSTREAMPREFERDEEMPH, PLGEN34REDOEQSPEED, PLGEN34REDOEQUALIZATION, RESETN, SAXISCCIXTXTDATA, SAXISCCIXTXTUSER, SAXISCCIXTXTVALID, SAXISCCTDATA, SAXISCCTKEEP, SAXISCCTLAST
, SAXISCCTUSER, SAXISCCTVALID, SAXISRQTDATA, SAXISRQTKEEP, SAXISRQTLAST, SAXISRQTUSER, SAXISRQTVALID, USERCLK, USERCLK2, USERCLKEN, USERSPAREIN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26150.17-26150.26" *)
  input [7:0] AXIUSERIN;
  wire [7:0] AXIUSERIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25810.18-25810.28" *)
  output [7:0] AXIUSEROUT;
  wire [7:0] AXIUSEROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26151.11-26151.40" *)
  input CCIXOPTIMIZEDTLPTXANDRXENABLE;
  wire CCIXOPTIMIZEDTLPTXANDRXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26152.11-26152.41" *)
  input CCIXRXCORRECTABLEERRORDETECTED;
  wire CCIXRXCORRECTABLEERRORDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26153.11-26153.29" *)
  input CCIXRXFIFOOVERFLOW;
  wire CCIXRXFIFOOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26154.11-26154.30" *)
  input CCIXRXTLPFORWARDED0;
  wire CCIXRXTLPFORWARDED0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26155.11-26155.30" *)
  input CCIXRXTLPFORWARDED1;
  wire CCIXRXTLPFORWARDED1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26156.17-26156.42" *)
  input [5:0] CCIXRXTLPFORWARDEDLENGTH0;
  wire [5:0] CCIXRXTLPFORWARDEDLENGTH0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26157.17-26157.42" *)
  input [5:0] CCIXRXTLPFORWARDEDLENGTH1;
  wire [5:0] CCIXRXTLPFORWARDEDLENGTH1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26158.11-26158.43" *)
  input CCIXRXUNCORRECTABLEERRORDETECTED;
  wire CCIXRXUNCORRECTABLEERRORDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25811.12-25811.24" *)
  output CCIXTXCREDIT;
  wire CCIXTXCREDIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25812.18-25812.30" *)
  output [7:0] CFGBUSNUMBER;
  wire [7:0] CFGBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26159.11-26159.31" *)
  input CFGCONFIGSPACEENABLE;
  wire CFGCONFIGSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25813.18-25813.33" *)
  output [1:0] CFGCURRENTSPEED;
  wire [1:0] CFGCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26160.18-26160.29" *)
  input [15:0] CFGDEVIDPF0;
  wire [15:0] CFGDEVIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26161.18-26161.29" *)
  input [15:0] CFGDEVIDPF1;
  wire [15:0] CFGDEVIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26162.18-26162.29" *)
  input [15:0] CFGDEVIDPF2;
  wire [15:0] CFGDEVIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26163.18-26163.29" *)
  input [15:0] CFGDEVIDPF3;
  wire [15:0] CFGDEVIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26164.17-26164.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26165.17-26165.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26166.17-26166.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26167.18-26167.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26168.17-26168.32" *)
  input [7:0] CFGDSPORTNUMBER;
  wire [7:0] CFGDSPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26169.11-26169.22" *)
  input CFGERRCORIN;
  wire CFGERRCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25814.12-25814.24" *)
  output CFGERRCOROUT;
  wire CFGERRCOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25815.12-25815.26" *)
  output CFGERRFATALOUT;
  wire CFGERRFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25816.12-25816.29" *)
  output CFGERRNONFATALOUT;
  wire CFGERRNONFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26170.11-26170.24" *)
  input CFGERRUNCORIN;
  wire CFGERRUNCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25817.18-25817.38" *)
  output [7:0] CFGEXTFUNCTIONNUMBER;
  wire [7:0] CFGEXTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26171.18-26171.32" *)
  input [31:0] CFGEXTREADDATA;
  wire [31:0] CFGEXTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26172.11-26172.30" *)
  input CFGEXTREADDATAVALID;
  wire CFGEXTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25818.12-25818.30" *)
  output CFGEXTREADRECEIVED;
  wire CFGEXTREADRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25819.18-25819.38" *)
  output [9:0] CFGEXTREGISTERNUMBER;
  wire [9:0] CFGEXTREGISTERNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25820.18-25820.39" *)
  output [3:0] CFGEXTWRITEBYTEENABLE;
  wire [3:0] CFGEXTWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25821.19-25821.34" *)
  output [31:0] CFGEXTWRITEDATA;
  wire [31:0] CFGEXTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25822.12-25822.31" *)
  output CFGEXTWRITERECEIVED;
  wire CFGEXTWRITERECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25823.19-25823.28" *)
  output [11:0] CFGFCCPLD;
  wire [11:0] CFGFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25824.18-25824.27" *)
  output [7:0] CFGFCCPLH;
  wire [7:0] CFGFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25825.19-25825.27" *)
  output [11:0] CFGFCNPD;
  wire [11:0] CFGFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25826.18-25826.26" *)
  output [7:0] CFGFCNPH;
  wire [7:0] CFGFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25827.19-25827.26" *)
  output [11:0] CFGFCPD;
  wire [11:0] CFGFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25828.18-25828.25" *)
  output [7:0] CFGFCPH;
  wire [7:0] CFGFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26173.17-26173.25" *)
  input [2:0] CFGFCSEL;
  wire [2:0] CFGFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26174.11-26174.21" *)
  input CFGFCVCSEL;
  wire CFGFCVCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26175.17-26175.27" *)
  input [3:0] CFGFLRDONE;
  wire [3:0] CFGFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25829.18-25829.33" *)
  output [3:0] CFGFLRINPROCESS;
  wire [3:0] CFGFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25830.19-25830.40" *)
  output [11:0] CFGFUNCTIONPOWERSTATE;
  wire [11:0] CFGFUNCTIONPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25831.19-25831.36" *)
  output [15:0] CFGFUNCTIONSTATUS;
  wire [15:0] CFGFUNCTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26176.11-26176.24" *)
  input CFGHOTRESETIN;
  wire CFGHOTRESETIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25832.12-25832.26" *)
  output CFGHOTRESETOUT;
  wire CFGHOTRESETOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26177.17-26177.32" *)
  input [3:0] CFGINTERRUPTINT;
  wire [3:0] CFGINTERRUPTINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26178.17-26178.36" *)
  input [2:0] CFGINTERRUPTMSIATTR;
  wire [2:0] CFGINTERRUPTMSIATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25833.19-25833.38" *)
  output [31:0] CFGINTERRUPTMSIDATA;
  wire [31:0] CFGINTERRUPTMSIDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25834.18-25834.39" *)
  output [3:0] CFGINTERRUPTMSIENABLE;
  wire [3:0] CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25835.12-25835.31" *)
  output CFGINTERRUPTMSIFAIL;
  wire CFGINTERRUPTMSIFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26179.17-26179.46" *)
  input [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  wire [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26180.18-26180.36" *)
  input [31:0] CFGINTERRUPTMSIINT;
  wire [31:0] CFGINTERRUPTMSIINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25836.12-25836.37" *)
  output CFGINTERRUPTMSIMASKUPDATE;
  wire CFGINTERRUPTMSIMASKUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25837.19-25837.42" *)
  output [11:0] CFGINTERRUPTMSIMMENABLE;
  wire [11:0] CFGINTERRUPTMSIMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26181.18-26181.46" *)
  input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  wire [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26182.11-26182.49" *)
  input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  wire CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26183.17-26183.56" *)
  input [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  wire [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26184.17-26184.38" *)
  input [1:0] CFGINTERRUPTMSISELECT;
  wire [1:0] CFGINTERRUPTMSISELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25838.12-25838.31" *)
  output CFGINTERRUPTMSISENT;
  wire CFGINTERRUPTMSISENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26185.11-26185.36" *)
  input CFGINTERRUPTMSITPHPRESENT;
  wire CFGINTERRUPTMSITPHPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26186.17-26186.40" *)
  input [7:0] CFGINTERRUPTMSITPHSTTAG;
  wire [7:0] CFGINTERRUPTMSITPHSTTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26187.17-26187.39" *)
  input [1:0] CFGINTERRUPTMSITPHTYPE;
  wire [1:0] CFGINTERRUPTMSITPHTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26188.18-26188.41" *)
  input [63:0] CFGINTERRUPTMSIXADDRESS;
  wire [63:0] CFGINTERRUPTMSIXADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26189.18-26189.38" *)
  input [31:0] CFGINTERRUPTMSIXDATA;
  wire [31:0] CFGINTERRUPTMSIXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25839.18-25839.40" *)
  output [3:0] CFGINTERRUPTMSIXENABLE;
  wire [3:0] CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26190.11-26190.30" *)
  input CFGINTERRUPTMSIXINT;
  wire CFGINTERRUPTMSIXINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25840.18-25840.38" *)
  output [3:0] CFGINTERRUPTMSIXMASK;
  wire [3:0] CFGINTERRUPTMSIXMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26191.17-26191.43" *)
  input [1:0] CFGINTERRUPTMSIXVECPENDING;
  wire [1:0] CFGINTERRUPTMSIXVECPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25841.12-25841.44" *)
  output CFGINTERRUPTMSIXVECPENDINGSTATUS;
  wire CFGINTERRUPTMSIXVECPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26192.17-26192.36" *)
  input [3:0] CFGINTERRUPTPENDING;
  wire [3:0] CFGINTERRUPTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25842.12-25842.28" *)
  output CFGINTERRUPTSENT;
  wire CFGINTERRUPTSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25843.18-25843.35" *)
  output [1:0] CFGLINKPOWERSTATE;
  wire [1:0] CFGLINKPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26193.11-26193.32" *)
  input CFGLINKTRAININGENABLE;
  wire CFGLINKTRAININGENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25844.18-25844.34" *)
  output [4:0] CFGLOCALERROROUT;
  wire [4:0] CFGLOCALERROROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25845.12-25845.30" *)
  output CFGLOCALERRORVALID;
  wire CFGLOCALERRORVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25846.12-25846.24" *)
  output CFGLTRENABLE;
  wire CFGLTRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25847.18-25847.31" *)
  output [5:0] CFGLTSSMSTATE;
  wire [5:0] CFGLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25848.18-25848.31" *)
  output [1:0] CFGMAXPAYLOAD;
  wire [1:0] CFGMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25849.18-25849.31" *)
  output [2:0] CFGMAXREADREQ;
  wire [2:0] CFGMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26194.17-26194.28" *)
  input [9:0] CFGMGMTADDR;
  wire [9:0] CFGMGMTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26195.17-26195.34" *)
  input [3:0] CFGMGMTBYTEENABLE;
  wire [3:0] CFGMGMTBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26196.11-26196.29" *)
  input CFGMGMTDEBUGACCESS;
  wire CFGMGMTDEBUGACCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26197.17-26197.38" *)
  input [7:0] CFGMGMTFUNCTIONNUMBER;
  wire [7:0] CFGMGMTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26198.11-26198.22" *)
  input CFGMGMTREAD;
  wire CFGMGMTREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25850.19-25850.34" *)
  output [31:0] CFGMGMTREADDATA;
  wire [31:0] CFGMGMTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25851.12-25851.32" *)
  output CFGMGMTREADWRITEDONE;
  wire CFGMGMTREADWRITEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26199.11-26199.23" *)
  input CFGMGMTWRITE;
  wire CFGMGMTWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26200.18-26200.34" *)
  input [31:0] CFGMGMTWRITEDATA;
  wire [31:0] CFGMGMTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25852.12-25852.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25853.18-25853.36" *)
  output [7:0] CFGMSGRECEIVEDDATA;
  wire [7:0] CFGMSGRECEIVEDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25854.18-25854.36" *)
  output [4:0] CFGMSGRECEIVEDTYPE;
  wire [4:0] CFGMSGRECEIVEDTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26201.11-26201.25" *)
  input CFGMSGTRANSMIT;
  wire CFGMSGTRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26202.18-26202.36" *)
  input [31:0] CFGMSGTRANSMITDATA;
  wire [31:0] CFGMSGTRANSMITDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25855.12-25855.30" *)
  output CFGMSGTRANSMITDONE;
  wire CFGMSGTRANSMITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26203.17-26203.35" *)
  input [2:0] CFGMSGTRANSMITTYPE;
  wire [2:0] CFGMSGTRANSMITTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25856.19-25856.36" *)
  output [12:0] CFGMSIXRAMADDRESS;
  wire [12:0] CFGMSIXRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26204.18-26204.36" *)
  input [35:0] CFGMSIXRAMREADDATA;
  wire [35:0] CFGMSIXRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25857.12-25857.32" *)
  output CFGMSIXRAMREADENABLE;
  wire CFGMSIXRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25858.18-25858.43" *)
  output [3:0] CFGMSIXRAMWRITEBYTEENABLE;
  wire [3:0] CFGMSIXRAMWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25859.19-25859.38" *)
  output [35:0] CFGMSIXRAMWRITEDATA;
  wire [35:0] CFGMSIXRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25860.18-25860.36" *)
  output [2:0] CFGNEGOTIATEDWIDTH;
  wire [2:0] CFGNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25861.18-25861.31" *)
  output [1:0] CFGOBFFENABLE;
  wire [1:0] CFGOBFFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25862.12-25862.26" *)
  output CFGPHYLINKDOWN;
  wire CFGPHYLINKDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25863.18-25863.34" *)
  output [1:0] CFGPHYLINKSTATUS;
  wire [1:0] CFGPHYLINKSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25864.12-25864.29" *)
  output CFGPLSTATUSCHANGE;
  wire CFGPLSTATUSCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26205.11-26205.33" *)
  input CFGPMASPML1ENTRYREJECT;
  wire CFGPMASPML1ENTRYREJECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26206.11-26206.37" *)
  input CFGPMASPMTXL0SENTRYDISABLE;
  wire CFGPMASPMTXL0SENTRYDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26207.11-26207.33" *)
  input CFGPOWERSTATECHANGEACK;
  wire CFGPOWERSTATECHANGEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25865.12-25865.40" *)
  output CFGPOWERSTATECHANGEINTERRUPT;
  wire CFGPOWERSTATECHANGEINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25866.18-25866.30" *)
  output [3:0] CFGRCBSTATUS;
  wire [3:0] CFGRCBSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26208.11-26208.37" *)
  input CFGREQPMTRANSITIONL23READY;
  wire CFGREQPMTRANSITIONL23READY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26209.17-26209.28" *)
  input [7:0] CFGREVIDPF0;
  wire [7:0] CFGREVIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26210.17-26210.28" *)
  input [7:0] CFGREVIDPF1;
  wire [7:0] CFGREVIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26211.17-26211.28" *)
  input [7:0] CFGREVIDPF2;
  wire [7:0] CFGREVIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26212.17-26212.28" *)
  input [7:0] CFGREVIDPF3;
  wire [7:0] CFGREVIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25867.18-25867.30" *)
  output [1:0] CFGRXPMSTATE;
  wire [1:0] CFGRXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26213.18-26213.32" *)
  input [15:0] CFGSUBSYSIDPF0;
  wire [15:0] CFGSUBSYSIDPF0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26214.18-26214.32" *)
  input [15:0] CFGSUBSYSIDPF1;
  wire [15:0] CFGSUBSYSIDPF1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26215.18-26215.32" *)
  input [15:0] CFGSUBSYSIDPF2;
  wire [15:0] CFGSUBSYSIDPF2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26216.18-26216.32" *)
  input [15:0] CFGSUBSYSIDPF3;
  wire [15:0] CFGSUBSYSIDPF3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26217.18-26217.33" *)
  input [15:0] CFGSUBSYSVENDID;
  wire [15:0] CFGSUBSYSVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25868.19-25868.35" *)
  output [11:0] CFGTPHRAMADDRESS;
  wire [11:0] CFGTPHRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26218.18-26218.35" *)
  input [35:0] CFGTPHRAMREADDATA;
  wire [35:0] CFGTPHRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25869.12-25869.31" *)
  output CFGTPHRAMREADENABLE;
  wire CFGTPHRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25870.18-25870.42" *)
  output [3:0] CFGTPHRAMWRITEBYTEENABLE;
  wire [3:0] CFGTPHRAMWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25871.19-25871.37" *)
  output [35:0] CFGTPHRAMWRITEDATA;
  wire [35:0] CFGTPHRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25872.18-25872.39" *)
  output [3:0] CFGTPHREQUESTERENABLE;
  wire [3:0] CFGTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25873.19-25873.31" *)
  output [11:0] CFGTPHSTMODE;
  wire [11:0] CFGTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25874.18-25874.30" *)
  output [1:0] CFGTXPMSTATE;
  wire [1:0] CFGTXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25875.12-25875.24" *)
  output CFGVC1ENABLE;
  wire CFGVC1ENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25876.12-25876.36" *)
  output CFGVC1NEGOTIATIONPENDING;
  wire CFGVC1NEGOTIATIONPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26219.18-26219.27" *)
  input [15:0] CFGVENDID;
  wire [15:0] CFGVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26220.11-26220.23" *)
  input CFGVFFLRDONE;
  wire CFGVFFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26221.17-26221.32" *)
  input [7:0] CFGVFFLRFUNCNUM;
  wire [7:0] CFGVFFLRFUNCNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25877.12-25877.32" *)
  output CONFMCAPDESIGNSWITCH;
  wire CONFMCAPDESIGNSWITCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25878.12-25878.23" *)
  output CONFMCAPEOS;
  wire CONFMCAPEOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25879.12-25879.31" *)
  output CONFMCAPINUSEBYPCIE;
  wire CONFMCAPINUSEBYPCIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26222.11-26222.32" *)
  input CONFMCAPREQUESTBYCONF;
  wire CONFMCAPREQUESTBYCONF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26223.18-26223.29" *)
  input [31:0] CONFREQDATA;
  wire [31:0] CONFREQDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25880.12-25880.24" *)
  output CONFREQREADY;
  wire CONFREQREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26224.17-26224.30" *)
  input [3:0] CONFREQREGNUM;
  wire [3:0] CONFREQREGNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26225.17-26225.28" *)
  input [1:0] CONFREQTYPE;
  wire [1:0] CONFREQTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26226.11-26226.23" *)
  input CONFREQVALID;
  wire CONFREQVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25881.19-25881.32" *)
  output [31:0] CONFRESPRDATA;
  wire [31:0] CONFRESPRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25882.12-25882.25" *)
  output CONFRESPVALID;
  wire CONFRESPVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26227.11-26227.18" *)
  input CORECLK;
  wire CORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26228.11-26228.22" *)
  input CORECLKCCIX;
  wire CORECLKCCIX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26229.11-26229.30" *)
  input CORECLKMIREPLAYRAM0;
  wire CORECLKMIREPLAYRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26230.11-26230.30" *)
  input CORECLKMIREPLAYRAM1;
  wire CORECLKMIREPLAYRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26231.11-26231.36" *)
  input CORECLKMIRXCOMPLETIONRAM0;
  wire CORECLKMIRXCOMPLETIONRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26232.11-26232.36" *)
  input CORECLKMIRXCOMPLETIONRAM1;
  wire CORECLKMIRXCOMPLETIONRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26233.11-26233.39" *)
  input CORECLKMIRXPOSTEDREQUESTRAM0;
  wire CORECLKMIRXPOSTEDREQUESTRAM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26234.11-26234.39" *)
  input CORECLKMIRXPOSTEDREQUESTRAM1;
  wire CORECLKMIRXPOSTEDREQUESTRAM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25883.20-25883.30" *)
  output [129:0] DBGCCIXOUT;
  wire [129:0] DBGCCIXOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25884.19-25884.30" *)
  output [31:0] DBGCTRL0OUT;
  wire [31:0] DBGCTRL0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25885.19-25885.30" *)
  output [31:0] DBGCTRL1OUT;
  wire [31:0] DBGCTRL1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25886.20-25886.31" *)
  output [255:0] DBGDATA0OUT;
  wire [255:0] DBGDATA0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25887.20-25887.31" *)
  output [255:0] DBGDATA1OUT;
  wire [255:0] DBGDATA1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26235.17-26235.24" *)
  input [5:0] DBGSEL0;
  wire [5:0] DBGSEL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26236.17-26236.24" *)
  input [5:0] DBGSEL1;
  wire [5:0] DBGSEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26237.17-26237.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26238.11-26238.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26239.18-26239.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25888.19-25888.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26240.11-26240.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25889.12-25889.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26241.11-26241.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25890.19-25890.35" *)
  output [45:0] MAXISCCIXRXTUSER;
  wire [45:0] MAXISCCIXRXTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25891.12-25891.29" *)
  output MAXISCCIXRXTVALID;
  wire MAXISCCIXRXTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25892.20-25892.32" *)
  output [255:0] MAXISCQTDATA;
  wire [255:0] MAXISCQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25893.18-25893.30" *)
  output [7:0] MAXISCQTKEEP;
  wire [7:0] MAXISCQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25894.12-25894.24" *)
  output MAXISCQTLAST;
  wire MAXISCQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26242.18-26242.31" *)
  input [21:0] MAXISCQTREADY;
  wire [21:0] MAXISCQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25895.19-25895.31" *)
  output [87:0] MAXISCQTUSER;
  wire [87:0] MAXISCQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25896.12-25896.25" *)
  output MAXISCQTVALID;
  wire MAXISCQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25897.20-25897.32" *)
  output [255:0] MAXISRCTDATA;
  wire [255:0] MAXISRCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25898.18-25898.30" *)
  output [7:0] MAXISRCTKEEP;
  wire [7:0] MAXISRCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25899.12-25899.24" *)
  output MAXISRCTLAST;
  wire MAXISRCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26243.18-26243.31" *)
  input [21:0] MAXISRCTREADY;
  wire [21:0] MAXISRCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25900.19-25900.31" *)
  output [74:0] MAXISRCTUSER;
  wire [74:0] MAXISRCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25901.12-25901.25" *)
  output MAXISRCTVALID;
  wire MAXISRCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26244.11-26244.18" *)
  input MCAPCLK;
  wire MCAPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26245.11-26245.22" *)
  input MCAPPERST0B;
  wire MCAPPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26246.11-26246.22" *)
  input MCAPPERST1B;
  wire MCAPPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26247.11-26247.21" *)
  input MGMTRESETN;
  wire MGMTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26248.11-26248.27" *)
  input MGMTSTICKYRESETN;
  wire MGMTSTICKYRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25902.18-25902.37" *)
  output [8:0] MIREPLAYRAMADDRESS0;
  wire [8:0] MIREPLAYRAMADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25903.18-25903.37" *)
  output [8:0] MIREPLAYRAMADDRESS1;
  wire [8:0] MIREPLAYRAMADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26249.17-26249.34" *)
  input [5:0] MIREPLAYRAMERRCOR;
  wire [5:0] MIREPLAYRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26250.17-26250.36" *)
  input [5:0] MIREPLAYRAMERRUNCOR;
  wire [5:0] MIREPLAYRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26251.19-26251.39" *)
  input [127:0] MIREPLAYRAMREADDATA0;
  wire [127:0] MIREPLAYRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26252.19-26252.39" *)
  input [127:0] MIREPLAYRAMREADDATA1;
  wire [127:0] MIREPLAYRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25904.12-25904.34" *)
  output MIREPLAYRAMREADENABLE0;
  wire MIREPLAYRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25905.12-25905.34" *)
  output MIREPLAYRAMREADENABLE1;
  wire MIREPLAYRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25906.20-25906.41" *)
  output [127:0] MIREPLAYRAMWRITEDATA0;
  wire [127:0] MIREPLAYRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25907.20-25907.41" *)
  output [127:0] MIREPLAYRAMWRITEDATA1;
  wire [127:0] MIREPLAYRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25908.12-25908.35" *)
  output MIREPLAYRAMWRITEENABLE0;
  wire MIREPLAYRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25909.12-25909.35" *)
  output MIREPLAYRAMWRITEENABLE1;
  wire MIREPLAYRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26253.18-26253.41" *)
  input [11:0] MIRXCOMPLETIONRAMERRCOR;
  wire [11:0] MIRXCOMPLETIONRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26254.18-26254.43" *)
  input [11:0] MIRXCOMPLETIONRAMERRUNCOR;
  wire [11:0] MIRXCOMPLETIONRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25910.18-25910.47" *)
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
  wire [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25911.18-25911.47" *)
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
  wire [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26255.19-26255.45" *)
  input [143:0] MIRXCOMPLETIONRAMREADDATA0;
  wire [143:0] MIRXCOMPLETIONRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26256.19-26256.45" *)
  input [143:0] MIRXCOMPLETIONRAMREADDATA1;
  wire [143:0] MIRXCOMPLETIONRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25912.18-25912.46" *)
  output [1:0] MIRXCOMPLETIONRAMREADENABLE0;
  wire [1:0] MIRXCOMPLETIONRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25913.18-25913.46" *)
  output [1:0] MIRXCOMPLETIONRAMREADENABLE1;
  wire [1:0] MIRXCOMPLETIONRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25914.18-25914.48" *)
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
  wire [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25915.18-25915.48" *)
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
  wire [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25916.20-25916.47" *)
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
  wire [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25917.20-25917.47" *)
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
  wire [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25918.18-25918.47" *)
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
  wire [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25919.18-25919.47" *)
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
  wire [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26257.17-26257.43" *)
  input [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
  wire [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26258.17-26258.45" *)
  input [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
  wire [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25920.18-25920.50" *)
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
  wire [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25921.18-25921.50" *)
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
  wire [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26259.19-26259.48" *)
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
  wire [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26260.19-26260.48" *)
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
  wire [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25922.12-25922.43" *)
  output MIRXPOSTEDREQUESTRAMREADENABLE0;
  wire MIRXPOSTEDREQUESTRAMREADENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25923.12-25923.43" *)
  output MIRXPOSTEDREQUESTRAMREADENABLE1;
  wire MIRXPOSTEDREQUESTRAMREADENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25924.18-25924.51" *)
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
  wire [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25925.18-25925.51" *)
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
  wire [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25926.20-25926.50" *)
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
  wire [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25927.20-25927.50" *)
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
  wire [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25928.12-25928.44" *)
  output MIRXPOSTEDREQUESTRAMWRITEENABLE0;
  wire MIRXPOSTEDREQUESTRAMWRITEENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25929.12-25929.44" *)
  output MIRXPOSTEDREQUESTRAMWRITEENABLE1;
  wire MIRXPOSTEDREQUESTRAMWRITEENABLE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26261.17-26261.35" *)
  input [1:0] PCIECOMPLDELIVERED;
  wire [1:0] PCIECOMPLDELIVERED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26262.17-26262.39" *)
  input [7:0] PCIECOMPLDELIVEREDTAG0;
  wire [7:0] PCIECOMPLDELIVEREDTAG0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26263.17-26263.39" *)
  input [7:0] PCIECOMPLDELIVEREDTAG1;
  wire [7:0] PCIECOMPLDELIVEREDTAG1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26264.17-26264.28" *)
  input [1:0] PCIECQNPREQ;
  wire [1:0] PCIECQNPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25930.18-25930.34" *)
  output [5:0] PCIECQNPREQCOUNT;
  wire [5:0] PCIECQNPREQCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26265.11-26265.33" *)
  input PCIECQNPUSERCREDITRCVD;
  wire PCIECQNPUSERCREDITRCVD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26266.11-26266.30" *)
  input PCIECQPIPELINEEMPTY;
  wire PCIECQPIPELINEEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25931.12-25931.23" *)
  output PCIEPERST0B;
  wire PCIEPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25932.12-25932.23" *)
  output PCIEPERST1B;
  wire PCIEPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26267.11-26267.33" *)
  input PCIEPOSTEDREQDELIVERED;
  wire PCIEPOSTEDREQDELIVERED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25933.18-25933.31" *)
  output [5:0] PCIERQSEQNUM0;
  wire [5:0] PCIERQSEQNUM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25934.18-25934.31" *)
  output [5:0] PCIERQSEQNUM1;
  wire [5:0] PCIERQSEQNUM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25935.12-25935.28" *)
  output PCIERQSEQNUMVLD0;
  wire PCIERQSEQNUMVLD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25936.12-25936.28" *)
  output PCIERQSEQNUMVLD1;
  wire PCIERQSEQNUMVLD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25937.18-25937.28" *)
  output [7:0] PCIERQTAG0;
  wire [7:0] PCIERQTAG0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25938.18-25938.28" *)
  output [7:0] PCIERQTAG1;
  wire [7:0] PCIERQTAG1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25939.18-25939.29" *)
  output [3:0] PCIERQTAGAV;
  wire [3:0] PCIERQTAGAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25940.12-25940.25" *)
  output PCIERQTAGVLD0;
  wire PCIERQTAGVLD0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25941.12-25941.25" *)
  output PCIERQTAGVLD1;
  wire PCIERQTAGVLD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25942.18-25942.30" *)
  output [3:0] PCIETFCNPDAV;
  wire [3:0] PCIETFCNPDAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25943.18-25943.30" *)
  output [3:0] PCIETFCNPHAV;
  wire [3:0] PCIETFCNPHAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26268.11-26268.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26269.11-26269.20" *)
  input PIPECLKEN;
  wire PIPECLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26270.17-26270.25" *)
  input [5:0] PIPEEQFS;
  wire [5:0] PIPEEQFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26271.17-26271.25" *)
  input [5:0] PIPEEQLF;
  wire [5:0] PIPEEQLF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26272.11-26272.21" *)
  input PIPERESETN;
  wire PIPERESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26273.17-26273.32" *)
  input [1:0] PIPERX00CHARISK;
  wire [1:0] PIPERX00CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26274.18-26274.30" *)
  input [31:0] PIPERX00DATA;
  wire [31:0] PIPERX00DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26275.11-26275.28" *)
  input PIPERX00DATAVALID;
  wire PIPERX00DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26276.11-26276.27" *)
  input PIPERX00ELECIDLE;
  wire PIPERX00ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25944.18-25944.35" *)
  output [1:0] PIPERX00EQCONTROL;
  wire [1:0] PIPERX00EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26277.11-26277.25" *)
  input PIPERX00EQDONE;
  wire PIPERX00EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26278.11-26278.32" *)
  input PIPERX00EQLPADAPTDONE;
  wire PIPERX00EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26279.11-26279.30" *)
  input PIPERX00EQLPLFFSSEL;
  wire PIPERX00EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26280.18-26280.48" *)
  input [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26281.11-26281.28" *)
  input PIPERX00PHYSTATUS;
  wire PIPERX00PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25945.12-25945.28" *)
  output PIPERX00POLARITY;
  wire PIPERX00POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26282.17-26282.35" *)
  input [1:0] PIPERX00STARTBLOCK;
  wire [1:0] PIPERX00STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26283.17-26283.31" *)
  input [2:0] PIPERX00STATUS;
  wire [2:0] PIPERX00STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26284.17-26284.35" *)
  input [1:0] PIPERX00SYNCHEADER;
  wire [1:0] PIPERX00SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26285.11-26285.24" *)
  input PIPERX00VALID;
  wire PIPERX00VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26286.17-26286.32" *)
  input [1:0] PIPERX01CHARISK;
  wire [1:0] PIPERX01CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26287.18-26287.30" *)
  input [31:0] PIPERX01DATA;
  wire [31:0] PIPERX01DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26288.11-26288.28" *)
  input PIPERX01DATAVALID;
  wire PIPERX01DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26289.11-26289.27" *)
  input PIPERX01ELECIDLE;
  wire PIPERX01ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25946.18-25946.35" *)
  output [1:0] PIPERX01EQCONTROL;
  wire [1:0] PIPERX01EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26290.11-26290.25" *)
  input PIPERX01EQDONE;
  wire PIPERX01EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26291.11-26291.32" *)
  input PIPERX01EQLPADAPTDONE;
  wire PIPERX01EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26292.11-26292.30" *)
  input PIPERX01EQLPLFFSSEL;
  wire PIPERX01EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26293.18-26293.48" *)
  input [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26294.11-26294.28" *)
  input PIPERX01PHYSTATUS;
  wire PIPERX01PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25947.12-25947.28" *)
  output PIPERX01POLARITY;
  wire PIPERX01POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26295.17-26295.35" *)
  input [1:0] PIPERX01STARTBLOCK;
  wire [1:0] PIPERX01STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26296.17-26296.31" *)
  input [2:0] PIPERX01STATUS;
  wire [2:0] PIPERX01STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26297.17-26297.35" *)
  input [1:0] PIPERX01SYNCHEADER;
  wire [1:0] PIPERX01SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26298.11-26298.24" *)
  input PIPERX01VALID;
  wire PIPERX01VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26299.17-26299.32" *)
  input [1:0] PIPERX02CHARISK;
  wire [1:0] PIPERX02CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26300.18-26300.30" *)
  input [31:0] PIPERX02DATA;
  wire [31:0] PIPERX02DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26301.11-26301.28" *)
  input PIPERX02DATAVALID;
  wire PIPERX02DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26302.11-26302.27" *)
  input PIPERX02ELECIDLE;
  wire PIPERX02ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25948.18-25948.35" *)
  output [1:0] PIPERX02EQCONTROL;
  wire [1:0] PIPERX02EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26303.11-26303.25" *)
  input PIPERX02EQDONE;
  wire PIPERX02EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26304.11-26304.32" *)
  input PIPERX02EQLPADAPTDONE;
  wire PIPERX02EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26305.11-26305.30" *)
  input PIPERX02EQLPLFFSSEL;
  wire PIPERX02EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26306.18-26306.48" *)
  input [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26307.11-26307.28" *)
  input PIPERX02PHYSTATUS;
  wire PIPERX02PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25949.12-25949.28" *)
  output PIPERX02POLARITY;
  wire PIPERX02POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26308.17-26308.35" *)
  input [1:0] PIPERX02STARTBLOCK;
  wire [1:0] PIPERX02STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26309.17-26309.31" *)
  input [2:0] PIPERX02STATUS;
  wire [2:0] PIPERX02STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26310.17-26310.35" *)
  input [1:0] PIPERX02SYNCHEADER;
  wire [1:0] PIPERX02SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26311.11-26311.24" *)
  input PIPERX02VALID;
  wire PIPERX02VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26312.17-26312.32" *)
  input [1:0] PIPERX03CHARISK;
  wire [1:0] PIPERX03CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26313.18-26313.30" *)
  input [31:0] PIPERX03DATA;
  wire [31:0] PIPERX03DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26314.11-26314.28" *)
  input PIPERX03DATAVALID;
  wire PIPERX03DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26315.11-26315.27" *)
  input PIPERX03ELECIDLE;
  wire PIPERX03ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25950.18-25950.35" *)
  output [1:0] PIPERX03EQCONTROL;
  wire [1:0] PIPERX03EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26316.11-26316.25" *)
  input PIPERX03EQDONE;
  wire PIPERX03EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26317.11-26317.32" *)
  input PIPERX03EQLPADAPTDONE;
  wire PIPERX03EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26318.11-26318.30" *)
  input PIPERX03EQLPLFFSSEL;
  wire PIPERX03EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26319.18-26319.48" *)
  input [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26320.11-26320.28" *)
  input PIPERX03PHYSTATUS;
  wire PIPERX03PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25951.12-25951.28" *)
  output PIPERX03POLARITY;
  wire PIPERX03POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26321.17-26321.35" *)
  input [1:0] PIPERX03STARTBLOCK;
  wire [1:0] PIPERX03STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26322.17-26322.31" *)
  input [2:0] PIPERX03STATUS;
  wire [2:0] PIPERX03STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26323.17-26323.35" *)
  input [1:0] PIPERX03SYNCHEADER;
  wire [1:0] PIPERX03SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26324.11-26324.24" *)
  input PIPERX03VALID;
  wire PIPERX03VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26325.17-26325.32" *)
  input [1:0] PIPERX04CHARISK;
  wire [1:0] PIPERX04CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26326.18-26326.30" *)
  input [31:0] PIPERX04DATA;
  wire [31:0] PIPERX04DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26327.11-26327.28" *)
  input PIPERX04DATAVALID;
  wire PIPERX04DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26328.11-26328.27" *)
  input PIPERX04ELECIDLE;
  wire PIPERX04ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25952.18-25952.35" *)
  output [1:0] PIPERX04EQCONTROL;
  wire [1:0] PIPERX04EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26329.11-26329.25" *)
  input PIPERX04EQDONE;
  wire PIPERX04EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26330.11-26330.32" *)
  input PIPERX04EQLPADAPTDONE;
  wire PIPERX04EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26331.11-26331.30" *)
  input PIPERX04EQLPLFFSSEL;
  wire PIPERX04EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26332.18-26332.48" *)
  input [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26333.11-26333.28" *)
  input PIPERX04PHYSTATUS;
  wire PIPERX04PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25953.12-25953.28" *)
  output PIPERX04POLARITY;
  wire PIPERX04POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26334.17-26334.35" *)
  input [1:0] PIPERX04STARTBLOCK;
  wire [1:0] PIPERX04STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26335.17-26335.31" *)
  input [2:0] PIPERX04STATUS;
  wire [2:0] PIPERX04STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26336.17-26336.35" *)
  input [1:0] PIPERX04SYNCHEADER;
  wire [1:0] PIPERX04SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26337.11-26337.24" *)
  input PIPERX04VALID;
  wire PIPERX04VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26338.17-26338.32" *)
  input [1:0] PIPERX05CHARISK;
  wire [1:0] PIPERX05CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26339.18-26339.30" *)
  input [31:0] PIPERX05DATA;
  wire [31:0] PIPERX05DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26340.11-26340.28" *)
  input PIPERX05DATAVALID;
  wire PIPERX05DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26341.11-26341.27" *)
  input PIPERX05ELECIDLE;
  wire PIPERX05ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25954.18-25954.35" *)
  output [1:0] PIPERX05EQCONTROL;
  wire [1:0] PIPERX05EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26342.11-26342.25" *)
  input PIPERX05EQDONE;
  wire PIPERX05EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26343.11-26343.32" *)
  input PIPERX05EQLPADAPTDONE;
  wire PIPERX05EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26344.11-26344.30" *)
  input PIPERX05EQLPLFFSSEL;
  wire PIPERX05EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26345.18-26345.48" *)
  input [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26346.11-26346.28" *)
  input PIPERX05PHYSTATUS;
  wire PIPERX05PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25955.12-25955.28" *)
  output PIPERX05POLARITY;
  wire PIPERX05POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26347.17-26347.35" *)
  input [1:0] PIPERX05STARTBLOCK;
  wire [1:0] PIPERX05STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26348.17-26348.31" *)
  input [2:0] PIPERX05STATUS;
  wire [2:0] PIPERX05STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26349.17-26349.35" *)
  input [1:0] PIPERX05SYNCHEADER;
  wire [1:0] PIPERX05SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26350.11-26350.24" *)
  input PIPERX05VALID;
  wire PIPERX05VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26351.17-26351.32" *)
  input [1:0] PIPERX06CHARISK;
  wire [1:0] PIPERX06CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26352.18-26352.30" *)
  input [31:0] PIPERX06DATA;
  wire [31:0] PIPERX06DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26353.11-26353.28" *)
  input PIPERX06DATAVALID;
  wire PIPERX06DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26354.11-26354.27" *)
  input PIPERX06ELECIDLE;
  wire PIPERX06ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25956.18-25956.35" *)
  output [1:0] PIPERX06EQCONTROL;
  wire [1:0] PIPERX06EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26355.11-26355.25" *)
  input PIPERX06EQDONE;
  wire PIPERX06EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26356.11-26356.32" *)
  input PIPERX06EQLPADAPTDONE;
  wire PIPERX06EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26357.11-26357.30" *)
  input PIPERX06EQLPLFFSSEL;
  wire PIPERX06EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26358.18-26358.48" *)
  input [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26359.11-26359.28" *)
  input PIPERX06PHYSTATUS;
  wire PIPERX06PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25957.12-25957.28" *)
  output PIPERX06POLARITY;
  wire PIPERX06POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26360.17-26360.35" *)
  input [1:0] PIPERX06STARTBLOCK;
  wire [1:0] PIPERX06STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26361.17-26361.31" *)
  input [2:0] PIPERX06STATUS;
  wire [2:0] PIPERX06STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26362.17-26362.35" *)
  input [1:0] PIPERX06SYNCHEADER;
  wire [1:0] PIPERX06SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26363.11-26363.24" *)
  input PIPERX06VALID;
  wire PIPERX06VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26364.17-26364.32" *)
  input [1:0] PIPERX07CHARISK;
  wire [1:0] PIPERX07CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26365.18-26365.30" *)
  input [31:0] PIPERX07DATA;
  wire [31:0] PIPERX07DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26366.11-26366.28" *)
  input PIPERX07DATAVALID;
  wire PIPERX07DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26367.11-26367.27" *)
  input PIPERX07ELECIDLE;
  wire PIPERX07ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25958.18-25958.35" *)
  output [1:0] PIPERX07EQCONTROL;
  wire [1:0] PIPERX07EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26368.11-26368.25" *)
  input PIPERX07EQDONE;
  wire PIPERX07EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26369.11-26369.32" *)
  input PIPERX07EQLPADAPTDONE;
  wire PIPERX07EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26370.11-26370.30" *)
  input PIPERX07EQLPLFFSSEL;
  wire PIPERX07EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26371.18-26371.48" *)
  input [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26372.11-26372.28" *)
  input PIPERX07PHYSTATUS;
  wire PIPERX07PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25959.12-25959.28" *)
  output PIPERX07POLARITY;
  wire PIPERX07POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26373.17-26373.35" *)
  input [1:0] PIPERX07STARTBLOCK;
  wire [1:0] PIPERX07STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26374.17-26374.31" *)
  input [2:0] PIPERX07STATUS;
  wire [2:0] PIPERX07STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26375.17-26375.35" *)
  input [1:0] PIPERX07SYNCHEADER;
  wire [1:0] PIPERX07SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26376.11-26376.24" *)
  input PIPERX07VALID;
  wire PIPERX07VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26377.17-26377.32" *)
  input [1:0] PIPERX08CHARISK;
  wire [1:0] PIPERX08CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26378.18-26378.30" *)
  input [31:0] PIPERX08DATA;
  wire [31:0] PIPERX08DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26379.11-26379.28" *)
  input PIPERX08DATAVALID;
  wire PIPERX08DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26380.11-26380.27" *)
  input PIPERX08ELECIDLE;
  wire PIPERX08ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25960.18-25960.35" *)
  output [1:0] PIPERX08EQCONTROL;
  wire [1:0] PIPERX08EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26381.11-26381.25" *)
  input PIPERX08EQDONE;
  wire PIPERX08EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26382.11-26382.32" *)
  input PIPERX08EQLPADAPTDONE;
  wire PIPERX08EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26383.11-26383.30" *)
  input PIPERX08EQLPLFFSSEL;
  wire PIPERX08EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26384.18-26384.48" *)
  input [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26385.11-26385.28" *)
  input PIPERX08PHYSTATUS;
  wire PIPERX08PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25961.12-25961.28" *)
  output PIPERX08POLARITY;
  wire PIPERX08POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26386.17-26386.35" *)
  input [1:0] PIPERX08STARTBLOCK;
  wire [1:0] PIPERX08STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26387.17-26387.31" *)
  input [2:0] PIPERX08STATUS;
  wire [2:0] PIPERX08STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26388.17-26388.35" *)
  input [1:0] PIPERX08SYNCHEADER;
  wire [1:0] PIPERX08SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26389.11-26389.24" *)
  input PIPERX08VALID;
  wire PIPERX08VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26390.17-26390.32" *)
  input [1:0] PIPERX09CHARISK;
  wire [1:0] PIPERX09CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26391.18-26391.30" *)
  input [31:0] PIPERX09DATA;
  wire [31:0] PIPERX09DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26392.11-26392.28" *)
  input PIPERX09DATAVALID;
  wire PIPERX09DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26393.11-26393.27" *)
  input PIPERX09ELECIDLE;
  wire PIPERX09ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25962.18-25962.35" *)
  output [1:0] PIPERX09EQCONTROL;
  wire [1:0] PIPERX09EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26394.11-26394.25" *)
  input PIPERX09EQDONE;
  wire PIPERX09EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26395.11-26395.32" *)
  input PIPERX09EQLPADAPTDONE;
  wire PIPERX09EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26396.11-26396.30" *)
  input PIPERX09EQLPLFFSSEL;
  wire PIPERX09EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26397.18-26397.48" *)
  input [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26398.11-26398.28" *)
  input PIPERX09PHYSTATUS;
  wire PIPERX09PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25963.12-25963.28" *)
  output PIPERX09POLARITY;
  wire PIPERX09POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26399.17-26399.35" *)
  input [1:0] PIPERX09STARTBLOCK;
  wire [1:0] PIPERX09STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26400.17-26400.31" *)
  input [2:0] PIPERX09STATUS;
  wire [2:0] PIPERX09STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26401.17-26401.35" *)
  input [1:0] PIPERX09SYNCHEADER;
  wire [1:0] PIPERX09SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26402.11-26402.24" *)
  input PIPERX09VALID;
  wire PIPERX09VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26403.17-26403.32" *)
  input [1:0] PIPERX10CHARISK;
  wire [1:0] PIPERX10CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26404.18-26404.30" *)
  input [31:0] PIPERX10DATA;
  wire [31:0] PIPERX10DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26405.11-26405.28" *)
  input PIPERX10DATAVALID;
  wire PIPERX10DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26406.11-26406.27" *)
  input PIPERX10ELECIDLE;
  wire PIPERX10ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25964.18-25964.35" *)
  output [1:0] PIPERX10EQCONTROL;
  wire [1:0] PIPERX10EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26407.11-26407.25" *)
  input PIPERX10EQDONE;
  wire PIPERX10EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26408.11-26408.32" *)
  input PIPERX10EQLPADAPTDONE;
  wire PIPERX10EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26409.11-26409.30" *)
  input PIPERX10EQLPLFFSSEL;
  wire PIPERX10EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26410.18-26410.48" *)
  input [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26411.11-26411.28" *)
  input PIPERX10PHYSTATUS;
  wire PIPERX10PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25965.12-25965.28" *)
  output PIPERX10POLARITY;
  wire PIPERX10POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26412.17-26412.35" *)
  input [1:0] PIPERX10STARTBLOCK;
  wire [1:0] PIPERX10STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26413.17-26413.31" *)
  input [2:0] PIPERX10STATUS;
  wire [2:0] PIPERX10STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26414.17-26414.35" *)
  input [1:0] PIPERX10SYNCHEADER;
  wire [1:0] PIPERX10SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26415.11-26415.24" *)
  input PIPERX10VALID;
  wire PIPERX10VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26416.17-26416.32" *)
  input [1:0] PIPERX11CHARISK;
  wire [1:0] PIPERX11CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26417.18-26417.30" *)
  input [31:0] PIPERX11DATA;
  wire [31:0] PIPERX11DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26418.11-26418.28" *)
  input PIPERX11DATAVALID;
  wire PIPERX11DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26419.11-26419.27" *)
  input PIPERX11ELECIDLE;
  wire PIPERX11ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25966.18-25966.35" *)
  output [1:0] PIPERX11EQCONTROL;
  wire [1:0] PIPERX11EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26420.11-26420.25" *)
  input PIPERX11EQDONE;
  wire PIPERX11EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26421.11-26421.32" *)
  input PIPERX11EQLPADAPTDONE;
  wire PIPERX11EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26422.11-26422.30" *)
  input PIPERX11EQLPLFFSSEL;
  wire PIPERX11EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26423.18-26423.48" *)
  input [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26424.11-26424.28" *)
  input PIPERX11PHYSTATUS;
  wire PIPERX11PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25967.12-25967.28" *)
  output PIPERX11POLARITY;
  wire PIPERX11POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26425.17-26425.35" *)
  input [1:0] PIPERX11STARTBLOCK;
  wire [1:0] PIPERX11STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26426.17-26426.31" *)
  input [2:0] PIPERX11STATUS;
  wire [2:0] PIPERX11STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26427.17-26427.35" *)
  input [1:0] PIPERX11SYNCHEADER;
  wire [1:0] PIPERX11SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26428.11-26428.24" *)
  input PIPERX11VALID;
  wire PIPERX11VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26429.17-26429.32" *)
  input [1:0] PIPERX12CHARISK;
  wire [1:0] PIPERX12CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26430.18-26430.30" *)
  input [31:0] PIPERX12DATA;
  wire [31:0] PIPERX12DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26431.11-26431.28" *)
  input PIPERX12DATAVALID;
  wire PIPERX12DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26432.11-26432.27" *)
  input PIPERX12ELECIDLE;
  wire PIPERX12ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25968.18-25968.35" *)
  output [1:0] PIPERX12EQCONTROL;
  wire [1:0] PIPERX12EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26433.11-26433.25" *)
  input PIPERX12EQDONE;
  wire PIPERX12EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26434.11-26434.32" *)
  input PIPERX12EQLPADAPTDONE;
  wire PIPERX12EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26435.11-26435.30" *)
  input PIPERX12EQLPLFFSSEL;
  wire PIPERX12EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26436.18-26436.48" *)
  input [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26437.11-26437.28" *)
  input PIPERX12PHYSTATUS;
  wire PIPERX12PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25969.12-25969.28" *)
  output PIPERX12POLARITY;
  wire PIPERX12POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26438.17-26438.35" *)
  input [1:0] PIPERX12STARTBLOCK;
  wire [1:0] PIPERX12STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26439.17-26439.31" *)
  input [2:0] PIPERX12STATUS;
  wire [2:0] PIPERX12STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26440.17-26440.35" *)
  input [1:0] PIPERX12SYNCHEADER;
  wire [1:0] PIPERX12SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26441.11-26441.24" *)
  input PIPERX12VALID;
  wire PIPERX12VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26442.17-26442.32" *)
  input [1:0] PIPERX13CHARISK;
  wire [1:0] PIPERX13CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26443.18-26443.30" *)
  input [31:0] PIPERX13DATA;
  wire [31:0] PIPERX13DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26444.11-26444.28" *)
  input PIPERX13DATAVALID;
  wire PIPERX13DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26445.11-26445.27" *)
  input PIPERX13ELECIDLE;
  wire PIPERX13ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25970.18-25970.35" *)
  output [1:0] PIPERX13EQCONTROL;
  wire [1:0] PIPERX13EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26446.11-26446.25" *)
  input PIPERX13EQDONE;
  wire PIPERX13EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26447.11-26447.32" *)
  input PIPERX13EQLPADAPTDONE;
  wire PIPERX13EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26448.11-26448.30" *)
  input PIPERX13EQLPLFFSSEL;
  wire PIPERX13EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26449.18-26449.48" *)
  input [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26450.11-26450.28" *)
  input PIPERX13PHYSTATUS;
  wire PIPERX13PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25971.12-25971.28" *)
  output PIPERX13POLARITY;
  wire PIPERX13POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26451.17-26451.35" *)
  input [1:0] PIPERX13STARTBLOCK;
  wire [1:0] PIPERX13STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26452.17-26452.31" *)
  input [2:0] PIPERX13STATUS;
  wire [2:0] PIPERX13STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26453.17-26453.35" *)
  input [1:0] PIPERX13SYNCHEADER;
  wire [1:0] PIPERX13SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26454.11-26454.24" *)
  input PIPERX13VALID;
  wire PIPERX13VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26455.17-26455.32" *)
  input [1:0] PIPERX14CHARISK;
  wire [1:0] PIPERX14CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26456.18-26456.30" *)
  input [31:0] PIPERX14DATA;
  wire [31:0] PIPERX14DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26457.11-26457.28" *)
  input PIPERX14DATAVALID;
  wire PIPERX14DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26458.11-26458.27" *)
  input PIPERX14ELECIDLE;
  wire PIPERX14ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25972.18-25972.35" *)
  output [1:0] PIPERX14EQCONTROL;
  wire [1:0] PIPERX14EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26459.11-26459.25" *)
  input PIPERX14EQDONE;
  wire PIPERX14EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26460.11-26460.32" *)
  input PIPERX14EQLPADAPTDONE;
  wire PIPERX14EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26461.11-26461.30" *)
  input PIPERX14EQLPLFFSSEL;
  wire PIPERX14EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26462.18-26462.48" *)
  input [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26463.11-26463.28" *)
  input PIPERX14PHYSTATUS;
  wire PIPERX14PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25973.12-25973.28" *)
  output PIPERX14POLARITY;
  wire PIPERX14POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26464.17-26464.35" *)
  input [1:0] PIPERX14STARTBLOCK;
  wire [1:0] PIPERX14STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26465.17-26465.31" *)
  input [2:0] PIPERX14STATUS;
  wire [2:0] PIPERX14STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26466.17-26466.35" *)
  input [1:0] PIPERX14SYNCHEADER;
  wire [1:0] PIPERX14SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26467.11-26467.24" *)
  input PIPERX14VALID;
  wire PIPERX14VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26468.17-26468.32" *)
  input [1:0] PIPERX15CHARISK;
  wire [1:0] PIPERX15CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26469.18-26469.30" *)
  input [31:0] PIPERX15DATA;
  wire [31:0] PIPERX15DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26470.11-26470.28" *)
  input PIPERX15DATAVALID;
  wire PIPERX15DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26471.11-26471.27" *)
  input PIPERX15ELECIDLE;
  wire PIPERX15ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25974.18-25974.35" *)
  output [1:0] PIPERX15EQCONTROL;
  wire [1:0] PIPERX15EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26472.11-26472.25" *)
  input PIPERX15EQDONE;
  wire PIPERX15EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26473.11-26473.32" *)
  input PIPERX15EQLPADAPTDONE;
  wire PIPERX15EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26474.11-26474.30" *)
  input PIPERX15EQLPLFFSSEL;
  wire PIPERX15EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26475.18-26475.48" *)
  input [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26476.11-26476.28" *)
  input PIPERX15PHYSTATUS;
  wire PIPERX15PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25975.12-25975.28" *)
  output PIPERX15POLARITY;
  wire PIPERX15POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26477.17-26477.35" *)
  input [1:0] PIPERX15STARTBLOCK;
  wire [1:0] PIPERX15STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26478.17-26478.31" *)
  input [2:0] PIPERX15STATUS;
  wire [2:0] PIPERX15STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26479.17-26479.35" *)
  input [1:0] PIPERX15SYNCHEADER;
  wire [1:0] PIPERX15SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26480.11-26480.24" *)
  input PIPERX15VALID;
  wire PIPERX15VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25976.18-25976.32" *)
  output [5:0] PIPERXEQLPLFFS;
  wire [5:0] PIPERXEQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25977.18-25977.36" *)
  output [3:0] PIPERXEQLPTXPRESET;
  wire [3:0] PIPERXEQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25978.18-25978.33" *)
  output [1:0] PIPETX00CHARISK;
  wire [1:0] PIPETX00CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25979.12-25979.30" *)
  output PIPETX00COMPLIANCE;
  wire PIPETX00COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25980.19-25980.31" *)
  output [31:0] PIPETX00DATA;
  wire [31:0] PIPETX00DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25981.12-25981.29" *)
  output PIPETX00DATAVALID;
  wire PIPETX00DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25982.12-25982.28" *)
  output PIPETX00ELECIDLE;
  wire PIPETX00ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26481.18-26481.33" *)
  input [17:0] PIPETX00EQCOEFF;
  wire [17:0] PIPETX00EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25983.18-25983.35" *)
  output [1:0] PIPETX00EQCONTROL;
  wire [1:0] PIPETX00EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25984.18-25984.34" *)
  output [5:0] PIPETX00EQDEEMPH;
  wire [5:0] PIPETX00EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26482.11-26482.25" *)
  input PIPETX00EQDONE;
  wire PIPETX00EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25985.18-25985.35" *)
  output [1:0] PIPETX00POWERDOWN;
  wire [1:0] PIPETX00POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25986.12-25986.30" *)
  output PIPETX00STARTBLOCK;
  wire PIPETX00STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25987.18-25987.36" *)
  output [1:0] PIPETX00SYNCHEADER;
  wire [1:0] PIPETX00SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25988.18-25988.33" *)
  output [1:0] PIPETX01CHARISK;
  wire [1:0] PIPETX01CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25989.12-25989.30" *)
  output PIPETX01COMPLIANCE;
  wire PIPETX01COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25990.19-25990.31" *)
  output [31:0] PIPETX01DATA;
  wire [31:0] PIPETX01DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25991.12-25991.29" *)
  output PIPETX01DATAVALID;
  wire PIPETX01DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25992.12-25992.28" *)
  output PIPETX01ELECIDLE;
  wire PIPETX01ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26483.18-26483.33" *)
  input [17:0] PIPETX01EQCOEFF;
  wire [17:0] PIPETX01EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25993.18-25993.35" *)
  output [1:0] PIPETX01EQCONTROL;
  wire [1:0] PIPETX01EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25994.18-25994.34" *)
  output [5:0] PIPETX01EQDEEMPH;
  wire [5:0] PIPETX01EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26484.11-26484.25" *)
  input PIPETX01EQDONE;
  wire PIPETX01EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25995.18-25995.35" *)
  output [1:0] PIPETX01POWERDOWN;
  wire [1:0] PIPETX01POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25996.12-25996.30" *)
  output PIPETX01STARTBLOCK;
  wire PIPETX01STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25997.18-25997.36" *)
  output [1:0] PIPETX01SYNCHEADER;
  wire [1:0] PIPETX01SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25998.18-25998.33" *)
  output [1:0] PIPETX02CHARISK;
  wire [1:0] PIPETX02CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25999.12-25999.30" *)
  output PIPETX02COMPLIANCE;
  wire PIPETX02COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26000.19-26000.31" *)
  output [31:0] PIPETX02DATA;
  wire [31:0] PIPETX02DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26001.12-26001.29" *)
  output PIPETX02DATAVALID;
  wire PIPETX02DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26002.12-26002.28" *)
  output PIPETX02ELECIDLE;
  wire PIPETX02ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26485.18-26485.33" *)
  input [17:0] PIPETX02EQCOEFF;
  wire [17:0] PIPETX02EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26003.18-26003.35" *)
  output [1:0] PIPETX02EQCONTROL;
  wire [1:0] PIPETX02EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26004.18-26004.34" *)
  output [5:0] PIPETX02EQDEEMPH;
  wire [5:0] PIPETX02EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26486.11-26486.25" *)
  input PIPETX02EQDONE;
  wire PIPETX02EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26005.18-26005.35" *)
  output [1:0] PIPETX02POWERDOWN;
  wire [1:0] PIPETX02POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26006.12-26006.30" *)
  output PIPETX02STARTBLOCK;
  wire PIPETX02STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26007.18-26007.36" *)
  output [1:0] PIPETX02SYNCHEADER;
  wire [1:0] PIPETX02SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26008.18-26008.33" *)
  output [1:0] PIPETX03CHARISK;
  wire [1:0] PIPETX03CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26009.12-26009.30" *)
  output PIPETX03COMPLIANCE;
  wire PIPETX03COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26010.19-26010.31" *)
  output [31:0] PIPETX03DATA;
  wire [31:0] PIPETX03DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26011.12-26011.29" *)
  output PIPETX03DATAVALID;
  wire PIPETX03DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26012.12-26012.28" *)
  output PIPETX03ELECIDLE;
  wire PIPETX03ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26487.18-26487.33" *)
  input [17:0] PIPETX03EQCOEFF;
  wire [17:0] PIPETX03EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26013.18-26013.35" *)
  output [1:0] PIPETX03EQCONTROL;
  wire [1:0] PIPETX03EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26014.18-26014.34" *)
  output [5:0] PIPETX03EQDEEMPH;
  wire [5:0] PIPETX03EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26488.11-26488.25" *)
  input PIPETX03EQDONE;
  wire PIPETX03EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26015.18-26015.35" *)
  output [1:0] PIPETX03POWERDOWN;
  wire [1:0] PIPETX03POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26016.12-26016.30" *)
  output PIPETX03STARTBLOCK;
  wire PIPETX03STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26017.18-26017.36" *)
  output [1:0] PIPETX03SYNCHEADER;
  wire [1:0] PIPETX03SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26018.18-26018.33" *)
  output [1:0] PIPETX04CHARISK;
  wire [1:0] PIPETX04CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26019.12-26019.30" *)
  output PIPETX04COMPLIANCE;
  wire PIPETX04COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26020.19-26020.31" *)
  output [31:0] PIPETX04DATA;
  wire [31:0] PIPETX04DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26021.12-26021.29" *)
  output PIPETX04DATAVALID;
  wire PIPETX04DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26022.12-26022.28" *)
  output PIPETX04ELECIDLE;
  wire PIPETX04ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26489.18-26489.33" *)
  input [17:0] PIPETX04EQCOEFF;
  wire [17:0] PIPETX04EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26023.18-26023.35" *)
  output [1:0] PIPETX04EQCONTROL;
  wire [1:0] PIPETX04EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26024.18-26024.34" *)
  output [5:0] PIPETX04EQDEEMPH;
  wire [5:0] PIPETX04EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26490.11-26490.25" *)
  input PIPETX04EQDONE;
  wire PIPETX04EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26025.18-26025.35" *)
  output [1:0] PIPETX04POWERDOWN;
  wire [1:0] PIPETX04POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26026.12-26026.30" *)
  output PIPETX04STARTBLOCK;
  wire PIPETX04STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26027.18-26027.36" *)
  output [1:0] PIPETX04SYNCHEADER;
  wire [1:0] PIPETX04SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26028.18-26028.33" *)
  output [1:0] PIPETX05CHARISK;
  wire [1:0] PIPETX05CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26029.12-26029.30" *)
  output PIPETX05COMPLIANCE;
  wire PIPETX05COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26030.19-26030.31" *)
  output [31:0] PIPETX05DATA;
  wire [31:0] PIPETX05DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26031.12-26031.29" *)
  output PIPETX05DATAVALID;
  wire PIPETX05DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26032.12-26032.28" *)
  output PIPETX05ELECIDLE;
  wire PIPETX05ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26491.18-26491.33" *)
  input [17:0] PIPETX05EQCOEFF;
  wire [17:0] PIPETX05EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26033.18-26033.35" *)
  output [1:0] PIPETX05EQCONTROL;
  wire [1:0] PIPETX05EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26034.18-26034.34" *)
  output [5:0] PIPETX05EQDEEMPH;
  wire [5:0] PIPETX05EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26492.11-26492.25" *)
  input PIPETX05EQDONE;
  wire PIPETX05EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26035.18-26035.35" *)
  output [1:0] PIPETX05POWERDOWN;
  wire [1:0] PIPETX05POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26036.12-26036.30" *)
  output PIPETX05STARTBLOCK;
  wire PIPETX05STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26037.18-26037.36" *)
  output [1:0] PIPETX05SYNCHEADER;
  wire [1:0] PIPETX05SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26038.18-26038.33" *)
  output [1:0] PIPETX06CHARISK;
  wire [1:0] PIPETX06CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26039.12-26039.30" *)
  output PIPETX06COMPLIANCE;
  wire PIPETX06COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26040.19-26040.31" *)
  output [31:0] PIPETX06DATA;
  wire [31:0] PIPETX06DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26041.12-26041.29" *)
  output PIPETX06DATAVALID;
  wire PIPETX06DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26042.12-26042.28" *)
  output PIPETX06ELECIDLE;
  wire PIPETX06ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26493.18-26493.33" *)
  input [17:0] PIPETX06EQCOEFF;
  wire [17:0] PIPETX06EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26043.18-26043.35" *)
  output [1:0] PIPETX06EQCONTROL;
  wire [1:0] PIPETX06EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26044.18-26044.34" *)
  output [5:0] PIPETX06EQDEEMPH;
  wire [5:0] PIPETX06EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26494.11-26494.25" *)
  input PIPETX06EQDONE;
  wire PIPETX06EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26045.18-26045.35" *)
  output [1:0] PIPETX06POWERDOWN;
  wire [1:0] PIPETX06POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26046.12-26046.30" *)
  output PIPETX06STARTBLOCK;
  wire PIPETX06STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26047.18-26047.36" *)
  output [1:0] PIPETX06SYNCHEADER;
  wire [1:0] PIPETX06SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26048.18-26048.33" *)
  output [1:0] PIPETX07CHARISK;
  wire [1:0] PIPETX07CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26049.12-26049.30" *)
  output PIPETX07COMPLIANCE;
  wire PIPETX07COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26050.19-26050.31" *)
  output [31:0] PIPETX07DATA;
  wire [31:0] PIPETX07DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26051.12-26051.29" *)
  output PIPETX07DATAVALID;
  wire PIPETX07DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26052.12-26052.28" *)
  output PIPETX07ELECIDLE;
  wire PIPETX07ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26495.18-26495.33" *)
  input [17:0] PIPETX07EQCOEFF;
  wire [17:0] PIPETX07EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26053.18-26053.35" *)
  output [1:0] PIPETX07EQCONTROL;
  wire [1:0] PIPETX07EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26054.18-26054.34" *)
  output [5:0] PIPETX07EQDEEMPH;
  wire [5:0] PIPETX07EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26496.11-26496.25" *)
  input PIPETX07EQDONE;
  wire PIPETX07EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26055.18-26055.35" *)
  output [1:0] PIPETX07POWERDOWN;
  wire [1:0] PIPETX07POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26056.12-26056.30" *)
  output PIPETX07STARTBLOCK;
  wire PIPETX07STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26057.18-26057.36" *)
  output [1:0] PIPETX07SYNCHEADER;
  wire [1:0] PIPETX07SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26058.18-26058.33" *)
  output [1:0] PIPETX08CHARISK;
  wire [1:0] PIPETX08CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26059.12-26059.30" *)
  output PIPETX08COMPLIANCE;
  wire PIPETX08COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26060.19-26060.31" *)
  output [31:0] PIPETX08DATA;
  wire [31:0] PIPETX08DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26061.12-26061.29" *)
  output PIPETX08DATAVALID;
  wire PIPETX08DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26062.12-26062.28" *)
  output PIPETX08ELECIDLE;
  wire PIPETX08ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26497.18-26497.33" *)
  input [17:0] PIPETX08EQCOEFF;
  wire [17:0] PIPETX08EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26063.18-26063.35" *)
  output [1:0] PIPETX08EQCONTROL;
  wire [1:0] PIPETX08EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26064.18-26064.34" *)
  output [5:0] PIPETX08EQDEEMPH;
  wire [5:0] PIPETX08EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26498.11-26498.25" *)
  input PIPETX08EQDONE;
  wire PIPETX08EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26065.18-26065.35" *)
  output [1:0] PIPETX08POWERDOWN;
  wire [1:0] PIPETX08POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26066.12-26066.30" *)
  output PIPETX08STARTBLOCK;
  wire PIPETX08STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26067.18-26067.36" *)
  output [1:0] PIPETX08SYNCHEADER;
  wire [1:0] PIPETX08SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26068.18-26068.33" *)
  output [1:0] PIPETX09CHARISK;
  wire [1:0] PIPETX09CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26069.12-26069.30" *)
  output PIPETX09COMPLIANCE;
  wire PIPETX09COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26070.19-26070.31" *)
  output [31:0] PIPETX09DATA;
  wire [31:0] PIPETX09DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26071.12-26071.29" *)
  output PIPETX09DATAVALID;
  wire PIPETX09DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26072.12-26072.28" *)
  output PIPETX09ELECIDLE;
  wire PIPETX09ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26499.18-26499.33" *)
  input [17:0] PIPETX09EQCOEFF;
  wire [17:0] PIPETX09EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26073.18-26073.35" *)
  output [1:0] PIPETX09EQCONTROL;
  wire [1:0] PIPETX09EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26074.18-26074.34" *)
  output [5:0] PIPETX09EQDEEMPH;
  wire [5:0] PIPETX09EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26500.11-26500.25" *)
  input PIPETX09EQDONE;
  wire PIPETX09EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26075.18-26075.35" *)
  output [1:0] PIPETX09POWERDOWN;
  wire [1:0] PIPETX09POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26076.12-26076.30" *)
  output PIPETX09STARTBLOCK;
  wire PIPETX09STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26077.18-26077.36" *)
  output [1:0] PIPETX09SYNCHEADER;
  wire [1:0] PIPETX09SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26078.18-26078.33" *)
  output [1:0] PIPETX10CHARISK;
  wire [1:0] PIPETX10CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26079.12-26079.30" *)
  output PIPETX10COMPLIANCE;
  wire PIPETX10COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26080.19-26080.31" *)
  output [31:0] PIPETX10DATA;
  wire [31:0] PIPETX10DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26081.12-26081.29" *)
  output PIPETX10DATAVALID;
  wire PIPETX10DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26082.12-26082.28" *)
  output PIPETX10ELECIDLE;
  wire PIPETX10ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26501.18-26501.33" *)
  input [17:0] PIPETX10EQCOEFF;
  wire [17:0] PIPETX10EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26083.18-26083.35" *)
  output [1:0] PIPETX10EQCONTROL;
  wire [1:0] PIPETX10EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26084.18-26084.34" *)
  output [5:0] PIPETX10EQDEEMPH;
  wire [5:0] PIPETX10EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26502.11-26502.25" *)
  input PIPETX10EQDONE;
  wire PIPETX10EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26085.18-26085.35" *)
  output [1:0] PIPETX10POWERDOWN;
  wire [1:0] PIPETX10POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26086.12-26086.30" *)
  output PIPETX10STARTBLOCK;
  wire PIPETX10STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26087.18-26087.36" *)
  output [1:0] PIPETX10SYNCHEADER;
  wire [1:0] PIPETX10SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26088.18-26088.33" *)
  output [1:0] PIPETX11CHARISK;
  wire [1:0] PIPETX11CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26089.12-26089.30" *)
  output PIPETX11COMPLIANCE;
  wire PIPETX11COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26090.19-26090.31" *)
  output [31:0] PIPETX11DATA;
  wire [31:0] PIPETX11DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26091.12-26091.29" *)
  output PIPETX11DATAVALID;
  wire PIPETX11DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26092.12-26092.28" *)
  output PIPETX11ELECIDLE;
  wire PIPETX11ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26503.18-26503.33" *)
  input [17:0] PIPETX11EQCOEFF;
  wire [17:0] PIPETX11EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26093.18-26093.35" *)
  output [1:0] PIPETX11EQCONTROL;
  wire [1:0] PIPETX11EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26094.18-26094.34" *)
  output [5:0] PIPETX11EQDEEMPH;
  wire [5:0] PIPETX11EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26504.11-26504.25" *)
  input PIPETX11EQDONE;
  wire PIPETX11EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26095.18-26095.35" *)
  output [1:0] PIPETX11POWERDOWN;
  wire [1:0] PIPETX11POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26096.12-26096.30" *)
  output PIPETX11STARTBLOCK;
  wire PIPETX11STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26097.18-26097.36" *)
  output [1:0] PIPETX11SYNCHEADER;
  wire [1:0] PIPETX11SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26098.18-26098.33" *)
  output [1:0] PIPETX12CHARISK;
  wire [1:0] PIPETX12CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26099.12-26099.30" *)
  output PIPETX12COMPLIANCE;
  wire PIPETX12COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26100.19-26100.31" *)
  output [31:0] PIPETX12DATA;
  wire [31:0] PIPETX12DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26101.12-26101.29" *)
  output PIPETX12DATAVALID;
  wire PIPETX12DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26102.12-26102.28" *)
  output PIPETX12ELECIDLE;
  wire PIPETX12ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26505.18-26505.33" *)
  input [17:0] PIPETX12EQCOEFF;
  wire [17:0] PIPETX12EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26103.18-26103.35" *)
  output [1:0] PIPETX12EQCONTROL;
  wire [1:0] PIPETX12EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26104.18-26104.34" *)
  output [5:0] PIPETX12EQDEEMPH;
  wire [5:0] PIPETX12EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26506.11-26506.25" *)
  input PIPETX12EQDONE;
  wire PIPETX12EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26105.18-26105.35" *)
  output [1:0] PIPETX12POWERDOWN;
  wire [1:0] PIPETX12POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26106.12-26106.30" *)
  output PIPETX12STARTBLOCK;
  wire PIPETX12STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26107.18-26107.36" *)
  output [1:0] PIPETX12SYNCHEADER;
  wire [1:0] PIPETX12SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26108.18-26108.33" *)
  output [1:0] PIPETX13CHARISK;
  wire [1:0] PIPETX13CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26109.12-26109.30" *)
  output PIPETX13COMPLIANCE;
  wire PIPETX13COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26110.19-26110.31" *)
  output [31:0] PIPETX13DATA;
  wire [31:0] PIPETX13DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26111.12-26111.29" *)
  output PIPETX13DATAVALID;
  wire PIPETX13DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26112.12-26112.28" *)
  output PIPETX13ELECIDLE;
  wire PIPETX13ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26507.18-26507.33" *)
  input [17:0] PIPETX13EQCOEFF;
  wire [17:0] PIPETX13EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26113.18-26113.35" *)
  output [1:0] PIPETX13EQCONTROL;
  wire [1:0] PIPETX13EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26114.18-26114.34" *)
  output [5:0] PIPETX13EQDEEMPH;
  wire [5:0] PIPETX13EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26508.11-26508.25" *)
  input PIPETX13EQDONE;
  wire PIPETX13EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26115.18-26115.35" *)
  output [1:0] PIPETX13POWERDOWN;
  wire [1:0] PIPETX13POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26116.12-26116.30" *)
  output PIPETX13STARTBLOCK;
  wire PIPETX13STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26117.18-26117.36" *)
  output [1:0] PIPETX13SYNCHEADER;
  wire [1:0] PIPETX13SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26118.18-26118.33" *)
  output [1:0] PIPETX14CHARISK;
  wire [1:0] PIPETX14CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26119.12-26119.30" *)
  output PIPETX14COMPLIANCE;
  wire PIPETX14COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26120.19-26120.31" *)
  output [31:0] PIPETX14DATA;
  wire [31:0] PIPETX14DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26121.12-26121.29" *)
  output PIPETX14DATAVALID;
  wire PIPETX14DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26122.12-26122.28" *)
  output PIPETX14ELECIDLE;
  wire PIPETX14ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26509.18-26509.33" *)
  input [17:0] PIPETX14EQCOEFF;
  wire [17:0] PIPETX14EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26123.18-26123.35" *)
  output [1:0] PIPETX14EQCONTROL;
  wire [1:0] PIPETX14EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26124.18-26124.34" *)
  output [5:0] PIPETX14EQDEEMPH;
  wire [5:0] PIPETX14EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26510.11-26510.25" *)
  input PIPETX14EQDONE;
  wire PIPETX14EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26125.18-26125.35" *)
  output [1:0] PIPETX14POWERDOWN;
  wire [1:0] PIPETX14POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26126.12-26126.30" *)
  output PIPETX14STARTBLOCK;
  wire PIPETX14STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26127.18-26127.36" *)
  output [1:0] PIPETX14SYNCHEADER;
  wire [1:0] PIPETX14SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26128.18-26128.33" *)
  output [1:0] PIPETX15CHARISK;
  wire [1:0] PIPETX15CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26129.12-26129.30" *)
  output PIPETX15COMPLIANCE;
  wire PIPETX15COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26130.19-26130.31" *)
  output [31:0] PIPETX15DATA;
  wire [31:0] PIPETX15DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26131.12-26131.29" *)
  output PIPETX15DATAVALID;
  wire PIPETX15DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26132.12-26132.28" *)
  output PIPETX15ELECIDLE;
  wire PIPETX15ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26511.18-26511.33" *)
  input [17:0] PIPETX15EQCOEFF;
  wire [17:0] PIPETX15EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26133.18-26133.35" *)
  output [1:0] PIPETX15EQCONTROL;
  wire [1:0] PIPETX15EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26134.18-26134.34" *)
  output [5:0] PIPETX15EQDEEMPH;
  wire [5:0] PIPETX15EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26512.11-26512.25" *)
  input PIPETX15EQDONE;
  wire PIPETX15EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26135.18-26135.35" *)
  output [1:0] PIPETX15POWERDOWN;
  wire [1:0] PIPETX15POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26136.12-26136.30" *)
  output PIPETX15STARTBLOCK;
  wire PIPETX15STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26137.18-26137.36" *)
  output [1:0] PIPETX15SYNCHEADER;
  wire [1:0] PIPETX15SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26138.12-26138.24" *)
  output PIPETXDEEMPH;
  wire PIPETXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26139.18-26139.30" *)
  output [2:0] PIPETXMARGIN;
  wire [2:0] PIPETXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26140.18-26140.28" *)
  output [1:0] PIPETXRATE;
  wire [1:0] PIPETXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26141.12-26141.25" *)
  output PIPETXRCVRDET;
  wire PIPETXRCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26142.12-26142.23" *)
  output PIPETXRESET;
  wire PIPETXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26143.12-26143.23" *)
  output PIPETXSWING;
  wire PIPETXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26144.12-26144.26" *)
  output PLEQINPROGRESS;
  wire PLEQINPROGRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26145.18-26145.27" *)
  output [1:0] PLEQPHASE;
  wire [1:0] PLEQPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26513.11-26513.30" *)
  input PLEQRESETEIEOSCOUNT;
  wire PLEQRESETEIEOSCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26514.11-26514.37" *)
  input PLGEN2UPSTREAMPREFERDEEMPH;
  wire PLGEN2UPSTREAMPREFERDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26146.12-26146.29" *)
  output PLGEN34EQMISMATCH;
  wire PLGEN34EQMISMATCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26515.11-26515.29" *)
  input PLGEN34REDOEQSPEED;
  wire PLGEN34REDOEQSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26516.11-26516.34" *)
  input PLGEN34REDOEQUALIZATION;
  wire PLGEN34REDOEQUALIZATION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26517.11-26517.17" *)
  input RESETN;
  wire RESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26518.19-26518.35" *)
  input [255:0] SAXISCCIXTXTDATA;
  wire [255:0] SAXISCCIXTXTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26519.18-26519.34" *)
  input [45:0] SAXISCCIXTXTUSER;
  wire [45:0] SAXISCCIXTXTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26520.11-26520.28" *)
  input SAXISCCIXTXTVALID;
  wire SAXISCCIXTXTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26521.19-26521.31" *)
  input [255:0] SAXISCCTDATA;
  wire [255:0] SAXISCCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26522.17-26522.29" *)
  input [7:0] SAXISCCTKEEP;
  wire [7:0] SAXISCCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26523.11-26523.23" *)
  input SAXISCCTLAST;
  wire SAXISCCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26147.18-26147.31" *)
  output [3:0] SAXISCCTREADY;
  wire [3:0] SAXISCCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26524.18-26524.30" *)
  input [32:0] SAXISCCTUSER;
  wire [32:0] SAXISCCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26525.11-26525.24" *)
  input SAXISCCTVALID;
  wire SAXISCCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26526.19-26526.31" *)
  input [255:0] SAXISRQTDATA;
  wire [255:0] SAXISRQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26527.17-26527.29" *)
  input [7:0] SAXISRQTKEEP;
  wire [7:0] SAXISRQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26528.11-26528.23" *)
  input SAXISRQTLAST;
  wire SAXISRQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26148.18-26148.31" *)
  output [3:0] SAXISRQTREADY;
  wire [3:0] SAXISRQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26529.18-26529.30" *)
  input [61:0] SAXISRQTUSER;
  wire [61:0] SAXISRQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26530.11-26530.24" *)
  input SAXISRQTVALID;
  wire SAXISRQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26531.11-26531.18" *)
  input USERCLK;
  wire USERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26532.11-26532.19" *)
  input USERCLK2;
  wire USERCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26533.11-26533.20" *)
  input USERCLKEN;
  wire USERCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26534.18-26534.29" *)
  input [31:0] USERSPAREIN;
  wire [31:0] USERSPAREIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26149.19-26149.31" *)
  output [23:0] USERSPAREOUT;
  wire [23:0] USERSPAREOUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20538.1-21131.10" *)
module PCIE_2_0(CFGAERECRCCHECKEN, CFGAERECRCGENEN, CFGCOMMANDBUSMASTERENABLE, CFGCOMMANDINTERRUPTDISABLE, CFGCOMMANDIOENABLE, CFGCOMMANDMEMENABLE, CFGCOMMANDSERREN, CFGDEVCONTROL2CPLTIMEOUTDIS, CFGDEVCONTROLAUXPOWEREN, CFGDEVCONTROLCORRERRREPORTINGEN, CFGDEVCONTROLENABLERO, CFGDEVCONTROLEXTTAGEN, CFGDEVCONTROLFATALERRREPORTINGEN, CFGDEVCONTROLNONFATALREPORTINGEN, CFGDEVCONTROLNOSNOOPEN, CFGDEVCONTROLPHANTOMEN, CFGDEVCONTROLURERRREPORTINGEN, CFGDEVSTATUSCORRERRDETECTED, CFGDEVSTATUSFATALERRDETECTED, CFGDEVSTATUSNONFATALERRDETECTED, CFGDEVSTATUSURDETECTED
, CFGERRAERHEADERLOGSETN, CFGERRCPLRDYN, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXFM, CFGINTERRUPTRDYN, CFGLINKCONTROLAUTOBANDWIDTHINTEN, CFGLINKCONTROLBANDWIDTHINTEN, CFGLINKCONTROLCLOCKPMEN, CFGLINKCONTROLCOMMONCLOCK, CFGLINKCONTROLEXTENDEDSYNC, CFGLINKCONTROLHWAUTOWIDTHDIS, CFGLINKCONTROLLINKDISABLE, CFGLINKCONTROLRCB, CFGLINKCONTROLRETRAINLINK, CFGLINKSTATUSAUTOBANDWIDTHSTATUS, CFGLINKSTATUSBANDWITHSTATUS, CFGLINKSTATUSDLLACTIVE, CFGLINKSTATUSLINKTRAINING, CFGMSGRECEIVED, CFGMSGRECEIVEDASSERTINTA
, CFGMSGRECEIVEDASSERTINTB, CFGMSGRECEIVEDASSERTINTC, CFGMSGRECEIVEDASSERTINTD, CFGMSGRECEIVEDDEASSERTINTA, CFGMSGRECEIVEDDEASSERTINTB, CFGMSGRECEIVEDDEASSERTINTC, CFGMSGRECEIVEDDEASSERTINTD, CFGMSGRECEIVEDERRCOR, CFGMSGRECEIVEDERRFATAL, CFGMSGRECEIVEDERRNONFATAL, CFGMSGRECEIVEDPMASNAK, CFGMSGRECEIVEDPMETO, CFGMSGRECEIVEDPMETOACK, CFGMSGRECEIVEDPMPME, CFGMSGRECEIVEDSETSLOTPOWERLIMIT, CFGMSGRECEIVEDUNLOCK, CFGPMCSRPMEEN, CFGPMCSRPMESTATUS, CFGPMRCVASREQL1N, CFGPMRCVENTERL1N, CFGPMRCVENTERL23N
, CFGPMRCVREQACKN, CFGRDWRDONEN, CFGSLOTCONTROLELECTROMECHILCTLPULSE, CFGTRANSACTION, CFGTRANSACTIONTYPE, DBGSCLRA, DBGSCLRB, DBGSCLRC, DBGSCLRD, DBGSCLRE, DBGSCLRF, DBGSCLRG, DBGSCLRH, DBGSCLRI, DBGSCLRJ, DBGSCLRK, DRPDRDY, LL2BADDLLPERRN, LL2BADTLPERRN, LL2PROTOCOLERRN, LL2REPLAYROERRN
, LL2REPLAYTOERRN, LL2SUSPENDOKN, LL2TFCINIT1SEQN, LL2TFCINIT2SEQN, LNKCLKEN, MIMRXRCE, MIMRXREN, MIMRXWEN, MIMTXRCE, MIMTXREN, MIMTXWEN, PIPERX0POLARITY, PIPERX1POLARITY, PIPERX2POLARITY, PIPERX3POLARITY, PIPERX4POLARITY, PIPERX5POLARITY, PIPERX6POLARITY, PIPERX7POLARITY, PIPETX0COMPLIANCE, PIPETX0ELECIDLE
, PIPETX1COMPLIANCE, PIPETX1ELECIDLE, PIPETX2COMPLIANCE, PIPETX2ELECIDLE, PIPETX3COMPLIANCE, PIPETX3ELECIDLE, PIPETX4COMPLIANCE, PIPETX4ELECIDLE, PIPETX5COMPLIANCE, PIPETX5ELECIDLE, PIPETX6COMPLIANCE, PIPETX6ELECIDLE, PIPETX7COMPLIANCE, PIPETX7ELECIDLE, PIPETXDEEMPH, PIPETXRATE, PIPETXRCVRDET, PIPETXRESET, PL2LINKUPN, PL2RECEIVERERRN, PL2RECOVERYN
, PL2RXELECIDLE, PL2SUSPENDOK, PLLINKGEN2CAP, PLLINKPARTNERGEN2SUPPORTED, PLLINKUPCFGCAP, PLPHYLNKUPN, PLRECEIVEDHOTRST, PLSELLNKRATE, RECEIVEDFUNCLVLRSTN, TL2ASPMSUSPENDCREDITCHECKOKN, TL2ASPMSUSPENDREQN, TL2PPMSUSPENDOKN, TRNLNKUPN, TRNRDLLPSRCRDYN, TRNRECRCERRN, TRNREOFN, TRNRERRFWDN, TRNRREMN, TRNRSOFN, TRNRSRCDSCN, TRNRSRCRDYN
, TRNTCFGREQN, TRNTDLLPDSTRDYN, TRNTDSTRDYN, TRNTERRDROPN, USERRSTN, DBGVECC, PLDBGVEC, TRNFCCPLD, TRNFCNPD, TRNFCPD, MIMRXRADDR, MIMRXWADDR, MIMTXRADDR, MIMTXWADDR, CFGMSGDATA, DRPDO, PIPETX0DATA, PIPETX1DATA, PIPETX2DATA, PIPETX3DATA, PIPETX4DATA
, PIPETX5DATA, PIPETX6DATA, PIPETX7DATA, CFGLINKCONTROLASPMCONTROL, CFGLINKSTATUSCURRENTSPEED, CFGPMCSRPOWERSTATE, PIPETX0CHARISK, PIPETX0POWERDOWN, PIPETX1CHARISK, PIPETX1POWERDOWN, PIPETX2CHARISK, PIPETX2POWERDOWN, PIPETX3CHARISK, PIPETX3POWERDOWN, PIPETX4CHARISK, PIPETX4POWERDOWN, PIPETX5CHARISK, PIPETX5POWERDOWN, PIPETX6CHARISK, PIPETX6POWERDOWN, PIPETX7CHARISK
, PIPETX7POWERDOWN, PLLANEREVERSALMODE, PLRXPMSTATE, PLSELLNKWIDTH, CFGDEVCONTROLMAXPAYLOAD, CFGDEVCONTROLMAXREADREQ, CFGINTERRUPTMMENABLE, CFGPCIELINKSTATE, PIPETXMARGIN, PLINITIALLINKWIDTH, PLTXPMSTATE, CFGDO, TRNRDLLPDATA, CFGDEVCONTROL2CPLTIMEOUTVAL, CFGLINKSTATUSNEGOTIATEDWIDTH, PLLTSSMSTATE, TRNTBUFAV, DBGVECA, DBGVECB, TRNRD, MIMRXWDATA
, MIMTXWDATA, CFGTRANSACTIONADDR, CFGVCTCVCMAP, TRNRBARHITN, CFGINTERRUPTDO, TRNFCCPLH, TRNFCNPH, TRNFCPH, CFGERRACSN, CFGERRCORN, CFGERRCPLABORTN, CFGERRCPLTIMEOUTN, CFGERRCPLUNEXPECTN, CFGERRECRCN, CFGERRLOCKEDN, CFGERRPOSTEDN, CFGERRURN, CFGINTERRUPTASSERTN, CFGINTERRUPTN, CFGPMDIRECTASPML1N, CFGPMSENDPMACKN
, CFGPMSENDPMETON, CFGPMSENDPMNAKN, CFGPMTURNOFFOKN, CFGPMWAKEN, CFGRDENN, CFGTRNPENDINGN, CFGWRENN, CFGWRREADONLYN, CFGWRRW1CASRWN, CMRSTN, CMSTICKYRSTN, DBGSUBMODE, DLRSTN, DRPCLK, DRPDEN, DRPDWE, FUNCLVLRSTN, LL2SENDASREQL1N, LL2SENDENTERL1N, LL2SENDENTERL23N, LL2SUSPENDNOWN
, LL2TLPRCVN, PIPECLK, PIPERX0CHANISALIGNED, PIPERX0ELECIDLE, PIPERX0PHYSTATUS, PIPERX0VALID, PIPERX1CHANISALIGNED, PIPERX1ELECIDLE, PIPERX1PHYSTATUS, PIPERX1VALID, PIPERX2CHANISALIGNED, PIPERX2ELECIDLE, PIPERX2PHYSTATUS, PIPERX2VALID, PIPERX3CHANISALIGNED, PIPERX3ELECIDLE, PIPERX3PHYSTATUS, PIPERX3VALID, PIPERX4CHANISALIGNED, PIPERX4ELECIDLE, PIPERX4PHYSTATUS
, PIPERX4VALID, PIPERX5CHANISALIGNED, PIPERX5ELECIDLE, PIPERX5PHYSTATUS, PIPERX5VALID, PIPERX6CHANISALIGNED, PIPERX6ELECIDLE, PIPERX6PHYSTATUS, PIPERX6VALID, PIPERX7CHANISALIGNED, PIPERX7ELECIDLE, PIPERX7PHYSTATUS, PIPERX7VALID, PLDIRECTEDLINKAUTON, PLDIRECTEDLINKSPEED, PLDOWNSTREAMDEEMPHSOURCE, PLRSTN, PLTRANSMITHOTRST, PLUPSTREAMPREFERDEEMPH, SYSRSTN, TL2ASPMSUSPENDCREDITCHECKN
, TL2PPMSUSPENDREQN, TLRSTN, TRNRDSTRDYN, TRNRNPOKN, TRNTCFGGNTN, TRNTDLLPSRCRDYN, TRNTECRCGENN, TRNTEOFN, TRNTERRFWDN, TRNTREMN, TRNTSOFN, TRNTSRCDSCN, TRNTSRCRDYN, TRNTSTRN, USERCLK, CFGERRAERHEADERLOG, DRPDI, PIPERX0DATA, PIPERX1DATA, PIPERX2DATA, PIPERX3DATA
, PIPERX4DATA, PIPERX5DATA, PIPERX6DATA, PIPERX7DATA, DBGMODE, PIPERX0CHARISK, PIPERX1CHARISK, PIPERX2CHARISK, PIPERX3CHARISK, PIPERX4CHARISK, PIPERX5CHARISK, PIPERX6CHARISK, PIPERX7CHARISK, PLDIRECTEDLINKCHANGE, PLDIRECTEDLINKWIDTH, CFGDSFUNCTIONNUMBER, PIPERX0STATUS, PIPERX1STATUS, PIPERX2STATUS, PIPERX3STATUS, PIPERX4STATUS
, PIPERX5STATUS, PIPERX6STATUS, PIPERX7STATUS, PLDBGMODE, TRNFCSEL, CFGDI, TRNTDLLPDATA, CFGBYTEENN, CFGERRTLPCPLHEADER, CFGDSDEVICENUMBER, PL2DIRECTEDLSTATE, CFGDSN, TRNTD, MIMRXRDATA, MIMTXRDATA, CFGDSBUSNUMBER, CFGINTERRUPTDI, CFGPORTNUMBER, DRPDADDR, CFGDWADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20775.12-20775.29" *)
  output CFGAERECRCCHECKEN;
  wire CFGAERECRCCHECKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20776.12-20776.27" *)
  output CFGAERECRCGENEN;
  wire CFGAERECRCGENEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21118.17-21118.27" *)
  input [3:0] CFGBYTEENN;
  wire [3:0] CFGBYTEENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20777.12-20777.37" *)
  output CFGCOMMANDBUSMASTERENABLE;
  wire CFGCOMMANDBUSMASTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20778.12-20778.38" *)
  output CFGCOMMANDINTERRUPTDISABLE;
  wire CFGCOMMANDINTERRUPTDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20779.12-20779.30" *)
  output CFGCOMMANDIOENABLE;
  wire CFGCOMMANDIOENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20780.12-20780.31" *)
  output CFGCOMMANDMEMENABLE;
  wire CFGCOMMANDMEMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20781.12-20781.28" *)
  output CFGCOMMANDSERREN;
  wire CFGCOMMANDSERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20782.12-20782.39" *)
  output CFGDEVCONTROL2CPLTIMEOUTDIS;
  wire CFGDEVCONTROL2CPLTIMEOUTDIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20977.18-20977.45" *)
  output [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
  wire [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20783.12-20783.35" *)
  output CFGDEVCONTROLAUXPOWEREN;
  wire CFGDEVCONTROLAUXPOWEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20784.12-20784.43" *)
  output CFGDEVCONTROLCORRERRREPORTINGEN;
  wire CFGDEVCONTROLCORRERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20785.12-20785.33" *)
  output CFGDEVCONTROLENABLERO;
  wire CFGDEVCONTROLENABLERO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20786.12-20786.33" *)
  output CFGDEVCONTROLEXTTAGEN;
  wire CFGDEVCONTROLEXTTAGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20787.12-20787.44" *)
  output CFGDEVCONTROLFATALERRREPORTINGEN;
  wire CFGDEVCONTROLFATALERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20968.18-20968.41" *)
  output [2:0] CFGDEVCONTROLMAXPAYLOAD;
  wire [2:0] CFGDEVCONTROLMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20969.18-20969.41" *)
  output [2:0] CFGDEVCONTROLMAXREADREQ;
  wire [2:0] CFGDEVCONTROLMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20788.12-20788.44" *)
  output CFGDEVCONTROLNONFATALREPORTINGEN;
  wire CFGDEVCONTROLNONFATALREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20789.12-20789.34" *)
  output CFGDEVCONTROLNOSNOOPEN;
  wire CFGDEVCONTROLNOSNOOPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20790.12-20790.34" *)
  output CFGDEVCONTROLPHANTOMEN;
  wire CFGDEVCONTROLPHANTOMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20791.12-20791.41" *)
  output CFGDEVCONTROLURERRREPORTINGEN;
  wire CFGDEVCONTROLURERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20792.12-20792.39" *)
  output CFGDEVSTATUSCORRERRDETECTED;
  wire CFGDEVSTATUSCORRERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20793.12-20793.40" *)
  output CFGDEVSTATUSFATALERRDETECTED;
  wire CFGDEVSTATUSFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20794.12-20794.43" *)
  output CFGDEVSTATUSNONFATALERRDETECTED;
  wire CFGDEVSTATUSNONFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20795.12-20795.34" *)
  output CFGDEVSTATUSURDETECTED;
  wire CFGDEVSTATUSURDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21116.18-21116.23" *)
  input [31:0] CFGDI;
  wire [31:0] CFGDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20975.19-20975.24" *)
  output [31:0] CFGDO;
  wire [31:0] CFGDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21126.17-21126.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21120.17-21120.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21105.17-21105.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21122.18-21122.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21130.17-21130.26" *)
  input [9:0] CFGDWADDR;
  wire [9:0] CFGDWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20993.11-20993.21" *)
  input CFGERRACSN;
  wire CFGERRACSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21084.19-21084.37" *)
  input [127:0] CFGERRAERHEADERLOG;
  wire [127:0] CFGERRAERHEADERLOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20796.12-20796.34" *)
  output CFGERRAERHEADERLOGSETN;
  wire CFGERRAERHEADERLOGSETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20994.11-20994.21" *)
  input CFGERRCORN;
  wire CFGERRCORN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20995.11-20995.26" *)
  input CFGERRCPLABORTN;
  wire CFGERRCPLABORTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20797.12-20797.25" *)
  output CFGERRCPLRDYN;
  wire CFGERRCPLRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20996.11-20996.28" *)
  input CFGERRCPLTIMEOUTN;
  wire CFGERRCPLTIMEOUTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20997.11-20997.29" *)
  input CFGERRCPLUNEXPECTN;
  wire CFGERRCPLUNEXPECTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20998.11-20998.22" *)
  input CFGERRECRCN;
  wire CFGERRECRCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20999.11-20999.24" *)
  input CFGERRLOCKEDN;
  wire CFGERRLOCKEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21000.11-21000.24" *)
  input CFGERRPOSTEDN;
  wire CFGERRPOSTEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21119.18-21119.36" *)
  input [47:0] CFGERRTLPCPLHEADER;
  wire [47:0] CFGERRTLPCPLHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21001.11-21001.20" *)
  input CFGERRURN;
  wire CFGERRURN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21002.11-21002.30" *)
  input CFGINTERRUPTASSERTN;
  wire CFGINTERRUPTASSERTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21127.17-21127.31" *)
  input [7:0] CFGINTERRUPTDI;
  wire [7:0] CFGINTERRUPTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20989.18-20989.32" *)
  output [7:0] CFGINTERRUPTDO;
  wire [7:0] CFGINTERRUPTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20970.18-20970.38" *)
  output [2:0] CFGINTERRUPTMMENABLE;
  wire [2:0] CFGINTERRUPTMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20798.12-20798.33" *)
  output CFGINTERRUPTMSIENABLE;
  wire CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20799.12-20799.34" *)
  output CFGINTERRUPTMSIXENABLE;
  wire CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20800.12-20800.30" *)
  output CFGINTERRUPTMSIXFM;
  wire CFGINTERRUPTMSIXFM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21003.11-21003.24" *)
  input CFGINTERRUPTN;
  wire CFGINTERRUPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20801.12-20801.28" *)
  output CFGINTERRUPTRDYN;
  wire CFGINTERRUPTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20946.18-20946.43" *)
  output [1:0] CFGLINKCONTROLASPMCONTROL;
  wire [1:0] CFGLINKCONTROLASPMCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20802.12-20802.44" *)
  output CFGLINKCONTROLAUTOBANDWIDTHINTEN;
  wire CFGLINKCONTROLAUTOBANDWIDTHINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20803.12-20803.40" *)
  output CFGLINKCONTROLBANDWIDTHINTEN;
  wire CFGLINKCONTROLBANDWIDTHINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20804.12-20804.35" *)
  output CFGLINKCONTROLCLOCKPMEN;
  wire CFGLINKCONTROLCLOCKPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20805.12-20805.37" *)
  output CFGLINKCONTROLCOMMONCLOCK;
  wire CFGLINKCONTROLCOMMONCLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20806.12-20806.38" *)
  output CFGLINKCONTROLEXTENDEDSYNC;
  wire CFGLINKCONTROLEXTENDEDSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20807.12-20807.40" *)
  output CFGLINKCONTROLHWAUTOWIDTHDIS;
  wire CFGLINKCONTROLHWAUTOWIDTHDIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20808.12-20808.37" *)
  output CFGLINKCONTROLLINKDISABLE;
  wire CFGLINKCONTROLLINKDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20809.12-20809.29" *)
  output CFGLINKCONTROLRCB;
  wire CFGLINKCONTROLRCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20810.12-20810.37" *)
  output CFGLINKCONTROLRETRAINLINK;
  wire CFGLINKCONTROLRETRAINLINK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20811.12-20811.44" *)
  output CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
  wire CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20812.12-20812.39" *)
  output CFGLINKSTATUSBANDWITHSTATUS;
  wire CFGLINKSTATUSBANDWITHSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20947.18-20947.43" *)
  output [1:0] CFGLINKSTATUSCURRENTSPEED;
  wire [1:0] CFGLINKSTATUSCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20813.12-20813.34" *)
  output CFGLINKSTATUSDLLACTIVE;
  wire CFGLINKSTATUSDLLACTIVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20814.12-20814.37" *)
  output CFGLINKSTATUSLINKTRAINING;
  wire CFGLINKSTATUSLINKTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20978.18-20978.46" *)
  output [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
  wire [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20936.19-20936.29" *)
  output [15:0] CFGMSGDATA;
  wire [15:0] CFGMSGDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20815.12-20815.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20816.12-20816.36" *)
  output CFGMSGRECEIVEDASSERTINTA;
  wire CFGMSGRECEIVEDASSERTINTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20817.12-20817.36" *)
  output CFGMSGRECEIVEDASSERTINTB;
  wire CFGMSGRECEIVEDASSERTINTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20818.12-20818.36" *)
  output CFGMSGRECEIVEDASSERTINTC;
  wire CFGMSGRECEIVEDASSERTINTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20819.12-20819.36" *)
  output CFGMSGRECEIVEDASSERTINTD;
  wire CFGMSGRECEIVEDASSERTINTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20820.12-20820.38" *)
  output CFGMSGRECEIVEDDEASSERTINTA;
  wire CFGMSGRECEIVEDDEASSERTINTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20821.12-20821.38" *)
  output CFGMSGRECEIVEDDEASSERTINTB;
  wire CFGMSGRECEIVEDDEASSERTINTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20822.12-20822.38" *)
  output CFGMSGRECEIVEDDEASSERTINTC;
  wire CFGMSGRECEIVEDDEASSERTINTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20823.12-20823.38" *)
  output CFGMSGRECEIVEDDEASSERTINTD;
  wire CFGMSGRECEIVEDDEASSERTINTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20824.12-20824.32" *)
  output CFGMSGRECEIVEDERRCOR;
  wire CFGMSGRECEIVEDERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20825.12-20825.34" *)
  output CFGMSGRECEIVEDERRFATAL;
  wire CFGMSGRECEIVEDERRFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20826.12-20826.37" *)
  output CFGMSGRECEIVEDERRNONFATAL;
  wire CFGMSGRECEIVEDERRNONFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20827.12-20827.33" *)
  output CFGMSGRECEIVEDPMASNAK;
  wire CFGMSGRECEIVEDPMASNAK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20828.12-20828.31" *)
  output CFGMSGRECEIVEDPMETO;
  wire CFGMSGRECEIVEDPMETO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20829.12-20829.34" *)
  output CFGMSGRECEIVEDPMETOACK;
  wire CFGMSGRECEIVEDPMETOACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20830.12-20830.31" *)
  output CFGMSGRECEIVEDPMPME;
  wire CFGMSGRECEIVEDPMPME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20831.12-20831.43" *)
  output CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
  wire CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20832.12-20832.32" *)
  output CFGMSGRECEIVEDUNLOCK;
  wire CFGMSGRECEIVEDUNLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20971.18-20971.34" *)
  output [2:0] CFGPCIELINKSTATE;
  wire [2:0] CFGPCIELINKSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20833.12-20833.25" *)
  output CFGPMCSRPMEEN;
  wire CFGPMCSRPMEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20834.12-20834.29" *)
  output CFGPMCSRPMESTATUS;
  wire CFGPMCSRPMESTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20948.18-20948.36" *)
  output [1:0] CFGPMCSRPOWERSTATE;
  wire [1:0] CFGPMCSRPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21004.11-21004.29" *)
  input CFGPMDIRECTASPML1N;
  wire CFGPMDIRECTASPML1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20835.12-20835.28" *)
  output CFGPMRCVASREQL1N;
  wire CFGPMRCVASREQL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20836.12-20836.28" *)
  output CFGPMRCVENTERL1N;
  wire CFGPMRCVENTERL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20837.12-20837.29" *)
  output CFGPMRCVENTERL23N;
  wire CFGPMRCVENTERL23N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20838.12-20838.27" *)
  output CFGPMRCVREQACKN;
  wire CFGPMRCVREQACKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21005.11-21005.26" *)
  input CFGPMSENDPMACKN;
  wire CFGPMSENDPMACKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21006.11-21006.26" *)
  input CFGPMSENDPMETON;
  wire CFGPMSENDPMETON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21007.11-21007.26" *)
  input CFGPMSENDPMNAKN;
  wire CFGPMSENDPMNAKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21008.11-21008.26" *)
  input CFGPMTURNOFFOKN;
  wire CFGPMTURNOFFOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21009.11-21009.21" *)
  input CFGPMWAKEN;
  wire CFGPMWAKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21128.17-21128.30" *)
  input [7:0] CFGPORTNUMBER;
  wire [7:0] CFGPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21010.11-21010.19" *)
  input CFGRDENN;
  wire CFGRDENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20839.12-20839.24" *)
  output CFGRDWRDONEN;
  wire CFGRDWRDONEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20840.12-20840.47" *)
  output CFGSLOTCONTROLELECTROMECHILCTLPULSE;
  wire CFGSLOTCONTROLELECTROMECHILCTLPULSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20841.12-20841.26" *)
  output CFGTRANSACTION;
  wire CFGTRANSACTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20986.18-20986.36" *)
  output [6:0] CFGTRANSACTIONADDR;
  wire [6:0] CFGTRANSACTIONADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20842.12-20842.30" *)
  output CFGTRANSACTIONTYPE;
  wire CFGTRANSACTIONTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21011.11-21011.25" *)
  input CFGTRNPENDINGN;
  wire CFGTRNPENDINGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20987.18-20987.30" *)
  output [6:0] CFGVCTCVCMAP;
  wire [6:0] CFGVCTCVCMAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21012.11-21012.19" *)
  input CFGWRENN;
  wire CFGWRENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21013.11-21013.25" *)
  input CFGWRREADONLYN;
  wire CFGWRREADONLYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21014.11-21014.25" *)
  input CFGWRRW1CASRWN;
  wire CFGWRRW1CASRWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21015.11-21015.17" *)
  input CMRSTN;
  wire CMRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21016.11-21016.23" *)
  input CMSTICKYRSTN;
  wire CMSTICKYRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21094.17-21094.24" *)
  input [1:0] DBGMODE;
  wire [1:0] DBGMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20843.12-20843.20" *)
  output DBGSCLRA;
  wire DBGSCLRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20844.12-20844.20" *)
  output DBGSCLRB;
  wire DBGSCLRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20845.12-20845.20" *)
  output DBGSCLRC;
  wire DBGSCLRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20846.12-20846.20" *)
  output DBGSCLRD;
  wire DBGSCLRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20847.12-20847.20" *)
  output DBGSCLRE;
  wire DBGSCLRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20848.12-20848.20" *)
  output DBGSCLRF;
  wire DBGSCLRF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20849.12-20849.20" *)
  output DBGSCLRG;
  wire DBGSCLRG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20850.12-20850.20" *)
  output DBGSCLRH;
  wire DBGSCLRH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20851.12-20851.20" *)
  output DBGSCLRI;
  wire DBGSCLRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20852.12-20852.20" *)
  output DBGSCLRJ;
  wire DBGSCLRJ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20853.12-20853.20" *)
  output DBGSCLRK;
  wire DBGSCLRK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21017.11-21017.21" *)
  input DBGSUBMODE;
  wire DBGSUBMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20981.19-20981.26" *)
  output [63:0] DBGVECA;
  wire [63:0] DBGVECA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20982.19-20982.26" *)
  output [63:0] DBGVECB;
  wire [63:0] DBGVECB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20927.19-20927.26" *)
  output [11:0] DBGVECC;
  wire [11:0] DBGVECC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21018.11-21018.17" *)
  input DLRSTN;
  wire DLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21019.11-21019.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21129.17-21129.25" *)
  input [8:0] DRPDADDR;
  wire [8:0] DRPDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21020.11-21020.17" *)
  input DRPDEN;
  wire DRPDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21085.18-21085.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20937.19-20937.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20854.12-20854.19" *)
  output DRPDRDY;
  wire DRPDRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21021.11-21021.17" *)
  input DRPDWE;
  wire DRPDWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21022.11-21022.22" *)
  input FUNCLVLRSTN;
  wire FUNCLVLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20855.12-20855.26" *)
  output LL2BADDLLPERRN;
  wire LL2BADDLLPERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20856.12-20856.25" *)
  output LL2BADTLPERRN;
  wire LL2BADTLPERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20857.12-20857.27" *)
  output LL2PROTOCOLERRN;
  wire LL2PROTOCOLERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20858.12-20858.27" *)
  output LL2REPLAYROERRN;
  wire LL2REPLAYROERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20859.12-20859.27" *)
  output LL2REPLAYTOERRN;
  wire LL2REPLAYTOERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21023.11-21023.26" *)
  input LL2SENDASREQL1N;
  wire LL2SENDASREQL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21024.11-21024.26" *)
  input LL2SENDENTERL1N;
  wire LL2SENDENTERL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21025.11-21025.27" *)
  input LL2SENDENTERL23N;
  wire LL2SENDENTERL23N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21026.11-21026.25" *)
  input LL2SUSPENDNOWN;
  wire LL2SUSPENDNOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20860.12-20860.25" *)
  output LL2SUSPENDOKN;
  wire LL2SUSPENDOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20861.12-20861.27" *)
  output LL2TFCINIT1SEQN;
  wire LL2TFCINIT1SEQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20862.12-20862.27" *)
  output LL2TFCINIT2SEQN;
  wire LL2TFCINIT2SEQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21027.11-21027.21" *)
  input LL2TLPRCVN;
  wire LL2TLPRCVN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20863.12-20863.20" *)
  output LNKCLKEN;
  wire LNKCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20932.19-20932.29" *)
  output [12:0] MIMRXRADDR;
  wire [12:0] MIMRXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20864.12-20864.20" *)
  output MIMRXRCE;
  wire MIMRXRCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21124.18-21124.28" *)
  input [67:0] MIMRXRDATA;
  wire [67:0] MIMRXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20865.12-20865.20" *)
  output MIMRXREN;
  wire MIMRXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20933.19-20933.29" *)
  output [12:0] MIMRXWADDR;
  wire [12:0] MIMRXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20984.19-20984.29" *)
  output [67:0] MIMRXWDATA;
  wire [67:0] MIMRXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20866.12-20866.20" *)
  output MIMRXWEN;
  wire MIMRXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20934.19-20934.29" *)
  output [12:0] MIMTXRADDR;
  wire [12:0] MIMTXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20867.12-20867.20" *)
  output MIMTXRCE;
  wire MIMTXRCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21125.18-21125.28" *)
  input [68:0] MIMTXRDATA;
  wire [68:0] MIMTXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20868.12-20868.20" *)
  output MIMTXREN;
  wire MIMTXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20935.19-20935.29" *)
  output [12:0] MIMTXWADDR;
  wire [12:0] MIMTXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20985.19-20985.29" *)
  output [68:0] MIMTXWDATA;
  wire [68:0] MIMTXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20869.12-20869.20" *)
  output MIMTXWEN;
  wire MIMTXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21028.11-21028.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21029.11-21029.31" *)
  input PIPERX0CHANISALIGNED;
  wire PIPERX0CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21095.17-21095.31" *)
  input [1:0] PIPERX0CHARISK;
  wire [1:0] PIPERX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21086.18-21086.29" *)
  input [15:0] PIPERX0DATA;
  wire [15:0] PIPERX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21030.11-21030.26" *)
  input PIPERX0ELECIDLE;
  wire PIPERX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21031.11-21031.27" *)
  input PIPERX0PHYSTATUS;
  wire PIPERX0PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20870.12-20870.27" *)
  output PIPERX0POLARITY;
  wire PIPERX0POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21106.17-21106.30" *)
  input [2:0] PIPERX0STATUS;
  wire [2:0] PIPERX0STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21032.11-21032.23" *)
  input PIPERX0VALID;
  wire PIPERX0VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21033.11-21033.31" *)
  input PIPERX1CHANISALIGNED;
  wire PIPERX1CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21096.17-21096.31" *)
  input [1:0] PIPERX1CHARISK;
  wire [1:0] PIPERX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21087.18-21087.29" *)
  input [15:0] PIPERX1DATA;
  wire [15:0] PIPERX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21034.11-21034.26" *)
  input PIPERX1ELECIDLE;
  wire PIPERX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21035.11-21035.27" *)
  input PIPERX1PHYSTATUS;
  wire PIPERX1PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20871.12-20871.27" *)
  output PIPERX1POLARITY;
  wire PIPERX1POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21107.17-21107.30" *)
  input [2:0] PIPERX1STATUS;
  wire [2:0] PIPERX1STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21036.11-21036.23" *)
  input PIPERX1VALID;
  wire PIPERX1VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21037.11-21037.31" *)
  input PIPERX2CHANISALIGNED;
  wire PIPERX2CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21097.17-21097.31" *)
  input [1:0] PIPERX2CHARISK;
  wire [1:0] PIPERX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21088.18-21088.29" *)
  input [15:0] PIPERX2DATA;
  wire [15:0] PIPERX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21038.11-21038.26" *)
  input PIPERX2ELECIDLE;
  wire PIPERX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21039.11-21039.27" *)
  input PIPERX2PHYSTATUS;
  wire PIPERX2PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20872.12-20872.27" *)
  output PIPERX2POLARITY;
  wire PIPERX2POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21108.17-21108.30" *)
  input [2:0] PIPERX2STATUS;
  wire [2:0] PIPERX2STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21040.11-21040.23" *)
  input PIPERX2VALID;
  wire PIPERX2VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21041.11-21041.31" *)
  input PIPERX3CHANISALIGNED;
  wire PIPERX3CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21098.17-21098.31" *)
  input [1:0] PIPERX3CHARISK;
  wire [1:0] PIPERX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21089.18-21089.29" *)
  input [15:0] PIPERX3DATA;
  wire [15:0] PIPERX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21042.11-21042.26" *)
  input PIPERX3ELECIDLE;
  wire PIPERX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21043.11-21043.27" *)
  input PIPERX3PHYSTATUS;
  wire PIPERX3PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20873.12-20873.27" *)
  output PIPERX3POLARITY;
  wire PIPERX3POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21109.17-21109.30" *)
  input [2:0] PIPERX3STATUS;
  wire [2:0] PIPERX3STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21044.11-21044.23" *)
  input PIPERX3VALID;
  wire PIPERX3VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21045.11-21045.31" *)
  input PIPERX4CHANISALIGNED;
  wire PIPERX4CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21099.17-21099.31" *)
  input [1:0] PIPERX4CHARISK;
  wire [1:0] PIPERX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21090.18-21090.29" *)
  input [15:0] PIPERX4DATA;
  wire [15:0] PIPERX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21046.11-21046.26" *)
  input PIPERX4ELECIDLE;
  wire PIPERX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21047.11-21047.27" *)
  input PIPERX4PHYSTATUS;
  wire PIPERX4PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20874.12-20874.27" *)
  output PIPERX4POLARITY;
  wire PIPERX4POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21110.17-21110.30" *)
  input [2:0] PIPERX4STATUS;
  wire [2:0] PIPERX4STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21048.11-21048.23" *)
  input PIPERX4VALID;
  wire PIPERX4VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21049.11-21049.31" *)
  input PIPERX5CHANISALIGNED;
  wire PIPERX5CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21100.17-21100.31" *)
  input [1:0] PIPERX5CHARISK;
  wire [1:0] PIPERX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21091.18-21091.29" *)
  input [15:0] PIPERX5DATA;
  wire [15:0] PIPERX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21050.11-21050.26" *)
  input PIPERX5ELECIDLE;
  wire PIPERX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21051.11-21051.27" *)
  input PIPERX5PHYSTATUS;
  wire PIPERX5PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20875.12-20875.27" *)
  output PIPERX5POLARITY;
  wire PIPERX5POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21111.17-21111.30" *)
  input [2:0] PIPERX5STATUS;
  wire [2:0] PIPERX5STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21052.11-21052.23" *)
  input PIPERX5VALID;
  wire PIPERX5VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21053.11-21053.31" *)
  input PIPERX6CHANISALIGNED;
  wire PIPERX6CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21101.17-21101.31" *)
  input [1:0] PIPERX6CHARISK;
  wire [1:0] PIPERX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21092.18-21092.29" *)
  input [15:0] PIPERX6DATA;
  wire [15:0] PIPERX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21054.11-21054.26" *)
  input PIPERX6ELECIDLE;
  wire PIPERX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21055.11-21055.27" *)
  input PIPERX6PHYSTATUS;
  wire PIPERX6PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20876.12-20876.27" *)
  output PIPERX6POLARITY;
  wire PIPERX6POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21112.17-21112.30" *)
  input [2:0] PIPERX6STATUS;
  wire [2:0] PIPERX6STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21056.11-21056.23" *)
  input PIPERX6VALID;
  wire PIPERX6VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21057.11-21057.31" *)
  input PIPERX7CHANISALIGNED;
  wire PIPERX7CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21102.17-21102.31" *)
  input [1:0] PIPERX7CHARISK;
  wire [1:0] PIPERX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21093.18-21093.29" *)
  input [15:0] PIPERX7DATA;
  wire [15:0] PIPERX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21058.11-21058.26" *)
  input PIPERX7ELECIDLE;
  wire PIPERX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21059.11-21059.27" *)
  input PIPERX7PHYSTATUS;
  wire PIPERX7PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20877.12-20877.27" *)
  output PIPERX7POLARITY;
  wire PIPERX7POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21113.17-21113.30" *)
  input [2:0] PIPERX7STATUS;
  wire [2:0] PIPERX7STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21060.11-21060.23" *)
  input PIPERX7VALID;
  wire PIPERX7VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20949.18-20949.32" *)
  output [1:0] PIPETX0CHARISK;
  wire [1:0] PIPETX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20878.12-20878.29" *)
  output PIPETX0COMPLIANCE;
  wire PIPETX0COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20938.19-20938.30" *)
  output [15:0] PIPETX0DATA;
  wire [15:0] PIPETX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20879.12-20879.27" *)
  output PIPETX0ELECIDLE;
  wire PIPETX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20950.18-20950.34" *)
  output [1:0] PIPETX0POWERDOWN;
  wire [1:0] PIPETX0POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20951.18-20951.32" *)
  output [1:0] PIPETX1CHARISK;
  wire [1:0] PIPETX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20880.12-20880.29" *)
  output PIPETX1COMPLIANCE;
  wire PIPETX1COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20939.19-20939.30" *)
  output [15:0] PIPETX1DATA;
  wire [15:0] PIPETX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20881.12-20881.27" *)
  output PIPETX1ELECIDLE;
  wire PIPETX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20952.18-20952.34" *)
  output [1:0] PIPETX1POWERDOWN;
  wire [1:0] PIPETX1POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20953.18-20953.32" *)
  output [1:0] PIPETX2CHARISK;
  wire [1:0] PIPETX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20882.12-20882.29" *)
  output PIPETX2COMPLIANCE;
  wire PIPETX2COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20940.19-20940.30" *)
  output [15:0] PIPETX2DATA;
  wire [15:0] PIPETX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20883.12-20883.27" *)
  output PIPETX2ELECIDLE;
  wire PIPETX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20954.18-20954.34" *)
  output [1:0] PIPETX2POWERDOWN;
  wire [1:0] PIPETX2POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20955.18-20955.32" *)
  output [1:0] PIPETX3CHARISK;
  wire [1:0] PIPETX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20884.12-20884.29" *)
  output PIPETX3COMPLIANCE;
  wire PIPETX3COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20941.19-20941.30" *)
  output [15:0] PIPETX3DATA;
  wire [15:0] PIPETX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20885.12-20885.27" *)
  output PIPETX3ELECIDLE;
  wire PIPETX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20956.18-20956.34" *)
  output [1:0] PIPETX3POWERDOWN;
  wire [1:0] PIPETX3POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20957.18-20957.32" *)
  output [1:0] PIPETX4CHARISK;
  wire [1:0] PIPETX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20886.12-20886.29" *)
  output PIPETX4COMPLIANCE;
  wire PIPETX4COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20942.19-20942.30" *)
  output [15:0] PIPETX4DATA;
  wire [15:0] PIPETX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20887.12-20887.27" *)
  output PIPETX4ELECIDLE;
  wire PIPETX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20958.18-20958.34" *)
  output [1:0] PIPETX4POWERDOWN;
  wire [1:0] PIPETX4POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20959.18-20959.32" *)
  output [1:0] PIPETX5CHARISK;
  wire [1:0] PIPETX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20888.12-20888.29" *)
  output PIPETX5COMPLIANCE;
  wire PIPETX5COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20943.19-20943.30" *)
  output [15:0] PIPETX5DATA;
  wire [15:0] PIPETX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20889.12-20889.27" *)
  output PIPETX5ELECIDLE;
  wire PIPETX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20960.18-20960.34" *)
  output [1:0] PIPETX5POWERDOWN;
  wire [1:0] PIPETX5POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20961.18-20961.32" *)
  output [1:0] PIPETX6CHARISK;
  wire [1:0] PIPETX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20890.12-20890.29" *)
  output PIPETX6COMPLIANCE;
  wire PIPETX6COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20944.19-20944.30" *)
  output [15:0] PIPETX6DATA;
  wire [15:0] PIPETX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20891.12-20891.27" *)
  output PIPETX6ELECIDLE;
  wire PIPETX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20962.18-20962.34" *)
  output [1:0] PIPETX6POWERDOWN;
  wire [1:0] PIPETX6POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20963.18-20963.32" *)
  output [1:0] PIPETX7CHARISK;
  wire [1:0] PIPETX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20892.12-20892.29" *)
  output PIPETX7COMPLIANCE;
  wire PIPETX7COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20945.19-20945.30" *)
  output [15:0] PIPETX7DATA;
  wire [15:0] PIPETX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20893.12-20893.27" *)
  output PIPETX7ELECIDLE;
  wire PIPETX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20964.18-20964.34" *)
  output [1:0] PIPETX7POWERDOWN;
  wire [1:0] PIPETX7POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20894.12-20894.24" *)
  output PIPETXDEEMPH;
  wire PIPETXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20972.18-20972.30" *)
  output [2:0] PIPETXMARGIN;
  wire [2:0] PIPETXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20895.12-20895.22" *)
  output PIPETXRATE;
  wire PIPETXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20896.12-20896.25" *)
  output PIPETXRCVRDET;
  wire PIPETXRCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20897.12-20897.23" *)
  output PIPETXRESET;
  wire PIPETXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21121.17-21121.34" *)
  input [4:0] PL2DIRECTEDLSTATE;
  wire [4:0] PL2DIRECTEDLSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20898.12-20898.22" *)
  output PL2LINKUPN;
  wire PL2LINKUPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20899.12-20899.27" *)
  output PL2RECEIVERERRN;
  wire PL2RECEIVERERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20900.12-20900.24" *)
  output PL2RECOVERYN;
  wire PL2RECOVERYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20901.12-20901.25" *)
  output PL2RXELECIDLE;
  wire PL2RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20902.12-20902.24" *)
  output PL2SUSPENDOK;
  wire PL2SUSPENDOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21114.17-21114.26" *)
  input [2:0] PLDBGMODE;
  wire [2:0] PLDBGMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20928.19-20928.27" *)
  output [11:0] PLDBGVEC;
  wire [11:0] PLDBGVEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21061.11-21061.30" *)
  input PLDIRECTEDLINKAUTON;
  wire PLDIRECTEDLINKAUTON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21103.17-21103.37" *)
  input [1:0] PLDIRECTEDLINKCHANGE;
  wire [1:0] PLDIRECTEDLINKCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21062.11-21062.30" *)
  input PLDIRECTEDLINKSPEED;
  wire PLDIRECTEDLINKSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21104.17-21104.36" *)
  input [1:0] PLDIRECTEDLINKWIDTH;
  wire [1:0] PLDIRECTEDLINKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21063.11-21063.35" *)
  input PLDOWNSTREAMDEEMPHSOURCE;
  wire PLDOWNSTREAMDEEMPHSOURCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20973.18-20973.36" *)
  output [2:0] PLINITIALLINKWIDTH;
  wire [2:0] PLINITIALLINKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20965.18-20965.36" *)
  output [1:0] PLLANEREVERSALMODE;
  wire [1:0] PLLANEREVERSALMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20903.12-20903.25" *)
  output PLLINKGEN2CAP;
  wire PLLINKGEN2CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20904.12-20904.38" *)
  output PLLINKPARTNERGEN2SUPPORTED;
  wire PLLINKPARTNERGEN2SUPPORTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20905.12-20905.26" *)
  output PLLINKUPCFGCAP;
  wire PLLINKUPCFGCAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20979.18-20979.30" *)
  output [5:0] PLLTSSMSTATE;
  wire [5:0] PLLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20906.12-20906.23" *)
  output PLPHYLNKUPN;
  wire PLPHYLNKUPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20907.12-20907.28" *)
  output PLRECEIVEDHOTRST;
  wire PLRECEIVEDHOTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21064.11-21064.17" *)
  input PLRSTN;
  wire PLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20966.18-20966.29" *)
  output [1:0] PLRXPMSTATE;
  wire [1:0] PLRXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20908.12-20908.24" *)
  output PLSELLNKRATE;
  wire PLSELLNKRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20967.18-20967.31" *)
  output [1:0] PLSELLNKWIDTH;
  wire [1:0] PLSELLNKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21065.11-21065.27" *)
  input PLTRANSMITHOTRST;
  wire PLTRANSMITHOTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20974.18-20974.29" *)
  output [2:0] PLTXPMSTATE;
  wire [2:0] PLTXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21066.11-21066.33" *)
  input PLUPSTREAMPREFERDEEMPH;
  wire PLUPSTREAMPREFERDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20909.12-20909.31" *)
  output RECEIVEDFUNCLVLRSTN;
  wire RECEIVEDFUNCLVLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21067.11-21067.18" *)
  input SYSRSTN;
  wire SYSRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21068.11-21068.37" *)
  input TL2ASPMSUSPENDCREDITCHECKN;
  wire TL2ASPMSUSPENDCREDITCHECKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20910.12-20910.40" *)
  output TL2ASPMSUSPENDCREDITCHECKOKN;
  wire TL2ASPMSUSPENDCREDITCHECKOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20911.12-20911.30" *)
  output TL2ASPMSUSPENDREQN;
  wire TL2ASPMSUSPENDREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20912.12-20912.28" *)
  output TL2PPMSUSPENDOKN;
  wire TL2PPMSUSPENDOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21069.11-21069.28" *)
  input TL2PPMSUSPENDREQN;
  wire TL2PPMSUSPENDREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21070.11-21070.17" *)
  input TLRSTN;
  wire TLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20929.19-20929.28" *)
  output [11:0] TRNFCCPLD;
  wire [11:0] TRNFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20990.18-20990.27" *)
  output [7:0] TRNFCCPLH;
  wire [7:0] TRNFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20930.19-20930.27" *)
  output [11:0] TRNFCNPD;
  wire [11:0] TRNFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20991.18-20991.26" *)
  output [7:0] TRNFCNPH;
  wire [7:0] TRNFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20931.19-20931.26" *)
  output [11:0] TRNFCPD;
  wire [11:0] TRNFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20992.18-20992.25" *)
  output [7:0] TRNFCPH;
  wire [7:0] TRNFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21115.17-21115.25" *)
  input [2:0] TRNFCSEL;
  wire [2:0] TRNFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20913.12-20913.21" *)
  output TRNLNKUPN;
  wire TRNLNKUPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20988.18-20988.29" *)
  output [6:0] TRNRBARHITN;
  wire [6:0] TRNRBARHITN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20983.19-20983.24" *)
  output [63:0] TRNRD;
  wire [63:0] TRNRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20976.19-20976.31" *)
  output [31:0] TRNRDLLPDATA;
  wire [31:0] TRNRDLLPDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20914.12-20914.27" *)
  output TRNRDLLPSRCRDYN;
  wire TRNRDLLPSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21071.11-21071.22" *)
  input TRNRDSTRDYN;
  wire TRNRDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20915.12-20915.24" *)
  output TRNRECRCERRN;
  wire TRNRECRCERRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20916.12-20916.20" *)
  output TRNREOFN;
  wire TRNREOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20917.12-20917.23" *)
  output TRNRERRFWDN;
  wire TRNRERRFWDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21072.11-21072.20" *)
  input TRNRNPOKN;
  wire TRNRNPOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20918.12-20918.20" *)
  output TRNRREMN;
  wire TRNRREMN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20919.12-20919.20" *)
  output TRNRSOFN;
  wire TRNRSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20920.12-20920.23" *)
  output TRNRSRCDSCN;
  wire TRNRSRCDSCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20921.12-20921.23" *)
  output TRNRSRCRDYN;
  wire TRNRSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20980.18-20980.27" *)
  output [5:0] TRNTBUFAV;
  wire [5:0] TRNTBUFAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21073.11-21073.22" *)
  input TRNTCFGGNTN;
  wire TRNTCFGGNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20922.12-20922.23" *)
  output TRNTCFGREQN;
  wire TRNTCFGREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21123.18-21123.23" *)
  input [63:0] TRNTD;
  wire [63:0] TRNTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21117.18-21117.30" *)
  input [31:0] TRNTDLLPDATA;
  wire [31:0] TRNTDLLPDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20923.12-20923.27" *)
  output TRNTDLLPDSTRDYN;
  wire TRNTDLLPDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21074.11-21074.26" *)
  input TRNTDLLPSRCRDYN;
  wire TRNTDLLPSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20924.12-20924.23" *)
  output TRNTDSTRDYN;
  wire TRNTDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21075.11-21075.23" *)
  input TRNTECRCGENN;
  wire TRNTECRCGENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21076.11-21076.19" *)
  input TRNTEOFN;
  wire TRNTEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20925.12-20925.24" *)
  output TRNTERRDROPN;
  wire TRNTERRDROPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21077.11-21077.22" *)
  input TRNTERRFWDN;
  wire TRNTERRFWDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21078.11-21078.19" *)
  input TRNTREMN;
  wire TRNTREMN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21079.11-21079.19" *)
  input TRNTSOFN;
  wire TRNTSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21080.11-21080.22" *)
  input TRNTSRCDSCN;
  wire TRNTSRCDSCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21081.11-21081.22" *)
  input TRNTSRCRDYN;
  wire TRNTSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21082.11-21082.19" *)
  input TRNTSTRN;
  wire TRNTSTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21083.11-21083.18" *)
  input USERCLK;
  wire USERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20926.12-20926.20" *)
  output USERRSTN;
  wire USERRSTN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21133.1-21826.10" *)
module PCIE_2_1(CFGAERECRCCHECKEN, CFGAERECRCGENEN, CFGAERROOTERRCORRERRRECEIVED, CFGAERROOTERRCORRERRREPORTINGEN, CFGAERROOTERRFATALERRRECEIVED, CFGAERROOTERRFATALERRREPORTINGEN, CFGAERROOTERRNONFATALERRRECEIVED, CFGAERROOTERRNONFATALERRREPORTINGEN, CFGBRIDGESERREN, CFGCOMMANDBUSMASTERENABLE, CFGCOMMANDINTERRUPTDISABLE, CFGCOMMANDIOENABLE, CFGCOMMANDMEMENABLE, CFGCOMMANDSERREN, CFGDEVCONTROL2ARIFORWARDEN, CFGDEVCONTROL2ATOMICEGRESSBLOCK, CFGDEVCONTROL2ATOMICREQUESTEREN, CFGDEVCONTROL2CPLTIMEOUTDIS, CFGDEVCONTROL2IDOCPLEN, CFGDEVCONTROL2IDOREQEN, CFGDEVCONTROL2LTREN
, CFGDEVCONTROL2TLPPREFIXBLOCK, CFGDEVCONTROLAUXPOWEREN, CFGDEVCONTROLCORRERRREPORTINGEN, CFGDEVCONTROLENABLERO, CFGDEVCONTROLEXTTAGEN, CFGDEVCONTROLFATALERRREPORTINGEN, CFGDEVCONTROLNONFATALREPORTINGEN, CFGDEVCONTROLNOSNOOPEN, CFGDEVCONTROLPHANTOMEN, CFGDEVCONTROLURERRREPORTINGEN, CFGDEVSTATUSCORRERRDETECTED, CFGDEVSTATUSFATALERRDETECTED, CFGDEVSTATUSNONFATALERRDETECTED, CFGDEVSTATUSURDETECTED, CFGERRAERHEADERLOGSETN, CFGERRCPLRDYN, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXFM, CFGINTERRUPTRDYN, CFGLINKCONTROLAUTOBANDWIDTHINTEN
, CFGLINKCONTROLBANDWIDTHINTEN, CFGLINKCONTROLCLOCKPMEN, CFGLINKCONTROLCOMMONCLOCK, CFGLINKCONTROLEXTENDEDSYNC, CFGLINKCONTROLHWAUTOWIDTHDIS, CFGLINKCONTROLLINKDISABLE, CFGLINKCONTROLRCB, CFGLINKCONTROLRETRAINLINK, CFGLINKSTATUSAUTOBANDWIDTHSTATUS, CFGLINKSTATUSBANDWIDTHSTATUS, CFGLINKSTATUSDLLACTIVE, CFGLINKSTATUSLINKTRAINING, CFGMGMTRDWRDONEN, CFGMSGRECEIVED, CFGMSGRECEIVEDASSERTINTA, CFGMSGRECEIVEDASSERTINTB, CFGMSGRECEIVEDASSERTINTC, CFGMSGRECEIVEDASSERTINTD, CFGMSGRECEIVEDDEASSERTINTA, CFGMSGRECEIVEDDEASSERTINTB, CFGMSGRECEIVEDDEASSERTINTC
, CFGMSGRECEIVEDDEASSERTINTD, CFGMSGRECEIVEDERRCOR, CFGMSGRECEIVEDERRFATAL, CFGMSGRECEIVEDERRNONFATAL, CFGMSGRECEIVEDPMASNAK, CFGMSGRECEIVEDPMETO, CFGMSGRECEIVEDPMETOACK, CFGMSGRECEIVEDPMPME, CFGMSGRECEIVEDSETSLOTPOWERLIMIT, CFGMSGRECEIVEDUNLOCK, CFGPMCSRPMEEN, CFGPMCSRPMESTATUS, CFGPMRCVASREQL1N, CFGPMRCVENTERL1N, CFGPMRCVENTERL23N, CFGPMRCVREQACKN, CFGROOTCONTROLPMEINTEN, CFGROOTCONTROLSYSERRCORRERREN, CFGROOTCONTROLSYSERRFATALERREN, CFGROOTCONTROLSYSERRNONFATALERREN, CFGSLOTCONTROLELECTROMECHILCTLPULSE
, CFGTRANSACTION, CFGTRANSACTIONTYPE, DBGSCLRA, DBGSCLRB, DBGSCLRC, DBGSCLRD, DBGSCLRE, DBGSCLRF, DBGSCLRG, DBGSCLRH, DBGSCLRI, DBGSCLRJ, DBGSCLRK, DRPRDY, LL2BADDLLPERR, LL2BADTLPERR, LL2PROTOCOLERR, LL2RECEIVERERR, LL2REPLAYROERR, LL2REPLAYTOERR, LL2SUSPENDOK
, LL2TFCINIT1SEQ, LL2TFCINIT2SEQ, LL2TXIDLE, LNKCLKEN, MIMRXREN, MIMRXWEN, MIMTXREN, MIMTXWEN, PIPERX0POLARITY, PIPERX1POLARITY, PIPERX2POLARITY, PIPERX3POLARITY, PIPERX4POLARITY, PIPERX5POLARITY, PIPERX6POLARITY, PIPERX7POLARITY, PIPETX0COMPLIANCE, PIPETX0ELECIDLE, PIPETX1COMPLIANCE, PIPETX1ELECIDLE, PIPETX2COMPLIANCE
, PIPETX2ELECIDLE, PIPETX3COMPLIANCE, PIPETX3ELECIDLE, PIPETX4COMPLIANCE, PIPETX4ELECIDLE, PIPETX5COMPLIANCE, PIPETX5ELECIDLE, PIPETX6COMPLIANCE, PIPETX6ELECIDLE, PIPETX7COMPLIANCE, PIPETX7ELECIDLE, PIPETXDEEMPH, PIPETXRATE, PIPETXRCVRDET, PIPETXRESET, PL2L0REQ, PL2LINKUP, PL2RECEIVERERR, PL2RECOVERY, PL2RXELECIDLE, PL2SUSPENDOK
, PLDIRECTEDCHANGEDONE, PLLINKGEN2CAP, PLLINKPARTNERGEN2SUPPORTED, PLLINKUPCFGCAP, PLPHYLNKUPN, PLRECEIVEDHOTRST, PLSELLNKRATE, RECEIVEDFUNCLVLRSTN, TL2ASPMSUSPENDCREDITCHECKOK, TL2ASPMSUSPENDREQ, TL2ERRFCPE, TL2ERRMALFORMED, TL2ERRRXOVERFLOW, TL2PPMSUSPENDOK, TRNLNKUP, TRNRECRCERR, TRNREOF, TRNRERRFWD, TRNRSOF, TRNRSRCDSC, TRNRSRCRDY
, TRNTCFGREQ, TRNTDLLPDSTRDY, TRNTERRDROP, USERRSTN, DBGVECC, PLDBGVEC, TRNFCCPLD, TRNFCNPD, TRNFCPD, TRNRD, MIMRXRADDR, MIMRXWADDR, MIMTXRADDR, MIMTXWADDR, CFGMSGDATA, DRPDO, PIPETX0DATA, PIPETX1DATA, PIPETX2DATA, PIPETX3DATA, PIPETX4DATA
, PIPETX5DATA, PIPETX6DATA, PIPETX7DATA, CFGLINKCONTROLASPMCONTROL, CFGLINKSTATUSCURRENTSPEED, CFGPMCSRPOWERSTATE, PIPETX0CHARISK, PIPETX0POWERDOWN, PIPETX1CHARISK, PIPETX1POWERDOWN, PIPETX2CHARISK, PIPETX2POWERDOWN, PIPETX3CHARISK, PIPETX3POWERDOWN, PIPETX4CHARISK, PIPETX4POWERDOWN, PIPETX5CHARISK, PIPETX5POWERDOWN, PIPETX6CHARISK, PIPETX6POWERDOWN, PIPETX7CHARISK
, PIPETX7POWERDOWN, PL2RXPMSTATE, PLLANEREVERSALMODE, PLRXPMSTATE, PLSELLNKWIDTH, TRNRDLLPSRCRDY, TRNRREM, CFGDEVCONTROLMAXPAYLOAD, CFGDEVCONTROLMAXREADREQ, CFGINTERRUPTMMENABLE, CFGPCIELINKSTATE, PIPETXMARGIN, PLINITIALLINKWIDTH, PLTXPMSTATE, CFGMGMTDO, CFGDEVCONTROL2CPLTIMEOUTVAL, CFGLINKSTATUSNEGOTIATEDWIDTH, TRNTDSTRDY, LL2LINKSTATUS, PLLTSSMSTATE, TRNTBUFAV
, DBGVECA, DBGVECB, TL2ERRHDR, TRNRDLLPDATA, MIMRXWDATA, MIMTXWDATA, CFGTRANSACTIONADDR, CFGVCTCVCMAP, CFGINTERRUPTDO, TRNFCCPLH, TRNFCNPH, TRNFCPH, TRNRBARHIT, CFGERRACSN, CFGERRATOMICEGRESSBLOCKEDN, CFGERRCORN, CFGERRCPLABORTN, CFGERRCPLTIMEOUTN, CFGERRCPLUNEXPECTN, CFGERRECRCN, CFGERRINTERNALCORN
, CFGERRINTERNALUNCORN, CFGERRLOCKEDN, CFGERRMALFORMEDN, CFGERRMCBLOCKEDN, CFGERRNORECOVERYN, CFGERRPOISONEDN, CFGERRPOSTEDN, CFGERRURN, CFGFORCECOMMONCLOCKOFF, CFGFORCEEXTENDEDSYNCON, CFGINTERRUPTASSERTN, CFGINTERRUPTN, CFGINTERRUPTSTATN, CFGMGMTRDENN, CFGMGMTWRENN, CFGMGMTWRREADONLYN, CFGMGMTWRRW1CASRWN, CFGPMFORCESTATEENN, CFGPMHALTASPML0SN, CFGPMHALTASPML1N, CFGPMSENDPMETON
, CFGPMTURNOFFOKN, CFGPMWAKEN, CFGTRNPENDINGN, CMRSTN, CMSTICKYRSTN, DBGSUBMODE, DLRSTN, DRPCLK, DRPEN, DRPWE, FUNCLVLRSTN, LL2SENDASREQL1, LL2SENDENTERL1, LL2SENDENTERL23, LL2SENDPMACK, LL2SUSPENDNOW, LL2TLPRCV, PIPECLK, PIPERX0CHANISALIGNED, PIPERX0ELECIDLE, PIPERX0PHYSTATUS
, PIPERX0VALID, PIPERX1CHANISALIGNED, PIPERX1ELECIDLE, PIPERX1PHYSTATUS, PIPERX1VALID, PIPERX2CHANISALIGNED, PIPERX2ELECIDLE, PIPERX2PHYSTATUS, PIPERX2VALID, PIPERX3CHANISALIGNED, PIPERX3ELECIDLE, PIPERX3PHYSTATUS, PIPERX3VALID, PIPERX4CHANISALIGNED, PIPERX4ELECIDLE, PIPERX4PHYSTATUS, PIPERX4VALID, PIPERX5CHANISALIGNED, PIPERX5ELECIDLE, PIPERX5PHYSTATUS, PIPERX5VALID
, PIPERX6CHANISALIGNED, PIPERX6ELECIDLE, PIPERX6PHYSTATUS, PIPERX6VALID, PIPERX7CHANISALIGNED, PIPERX7ELECIDLE, PIPERX7PHYSTATUS, PIPERX7VALID, PLDIRECTEDLINKAUTON, PLDIRECTEDLINKSPEED, PLDIRECTEDLTSSMNEWVLD, PLDIRECTEDLTSSMSTALL, PLDOWNSTREAMDEEMPHSOURCE, PLRSTN, PLTRANSMITHOTRST, PLUPSTREAMPREFERDEEMPH, SYSRSTN, TL2ASPMSUSPENDCREDITCHECK, TL2PPMSUSPENDREQ, TLRSTN, TRNRDSTRDY
, TRNRFCPRET, TRNRNPOK, TRNRNPREQ, TRNTCFGGNT, TRNTDLLPSRCRDY, TRNTECRCGEN, TRNTEOF, TRNTERRFWD, TRNTSOF, TRNTSRCDSC, TRNTSRCRDY, TRNTSTR, USERCLK2, USERCLK, CFGERRAERHEADERLOG, TRNTD, CFGDEVID, CFGSUBSYSID, CFGSUBSYSVENDID, CFGVENDID, DRPDI
, PIPERX0DATA, PIPERX1DATA, PIPERX2DATA, PIPERX3DATA, PIPERX4DATA, PIPERX5DATA, PIPERX6DATA, PIPERX7DATA, CFGPMFORCESTATE, DBGMODE, PIPERX0CHARISK, PIPERX1CHARISK, PIPERX2CHARISK, PIPERX3CHARISK, PIPERX4CHARISK, PIPERX5CHARISK, PIPERX6CHARISK, PIPERX7CHARISK, PLDIRECTEDLINKCHANGE, PLDIRECTEDLINKWIDTH, TRNTREM
, CFGDSFUNCTIONNUMBER, CFGFORCEMPS, PIPERX0STATUS, PIPERX1STATUS, PIPERX2STATUS, PIPERX3STATUS, PIPERX4STATUS, PIPERX5STATUS, PIPERX6STATUS, PIPERX7STATUS, PLDBGMODE, TRNFCSEL, CFGMGMTDI, TRNTDLLPDATA, CFGMGMTBYTEENN, CFGERRTLPCPLHEADER, CFGAERINTERRUPTMSGNUM, CFGDSDEVICENUMBER, CFGPCIECAPINTERRUPTMSGNUM, PL2DIRECTEDLSTATE, PLDIRECTEDLTSSMNEW
, CFGDSN, MIMRXRDATA, MIMTXRDATA, CFGDSBUSNUMBER, CFGINTERRUPTDI, CFGPORTNUMBER, CFGREVID, DRPADDR, CFGMGMTDWADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21418.12-21418.29" *)
  output CFGAERECRCCHECKEN;
  wire CFGAERECRCCHECKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21419.12-21419.27" *)
  output CFGAERECRCGENEN;
  wire CFGAERECRCGENEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21812.17-21812.38" *)
  input [4:0] CFGAERINTERRUPTMSGNUM;
  wire [4:0] CFGAERINTERRUPTMSGNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21420.12-21420.40" *)
  output CFGAERROOTERRCORRERRRECEIVED;
  wire CFGAERROOTERRCORRERRRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21421.12-21421.43" *)
  output CFGAERROOTERRCORRERRREPORTINGEN;
  wire CFGAERROOTERRCORRERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21422.12-21422.41" *)
  output CFGAERROOTERRFATALERRRECEIVED;
  wire CFGAERROOTERRFATALERRRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21423.12-21423.44" *)
  output CFGAERROOTERRFATALERRREPORTINGEN;
  wire CFGAERROOTERRFATALERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21424.12-21424.44" *)
  output CFGAERROOTERRNONFATALERRRECEIVED;
  wire CFGAERROOTERRNONFATALERRRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21425.12-21425.47" *)
  output CFGAERROOTERRNONFATALERRREPORTINGEN;
  wire CFGAERROOTERRNONFATALERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21426.12-21426.27" *)
  output CFGBRIDGESERREN;
  wire CFGBRIDGESERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21427.12-21427.37" *)
  output CFGCOMMANDBUSMASTERENABLE;
  wire CFGCOMMANDBUSMASTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21428.12-21428.38" *)
  output CFGCOMMANDINTERRUPTDISABLE;
  wire CFGCOMMANDINTERRUPTDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21429.12-21429.30" *)
  output CFGCOMMANDIOENABLE;
  wire CFGCOMMANDIOENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21430.12-21430.31" *)
  output CFGCOMMANDMEMENABLE;
  wire CFGCOMMANDMEMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21431.12-21431.28" *)
  output CFGCOMMANDSERREN;
  wire CFGCOMMANDSERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21432.12-21432.38" *)
  output CFGDEVCONTROL2ARIFORWARDEN;
  wire CFGDEVCONTROL2ARIFORWARDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21433.12-21433.43" *)
  output CFGDEVCONTROL2ATOMICEGRESSBLOCK;
  wire CFGDEVCONTROL2ATOMICEGRESSBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21434.12-21434.43" *)
  output CFGDEVCONTROL2ATOMICREQUESTEREN;
  wire CFGDEVCONTROL2ATOMICREQUESTEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21435.12-21435.39" *)
  output CFGDEVCONTROL2CPLTIMEOUTDIS;
  wire CFGDEVCONTROL2CPLTIMEOUTDIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21643.18-21643.45" *)
  output [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
  wire [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21436.12-21436.34" *)
  output CFGDEVCONTROL2IDOCPLEN;
  wire CFGDEVCONTROL2IDOCPLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21437.12-21437.34" *)
  output CFGDEVCONTROL2IDOREQEN;
  wire CFGDEVCONTROL2IDOREQEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21438.12-21438.31" *)
  output CFGDEVCONTROL2LTREN;
  wire CFGDEVCONTROL2LTREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21439.12-21439.40" *)
  output CFGDEVCONTROL2TLPPREFIXBLOCK;
  wire CFGDEVCONTROL2TLPPREFIXBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21440.12-21440.35" *)
  output CFGDEVCONTROLAUXPOWEREN;
  wire CFGDEVCONTROLAUXPOWEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21441.12-21441.43" *)
  output CFGDEVCONTROLCORRERRREPORTINGEN;
  wire CFGDEVCONTROLCORRERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21442.12-21442.33" *)
  output CFGDEVCONTROLENABLERO;
  wire CFGDEVCONTROLENABLERO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21443.12-21443.33" *)
  output CFGDEVCONTROLEXTTAGEN;
  wire CFGDEVCONTROLEXTTAGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21444.12-21444.44" *)
  output CFGDEVCONTROLFATALERRREPORTINGEN;
  wire CFGDEVCONTROLFATALERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21635.18-21635.41" *)
  output [2:0] CFGDEVCONTROLMAXPAYLOAD;
  wire [2:0] CFGDEVCONTROLMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21636.18-21636.41" *)
  output [2:0] CFGDEVCONTROLMAXREADREQ;
  wire [2:0] CFGDEVCONTROLMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21445.12-21445.44" *)
  output CFGDEVCONTROLNONFATALREPORTINGEN;
  wire CFGDEVCONTROLNONFATALREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21446.12-21446.34" *)
  output CFGDEVCONTROLNOSNOOPEN;
  wire CFGDEVCONTROLNOSNOOPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21447.12-21447.34" *)
  output CFGDEVCONTROLPHANTOMEN;
  wire CFGDEVCONTROLPHANTOMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21448.12-21448.41" *)
  output CFGDEVCONTROLURERRREPORTINGEN;
  wire CFGDEVCONTROLURERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21770.18-21770.26" *)
  input [15:0] CFGDEVID;
  wire [15:0] CFGDEVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21449.12-21449.39" *)
  output CFGDEVSTATUSCORRERRDETECTED;
  wire CFGDEVSTATUSCORRERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21450.12-21450.40" *)
  output CFGDEVSTATUSFATALERRDETECTED;
  wire CFGDEVSTATUSFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21451.12-21451.43" *)
  output CFGDEVSTATUSNONFATALERRDETECTED;
  wire CFGDEVSTATUSNONFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21452.12-21452.34" *)
  output CFGDEVSTATUSURDETECTED;
  wire CFGDEVSTATUSURDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21820.17-21820.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21813.17-21813.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21796.17-21796.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21817.18-21817.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21662.11-21662.21" *)
  input CFGERRACSN;
  wire CFGERRACSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21768.19-21768.37" *)
  input [127:0] CFGERRAERHEADERLOG;
  wire [127:0] CFGERRAERHEADERLOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21453.12-21453.34" *)
  output CFGERRAERHEADERLOGSETN;
  wire CFGERRAERHEADERLOGSETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21663.11-21663.37" *)
  input CFGERRATOMICEGRESSBLOCKEDN;
  wire CFGERRATOMICEGRESSBLOCKEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21664.11-21664.21" *)
  input CFGERRCORN;
  wire CFGERRCORN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21665.11-21665.26" *)
  input CFGERRCPLABORTN;
  wire CFGERRCPLABORTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21454.12-21454.25" *)
  output CFGERRCPLRDYN;
  wire CFGERRCPLRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21666.11-21666.28" *)
  input CFGERRCPLTIMEOUTN;
  wire CFGERRCPLTIMEOUTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21667.11-21667.29" *)
  input CFGERRCPLUNEXPECTN;
  wire CFGERRCPLUNEXPECTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21668.11-21668.22" *)
  input CFGERRECRCN;
  wire CFGERRECRCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21669.11-21669.29" *)
  input CFGERRINTERNALCORN;
  wire CFGERRINTERNALCORN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21670.11-21670.31" *)
  input CFGERRINTERNALUNCORN;
  wire CFGERRINTERNALUNCORN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21671.11-21671.24" *)
  input CFGERRLOCKEDN;
  wire CFGERRLOCKEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21672.11-21672.27" *)
  input CFGERRMALFORMEDN;
  wire CFGERRMALFORMEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21673.11-21673.27" *)
  input CFGERRMCBLOCKEDN;
  wire CFGERRMCBLOCKEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21674.11-21674.28" *)
  input CFGERRNORECOVERYN;
  wire CFGERRNORECOVERYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21675.11-21675.26" *)
  input CFGERRPOISONEDN;
  wire CFGERRPOISONEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21676.11-21676.24" *)
  input CFGERRPOSTEDN;
  wire CFGERRPOSTEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21811.18-21811.36" *)
  input [47:0] CFGERRTLPCPLHEADER;
  wire [47:0] CFGERRTLPCPLHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21677.11-21677.20" *)
  input CFGERRURN;
  wire CFGERRURN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21678.11-21678.33" *)
  input CFGFORCECOMMONCLOCKOFF;
  wire CFGFORCECOMMONCLOCKOFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21679.11-21679.33" *)
  input CFGFORCEEXTENDEDSYNCON;
  wire CFGFORCEEXTENDEDSYNCON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21797.17-21797.28" *)
  input [2:0] CFGFORCEMPS;
  wire [2:0] CFGFORCEMPS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21680.11-21680.30" *)
  input CFGINTERRUPTASSERTN;
  wire CFGINTERRUPTASSERTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21821.17-21821.31" *)
  input [7:0] CFGINTERRUPTDI;
  wire [7:0] CFGINTERRUPTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21657.18-21657.32" *)
  output [7:0] CFGINTERRUPTDO;
  wire [7:0] CFGINTERRUPTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21637.18-21637.38" *)
  output [2:0] CFGINTERRUPTMMENABLE;
  wire [2:0] CFGINTERRUPTMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21455.12-21455.33" *)
  output CFGINTERRUPTMSIENABLE;
  wire CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21456.12-21456.34" *)
  output CFGINTERRUPTMSIXENABLE;
  wire CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21457.12-21457.30" *)
  output CFGINTERRUPTMSIXFM;
  wire CFGINTERRUPTMSIXFM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21681.11-21681.24" *)
  input CFGINTERRUPTN;
  wire CFGINTERRUPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21458.12-21458.28" *)
  output CFGINTERRUPTRDYN;
  wire CFGINTERRUPTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21682.11-21682.28" *)
  input CFGINTERRUPTSTATN;
  wire CFGINTERRUPTSTATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21610.18-21610.43" *)
  output [1:0] CFGLINKCONTROLASPMCONTROL;
  wire [1:0] CFGLINKCONTROLASPMCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21459.12-21459.44" *)
  output CFGLINKCONTROLAUTOBANDWIDTHINTEN;
  wire CFGLINKCONTROLAUTOBANDWIDTHINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21460.12-21460.40" *)
  output CFGLINKCONTROLBANDWIDTHINTEN;
  wire CFGLINKCONTROLBANDWIDTHINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21461.12-21461.35" *)
  output CFGLINKCONTROLCLOCKPMEN;
  wire CFGLINKCONTROLCLOCKPMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21462.12-21462.37" *)
  output CFGLINKCONTROLCOMMONCLOCK;
  wire CFGLINKCONTROLCOMMONCLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21463.12-21463.38" *)
  output CFGLINKCONTROLEXTENDEDSYNC;
  wire CFGLINKCONTROLEXTENDEDSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21464.12-21464.40" *)
  output CFGLINKCONTROLHWAUTOWIDTHDIS;
  wire CFGLINKCONTROLHWAUTOWIDTHDIS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21465.12-21465.37" *)
  output CFGLINKCONTROLLINKDISABLE;
  wire CFGLINKCONTROLLINKDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21466.12-21466.29" *)
  output CFGLINKCONTROLRCB;
  wire CFGLINKCONTROLRCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21467.12-21467.37" *)
  output CFGLINKCONTROLRETRAINLINK;
  wire CFGLINKCONTROLRETRAINLINK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21468.12-21468.44" *)
  output CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
  wire CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21469.12-21469.40" *)
  output CFGLINKSTATUSBANDWIDTHSTATUS;
  wire CFGLINKSTATUSBANDWIDTHSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21611.18-21611.43" *)
  output [1:0] CFGLINKSTATUSCURRENTSPEED;
  wire [1:0] CFGLINKSTATUSCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21470.12-21470.34" *)
  output CFGLINKSTATUSDLLACTIVE;
  wire CFGLINKSTATUSDLLACTIVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21471.12-21471.37" *)
  output CFGLINKSTATUSLINKTRAINING;
  wire CFGLINKSTATUSLINKTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21644.18-21644.46" *)
  output [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
  wire [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21810.17-21810.31" *)
  input [3:0] CFGMGMTBYTEENN;
  wire [3:0] CFGMGMTBYTEENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21808.18-21808.27" *)
  input [31:0] CFGMGMTDI;
  wire [31:0] CFGMGMTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21642.19-21642.28" *)
  output [31:0] CFGMGMTDO;
  wire [31:0] CFGMGMTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21825.17-21825.30" *)
  input [9:0] CFGMGMTDWADDR;
  wire [9:0] CFGMGMTDWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21683.11-21683.23" *)
  input CFGMGMTRDENN;
  wire CFGMGMTRDENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21472.12-21472.28" *)
  output CFGMGMTRDWRDONEN;
  wire CFGMGMTRDWRDONEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21684.11-21684.23" *)
  input CFGMGMTWRENN;
  wire CFGMGMTWRENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21685.11-21685.29" *)
  input CFGMGMTWRREADONLYN;
  wire CFGMGMTWRREADONLYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21686.11-21686.29" *)
  input CFGMGMTWRRW1CASRWN;
  wire CFGMGMTWRRW1CASRWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21600.19-21600.29" *)
  output [15:0] CFGMSGDATA;
  wire [15:0] CFGMSGDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21473.12-21473.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21474.12-21474.36" *)
  output CFGMSGRECEIVEDASSERTINTA;
  wire CFGMSGRECEIVEDASSERTINTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21475.12-21475.36" *)
  output CFGMSGRECEIVEDASSERTINTB;
  wire CFGMSGRECEIVEDASSERTINTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21476.12-21476.36" *)
  output CFGMSGRECEIVEDASSERTINTC;
  wire CFGMSGRECEIVEDASSERTINTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21477.12-21477.36" *)
  output CFGMSGRECEIVEDASSERTINTD;
  wire CFGMSGRECEIVEDASSERTINTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21478.12-21478.38" *)
  output CFGMSGRECEIVEDDEASSERTINTA;
  wire CFGMSGRECEIVEDDEASSERTINTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21479.12-21479.38" *)
  output CFGMSGRECEIVEDDEASSERTINTB;
  wire CFGMSGRECEIVEDDEASSERTINTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21480.12-21480.38" *)
  output CFGMSGRECEIVEDDEASSERTINTC;
  wire CFGMSGRECEIVEDDEASSERTINTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21481.12-21481.38" *)
  output CFGMSGRECEIVEDDEASSERTINTD;
  wire CFGMSGRECEIVEDDEASSERTINTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21482.12-21482.32" *)
  output CFGMSGRECEIVEDERRCOR;
  wire CFGMSGRECEIVEDERRCOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21483.12-21483.34" *)
  output CFGMSGRECEIVEDERRFATAL;
  wire CFGMSGRECEIVEDERRFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21484.12-21484.37" *)
  output CFGMSGRECEIVEDERRNONFATAL;
  wire CFGMSGRECEIVEDERRNONFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21485.12-21485.33" *)
  output CFGMSGRECEIVEDPMASNAK;
  wire CFGMSGRECEIVEDPMASNAK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21486.12-21486.31" *)
  output CFGMSGRECEIVEDPMETO;
  wire CFGMSGRECEIVEDPMETO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21487.12-21487.34" *)
  output CFGMSGRECEIVEDPMETOACK;
  wire CFGMSGRECEIVEDPMETOACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21488.12-21488.31" *)
  output CFGMSGRECEIVEDPMPME;
  wire CFGMSGRECEIVEDPMPME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21489.12-21489.43" *)
  output CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
  wire CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21490.12-21490.32" *)
  output CFGMSGRECEIVEDUNLOCK;
  wire CFGMSGRECEIVEDUNLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21814.17-21814.42" *)
  input [4:0] CFGPCIECAPINTERRUPTMSGNUM;
  wire [4:0] CFGPCIECAPINTERRUPTMSGNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21638.18-21638.34" *)
  output [2:0] CFGPCIELINKSTATE;
  wire [2:0] CFGPCIELINKSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21491.12-21491.25" *)
  output CFGPMCSRPMEEN;
  wire CFGPMCSRPMEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21492.12-21492.29" *)
  output CFGPMCSRPMESTATUS;
  wire CFGPMCSRPMESTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21612.18-21612.36" *)
  output [1:0] CFGPMCSRPOWERSTATE;
  wire [1:0] CFGPMCSRPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21783.17-21783.32" *)
  input [1:0] CFGPMFORCESTATE;
  wire [1:0] CFGPMFORCESTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21687.11-21687.29" *)
  input CFGPMFORCESTATEENN;
  wire CFGPMFORCESTATEENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21688.11-21688.28" *)
  input CFGPMHALTASPML0SN;
  wire CFGPMHALTASPML0SN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21689.11-21689.27" *)
  input CFGPMHALTASPML1N;
  wire CFGPMHALTASPML1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21493.12-21493.28" *)
  output CFGPMRCVASREQL1N;
  wire CFGPMRCVASREQL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21494.12-21494.28" *)
  output CFGPMRCVENTERL1N;
  wire CFGPMRCVENTERL1N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21495.12-21495.29" *)
  output CFGPMRCVENTERL23N;
  wire CFGPMRCVENTERL23N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21496.12-21496.27" *)
  output CFGPMRCVREQACKN;
  wire CFGPMRCVREQACKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21690.11-21690.26" *)
  input CFGPMSENDPMETON;
  wire CFGPMSENDPMETON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21691.11-21691.26" *)
  input CFGPMTURNOFFOKN;
  wire CFGPMTURNOFFOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21692.11-21692.21" *)
  input CFGPMWAKEN;
  wire CFGPMWAKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21822.17-21822.30" *)
  input [7:0] CFGPORTNUMBER;
  wire [7:0] CFGPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21823.17-21823.25" *)
  input [7:0] CFGREVID;
  wire [7:0] CFGREVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21497.12-21497.34" *)
  output CFGROOTCONTROLPMEINTEN;
  wire CFGROOTCONTROLPMEINTEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21498.12-21498.41" *)
  output CFGROOTCONTROLSYSERRCORRERREN;
  wire CFGROOTCONTROLSYSERRCORRERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21499.12-21499.42" *)
  output CFGROOTCONTROLSYSERRFATALERREN;
  wire CFGROOTCONTROLSYSERRFATALERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21500.12-21500.45" *)
  output CFGROOTCONTROLSYSERRNONFATALERREN;
  wire CFGROOTCONTROLSYSERRNONFATALERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21501.12-21501.47" *)
  output CFGSLOTCONTROLELECTROMECHILCTLPULSE;
  wire CFGSLOTCONTROLELECTROMECHILCTLPULSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21771.18-21771.29" *)
  input [15:0] CFGSUBSYSID;
  wire [15:0] CFGSUBSYSID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21772.18-21772.33" *)
  input [15:0] CFGSUBSYSVENDID;
  wire [15:0] CFGSUBSYSVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21502.12-21502.26" *)
  output CFGTRANSACTION;
  wire CFGTRANSACTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21655.18-21655.36" *)
  output [6:0] CFGTRANSACTIONADDR;
  wire [6:0] CFGTRANSACTIONADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21503.12-21503.30" *)
  output CFGTRANSACTIONTYPE;
  wire CFGTRANSACTIONTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21693.11-21693.25" *)
  input CFGTRNPENDINGN;
  wire CFGTRNPENDINGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21656.18-21656.30" *)
  output [6:0] CFGVCTCVCMAP;
  wire [6:0] CFGVCTCVCMAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21773.18-21773.27" *)
  input [15:0] CFGVENDID;
  wire [15:0] CFGVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21694.11-21694.17" *)
  input CMRSTN;
  wire CMRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21695.11-21695.23" *)
  input CMSTICKYRSTN;
  wire CMSTICKYRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21784.17-21784.24" *)
  input [1:0] DBGMODE;
  wire [1:0] DBGMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21504.12-21504.20" *)
  output DBGSCLRA;
  wire DBGSCLRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21505.12-21505.20" *)
  output DBGSCLRB;
  wire DBGSCLRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21506.12-21506.20" *)
  output DBGSCLRC;
  wire DBGSCLRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21507.12-21507.20" *)
  output DBGSCLRD;
  wire DBGSCLRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21508.12-21508.20" *)
  output DBGSCLRE;
  wire DBGSCLRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21509.12-21509.20" *)
  output DBGSCLRF;
  wire DBGSCLRF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21510.12-21510.20" *)
  output DBGSCLRG;
  wire DBGSCLRG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21511.12-21511.20" *)
  output DBGSCLRH;
  wire DBGSCLRH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21512.12-21512.20" *)
  output DBGSCLRI;
  wire DBGSCLRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21513.12-21513.20" *)
  output DBGSCLRJ;
  wire DBGSCLRJ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21514.12-21514.20" *)
  output DBGSCLRK;
  wire DBGSCLRK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21696.11-21696.21" *)
  input DBGSUBMODE;
  wire DBGSUBMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21649.19-21649.26" *)
  output [63:0] DBGVECA;
  wire [63:0] DBGVECA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21650.19-21650.26" *)
  output [63:0] DBGVECB;
  wire [63:0] DBGVECB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21590.19-21590.26" *)
  output [11:0] DBGVECC;
  wire [11:0] DBGVECC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21697.11-21697.17" *)
  input DLRSTN;
  wire DLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21824.17-21824.24" *)
  input [8:0] DRPADDR;
  wire [8:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21698.11-21698.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21774.18-21774.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21601.19-21601.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21699.11-21699.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21515.12-21515.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21700.11-21700.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21701.11-21701.22" *)
  input FUNCLVLRSTN;
  wire FUNCLVLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21516.12-21516.25" *)
  output LL2BADDLLPERR;
  wire LL2BADDLLPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21517.12-21517.24" *)
  output LL2BADTLPERR;
  wire LL2BADTLPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21646.18-21646.31" *)
  output [4:0] LL2LINKSTATUS;
  wire [4:0] LL2LINKSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21518.12-21518.26" *)
  output LL2PROTOCOLERR;
  wire LL2PROTOCOLERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21519.12-21519.26" *)
  output LL2RECEIVERERR;
  wire LL2RECEIVERERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21520.12-21520.26" *)
  output LL2REPLAYROERR;
  wire LL2REPLAYROERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21521.12-21521.26" *)
  output LL2REPLAYTOERR;
  wire LL2REPLAYTOERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21702.11-21702.25" *)
  input LL2SENDASREQL1;
  wire LL2SENDASREQL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21703.11-21703.25" *)
  input LL2SENDENTERL1;
  wire LL2SENDENTERL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21704.11-21704.26" *)
  input LL2SENDENTERL23;
  wire LL2SENDENTERL23;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21705.11-21705.23" *)
  input LL2SENDPMACK;
  wire LL2SENDPMACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21706.11-21706.24" *)
  input LL2SUSPENDNOW;
  wire LL2SUSPENDNOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21522.12-21522.24" *)
  output LL2SUSPENDOK;
  wire LL2SUSPENDOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21523.12-21523.26" *)
  output LL2TFCINIT1SEQ;
  wire LL2TFCINIT1SEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21524.12-21524.26" *)
  output LL2TFCINIT2SEQ;
  wire LL2TFCINIT2SEQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21707.11-21707.20" *)
  input LL2TLPRCV;
  wire LL2TLPRCV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21525.12-21525.21" *)
  output LL2TXIDLE;
  wire LL2TXIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21526.12-21526.20" *)
  output LNKCLKEN;
  wire LNKCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21596.19-21596.29" *)
  output [12:0] MIMRXRADDR;
  wire [12:0] MIMRXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21818.18-21818.28" *)
  input [67:0] MIMRXRDATA;
  wire [67:0] MIMRXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21527.12-21527.20" *)
  output MIMRXREN;
  wire MIMRXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21597.19-21597.29" *)
  output [12:0] MIMRXWADDR;
  wire [12:0] MIMRXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21653.19-21653.29" *)
  output [67:0] MIMRXWDATA;
  wire [67:0] MIMRXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21528.12-21528.20" *)
  output MIMRXWEN;
  wire MIMRXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21598.19-21598.29" *)
  output [12:0] MIMTXRADDR;
  wire [12:0] MIMTXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21819.18-21819.28" *)
  input [68:0] MIMTXRDATA;
  wire [68:0] MIMTXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21529.12-21529.20" *)
  output MIMTXREN;
  wire MIMTXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21599.19-21599.29" *)
  output [12:0] MIMTXWADDR;
  wire [12:0] MIMTXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21654.19-21654.29" *)
  output [68:0] MIMTXWDATA;
  wire [68:0] MIMTXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21530.12-21530.20" *)
  output MIMTXWEN;
  wire MIMTXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21708.11-21708.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21709.11-21709.31" *)
  input PIPERX0CHANISALIGNED;
  wire PIPERX0CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21785.17-21785.31" *)
  input [1:0] PIPERX0CHARISK;
  wire [1:0] PIPERX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21775.18-21775.29" *)
  input [15:0] PIPERX0DATA;
  wire [15:0] PIPERX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21710.11-21710.26" *)
  input PIPERX0ELECIDLE;
  wire PIPERX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21711.11-21711.27" *)
  input PIPERX0PHYSTATUS;
  wire PIPERX0PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21531.12-21531.27" *)
  output PIPERX0POLARITY;
  wire PIPERX0POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21798.17-21798.30" *)
  input [2:0] PIPERX0STATUS;
  wire [2:0] PIPERX0STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21712.11-21712.23" *)
  input PIPERX0VALID;
  wire PIPERX0VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21713.11-21713.31" *)
  input PIPERX1CHANISALIGNED;
  wire PIPERX1CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21786.17-21786.31" *)
  input [1:0] PIPERX1CHARISK;
  wire [1:0] PIPERX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21776.18-21776.29" *)
  input [15:0] PIPERX1DATA;
  wire [15:0] PIPERX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21714.11-21714.26" *)
  input PIPERX1ELECIDLE;
  wire PIPERX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21715.11-21715.27" *)
  input PIPERX1PHYSTATUS;
  wire PIPERX1PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21532.12-21532.27" *)
  output PIPERX1POLARITY;
  wire PIPERX1POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21799.17-21799.30" *)
  input [2:0] PIPERX1STATUS;
  wire [2:0] PIPERX1STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21716.11-21716.23" *)
  input PIPERX1VALID;
  wire PIPERX1VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21717.11-21717.31" *)
  input PIPERX2CHANISALIGNED;
  wire PIPERX2CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21787.17-21787.31" *)
  input [1:0] PIPERX2CHARISK;
  wire [1:0] PIPERX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21777.18-21777.29" *)
  input [15:0] PIPERX2DATA;
  wire [15:0] PIPERX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21718.11-21718.26" *)
  input PIPERX2ELECIDLE;
  wire PIPERX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21719.11-21719.27" *)
  input PIPERX2PHYSTATUS;
  wire PIPERX2PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21533.12-21533.27" *)
  output PIPERX2POLARITY;
  wire PIPERX2POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21800.17-21800.30" *)
  input [2:0] PIPERX2STATUS;
  wire [2:0] PIPERX2STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21720.11-21720.23" *)
  input PIPERX2VALID;
  wire PIPERX2VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21721.11-21721.31" *)
  input PIPERX3CHANISALIGNED;
  wire PIPERX3CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21788.17-21788.31" *)
  input [1:0] PIPERX3CHARISK;
  wire [1:0] PIPERX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21778.18-21778.29" *)
  input [15:0] PIPERX3DATA;
  wire [15:0] PIPERX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21722.11-21722.26" *)
  input PIPERX3ELECIDLE;
  wire PIPERX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21723.11-21723.27" *)
  input PIPERX3PHYSTATUS;
  wire PIPERX3PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21534.12-21534.27" *)
  output PIPERX3POLARITY;
  wire PIPERX3POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21801.17-21801.30" *)
  input [2:0] PIPERX3STATUS;
  wire [2:0] PIPERX3STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21724.11-21724.23" *)
  input PIPERX3VALID;
  wire PIPERX3VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21725.11-21725.31" *)
  input PIPERX4CHANISALIGNED;
  wire PIPERX4CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21789.17-21789.31" *)
  input [1:0] PIPERX4CHARISK;
  wire [1:0] PIPERX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21779.18-21779.29" *)
  input [15:0] PIPERX4DATA;
  wire [15:0] PIPERX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21726.11-21726.26" *)
  input PIPERX4ELECIDLE;
  wire PIPERX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21727.11-21727.27" *)
  input PIPERX4PHYSTATUS;
  wire PIPERX4PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21535.12-21535.27" *)
  output PIPERX4POLARITY;
  wire PIPERX4POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21802.17-21802.30" *)
  input [2:0] PIPERX4STATUS;
  wire [2:0] PIPERX4STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21728.11-21728.23" *)
  input PIPERX4VALID;
  wire PIPERX4VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21729.11-21729.31" *)
  input PIPERX5CHANISALIGNED;
  wire PIPERX5CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21790.17-21790.31" *)
  input [1:0] PIPERX5CHARISK;
  wire [1:0] PIPERX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21780.18-21780.29" *)
  input [15:0] PIPERX5DATA;
  wire [15:0] PIPERX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21730.11-21730.26" *)
  input PIPERX5ELECIDLE;
  wire PIPERX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21731.11-21731.27" *)
  input PIPERX5PHYSTATUS;
  wire PIPERX5PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21536.12-21536.27" *)
  output PIPERX5POLARITY;
  wire PIPERX5POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21803.17-21803.30" *)
  input [2:0] PIPERX5STATUS;
  wire [2:0] PIPERX5STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21732.11-21732.23" *)
  input PIPERX5VALID;
  wire PIPERX5VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21733.11-21733.31" *)
  input PIPERX6CHANISALIGNED;
  wire PIPERX6CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21791.17-21791.31" *)
  input [1:0] PIPERX6CHARISK;
  wire [1:0] PIPERX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21781.18-21781.29" *)
  input [15:0] PIPERX6DATA;
  wire [15:0] PIPERX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21734.11-21734.26" *)
  input PIPERX6ELECIDLE;
  wire PIPERX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21735.11-21735.27" *)
  input PIPERX6PHYSTATUS;
  wire PIPERX6PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21537.12-21537.27" *)
  output PIPERX6POLARITY;
  wire PIPERX6POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21804.17-21804.30" *)
  input [2:0] PIPERX6STATUS;
  wire [2:0] PIPERX6STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21736.11-21736.23" *)
  input PIPERX6VALID;
  wire PIPERX6VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21737.11-21737.31" *)
  input PIPERX7CHANISALIGNED;
  wire PIPERX7CHANISALIGNED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21792.17-21792.31" *)
  input [1:0] PIPERX7CHARISK;
  wire [1:0] PIPERX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21782.18-21782.29" *)
  input [15:0] PIPERX7DATA;
  wire [15:0] PIPERX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21738.11-21738.26" *)
  input PIPERX7ELECIDLE;
  wire PIPERX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21739.11-21739.27" *)
  input PIPERX7PHYSTATUS;
  wire PIPERX7PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21538.12-21538.27" *)
  output PIPERX7POLARITY;
  wire PIPERX7POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21805.17-21805.30" *)
  input [2:0] PIPERX7STATUS;
  wire [2:0] PIPERX7STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21740.11-21740.23" *)
  input PIPERX7VALID;
  wire PIPERX7VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21613.18-21613.32" *)
  output [1:0] PIPETX0CHARISK;
  wire [1:0] PIPETX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21539.12-21539.29" *)
  output PIPETX0COMPLIANCE;
  wire PIPETX0COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21602.19-21602.30" *)
  output [15:0] PIPETX0DATA;
  wire [15:0] PIPETX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21540.12-21540.27" *)
  output PIPETX0ELECIDLE;
  wire PIPETX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21614.18-21614.34" *)
  output [1:0] PIPETX0POWERDOWN;
  wire [1:0] PIPETX0POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21615.18-21615.32" *)
  output [1:0] PIPETX1CHARISK;
  wire [1:0] PIPETX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21541.12-21541.29" *)
  output PIPETX1COMPLIANCE;
  wire PIPETX1COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21603.19-21603.30" *)
  output [15:0] PIPETX1DATA;
  wire [15:0] PIPETX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21542.12-21542.27" *)
  output PIPETX1ELECIDLE;
  wire PIPETX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21616.18-21616.34" *)
  output [1:0] PIPETX1POWERDOWN;
  wire [1:0] PIPETX1POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21617.18-21617.32" *)
  output [1:0] PIPETX2CHARISK;
  wire [1:0] PIPETX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21543.12-21543.29" *)
  output PIPETX2COMPLIANCE;
  wire PIPETX2COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21604.19-21604.30" *)
  output [15:0] PIPETX2DATA;
  wire [15:0] PIPETX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21544.12-21544.27" *)
  output PIPETX2ELECIDLE;
  wire PIPETX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21618.18-21618.34" *)
  output [1:0] PIPETX2POWERDOWN;
  wire [1:0] PIPETX2POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21619.18-21619.32" *)
  output [1:0] PIPETX3CHARISK;
  wire [1:0] PIPETX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21545.12-21545.29" *)
  output PIPETX3COMPLIANCE;
  wire PIPETX3COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21605.19-21605.30" *)
  output [15:0] PIPETX3DATA;
  wire [15:0] PIPETX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21546.12-21546.27" *)
  output PIPETX3ELECIDLE;
  wire PIPETX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21620.18-21620.34" *)
  output [1:0] PIPETX3POWERDOWN;
  wire [1:0] PIPETX3POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21621.18-21621.32" *)
  output [1:0] PIPETX4CHARISK;
  wire [1:0] PIPETX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21547.12-21547.29" *)
  output PIPETX4COMPLIANCE;
  wire PIPETX4COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21606.19-21606.30" *)
  output [15:0] PIPETX4DATA;
  wire [15:0] PIPETX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21548.12-21548.27" *)
  output PIPETX4ELECIDLE;
  wire PIPETX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21622.18-21622.34" *)
  output [1:0] PIPETX4POWERDOWN;
  wire [1:0] PIPETX4POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21623.18-21623.32" *)
  output [1:0] PIPETX5CHARISK;
  wire [1:0] PIPETX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21549.12-21549.29" *)
  output PIPETX5COMPLIANCE;
  wire PIPETX5COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21607.19-21607.30" *)
  output [15:0] PIPETX5DATA;
  wire [15:0] PIPETX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21550.12-21550.27" *)
  output PIPETX5ELECIDLE;
  wire PIPETX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21624.18-21624.34" *)
  output [1:0] PIPETX5POWERDOWN;
  wire [1:0] PIPETX5POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21625.18-21625.32" *)
  output [1:0] PIPETX6CHARISK;
  wire [1:0] PIPETX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21551.12-21551.29" *)
  output PIPETX6COMPLIANCE;
  wire PIPETX6COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21608.19-21608.30" *)
  output [15:0] PIPETX6DATA;
  wire [15:0] PIPETX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21552.12-21552.27" *)
  output PIPETX6ELECIDLE;
  wire PIPETX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21626.18-21626.34" *)
  output [1:0] PIPETX6POWERDOWN;
  wire [1:0] PIPETX6POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21627.18-21627.32" *)
  output [1:0] PIPETX7CHARISK;
  wire [1:0] PIPETX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21553.12-21553.29" *)
  output PIPETX7COMPLIANCE;
  wire PIPETX7COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21609.19-21609.30" *)
  output [15:0] PIPETX7DATA;
  wire [15:0] PIPETX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21554.12-21554.27" *)
  output PIPETX7ELECIDLE;
  wire PIPETX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21628.18-21628.34" *)
  output [1:0] PIPETX7POWERDOWN;
  wire [1:0] PIPETX7POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21555.12-21555.24" *)
  output PIPETXDEEMPH;
  wire PIPETXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21639.18-21639.30" *)
  output [2:0] PIPETXMARGIN;
  wire [2:0] PIPETXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21556.12-21556.22" *)
  output PIPETXRATE;
  wire PIPETXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21557.12-21557.25" *)
  output PIPETXRCVRDET;
  wire PIPETXRCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21558.12-21558.23" *)
  output PIPETXRESET;
  wire PIPETXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21815.17-21815.34" *)
  input [4:0] PL2DIRECTEDLSTATE;
  wire [4:0] PL2DIRECTEDLSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21559.12-21559.20" *)
  output PL2L0REQ;
  wire PL2L0REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21560.12-21560.21" *)
  output PL2LINKUP;
  wire PL2LINKUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21561.12-21561.26" *)
  output PL2RECEIVERERR;
  wire PL2RECEIVERERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21562.12-21562.23" *)
  output PL2RECOVERY;
  wire PL2RECOVERY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21563.12-21563.25" *)
  output PL2RXELECIDLE;
  wire PL2RXELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21629.18-21629.30" *)
  output [1:0] PL2RXPMSTATE;
  wire [1:0] PL2RXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21564.12-21564.24" *)
  output PL2SUSPENDOK;
  wire PL2SUSPENDOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21806.17-21806.26" *)
  input [2:0] PLDBGMODE;
  wire [2:0] PLDBGMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21591.19-21591.27" *)
  output [11:0] PLDBGVEC;
  wire [11:0] PLDBGVEC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21565.12-21565.32" *)
  output PLDIRECTEDCHANGEDONE;
  wire PLDIRECTEDCHANGEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21741.11-21741.30" *)
  input PLDIRECTEDLINKAUTON;
  wire PLDIRECTEDLINKAUTON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21793.17-21793.37" *)
  input [1:0] PLDIRECTEDLINKCHANGE;
  wire [1:0] PLDIRECTEDLINKCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21742.11-21742.30" *)
  input PLDIRECTEDLINKSPEED;
  wire PLDIRECTEDLINKSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21794.17-21794.36" *)
  input [1:0] PLDIRECTEDLINKWIDTH;
  wire [1:0] PLDIRECTEDLINKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21816.17-21816.35" *)
  input [5:0] PLDIRECTEDLTSSMNEW;
  wire [5:0] PLDIRECTEDLTSSMNEW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21743.11-21743.32" *)
  input PLDIRECTEDLTSSMNEWVLD;
  wire PLDIRECTEDLTSSMNEWVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21744.11-21744.31" *)
  input PLDIRECTEDLTSSMSTALL;
  wire PLDIRECTEDLTSSMSTALL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21745.11-21745.35" *)
  input PLDOWNSTREAMDEEMPHSOURCE;
  wire PLDOWNSTREAMDEEMPHSOURCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21640.18-21640.36" *)
  output [2:0] PLINITIALLINKWIDTH;
  wire [2:0] PLINITIALLINKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21630.18-21630.36" *)
  output [1:0] PLLANEREVERSALMODE;
  wire [1:0] PLLANEREVERSALMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21566.12-21566.25" *)
  output PLLINKGEN2CAP;
  wire PLLINKGEN2CAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21567.12-21567.38" *)
  output PLLINKPARTNERGEN2SUPPORTED;
  wire PLLINKPARTNERGEN2SUPPORTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21568.12-21568.26" *)
  output PLLINKUPCFGCAP;
  wire PLLINKUPCFGCAP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21647.18-21647.30" *)
  output [5:0] PLLTSSMSTATE;
  wire [5:0] PLLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21569.12-21569.23" *)
  output PLPHYLNKUPN;
  wire PLPHYLNKUPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21570.12-21570.28" *)
  output PLRECEIVEDHOTRST;
  wire PLRECEIVEDHOTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21746.11-21746.17" *)
  input PLRSTN;
  wire PLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21631.18-21631.29" *)
  output [1:0] PLRXPMSTATE;
  wire [1:0] PLRXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21571.12-21571.24" *)
  output PLSELLNKRATE;
  wire PLSELLNKRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21632.18-21632.31" *)
  output [1:0] PLSELLNKWIDTH;
  wire [1:0] PLSELLNKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21747.11-21747.27" *)
  input PLTRANSMITHOTRST;
  wire PLTRANSMITHOTRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21641.18-21641.29" *)
  output [2:0] PLTXPMSTATE;
  wire [2:0] PLTXPMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21748.11-21748.33" *)
  input PLUPSTREAMPREFERDEEMPH;
  wire PLUPSTREAMPREFERDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21572.12-21572.31" *)
  output RECEIVEDFUNCLVLRSTN;
  wire RECEIVEDFUNCLVLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21749.11-21749.18" *)
  input SYSRSTN;
  wire SYSRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21750.11-21750.36" *)
  input TL2ASPMSUSPENDCREDITCHECK;
  wire TL2ASPMSUSPENDCREDITCHECK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21573.12-21573.39" *)
  output TL2ASPMSUSPENDCREDITCHECKOK;
  wire TL2ASPMSUSPENDCREDITCHECKOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21574.12-21574.29" *)
  output TL2ASPMSUSPENDREQ;
  wire TL2ASPMSUSPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21575.12-21575.22" *)
  output TL2ERRFCPE;
  wire TL2ERRFCPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21651.19-21651.28" *)
  output [63:0] TL2ERRHDR;
  wire [63:0] TL2ERRHDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21576.12-21576.27" *)
  output TL2ERRMALFORMED;
  wire TL2ERRMALFORMED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21577.12-21577.28" *)
  output TL2ERRRXOVERFLOW;
  wire TL2ERRRXOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21578.12-21578.27" *)
  output TL2PPMSUSPENDOK;
  wire TL2PPMSUSPENDOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21751.11-21751.27" *)
  input TL2PPMSUSPENDREQ;
  wire TL2PPMSUSPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21752.11-21752.17" *)
  input TLRSTN;
  wire TLRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21592.19-21592.28" *)
  output [11:0] TRNFCCPLD;
  wire [11:0] TRNFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21658.18-21658.27" *)
  output [7:0] TRNFCCPLH;
  wire [7:0] TRNFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21593.19-21593.27" *)
  output [11:0] TRNFCNPD;
  wire [11:0] TRNFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21659.18-21659.26" *)
  output [7:0] TRNFCNPH;
  wire [7:0] TRNFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21594.19-21594.26" *)
  output [11:0] TRNFCPD;
  wire [11:0] TRNFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21660.18-21660.25" *)
  output [7:0] TRNFCPH;
  wire [7:0] TRNFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21807.17-21807.25" *)
  input [2:0] TRNFCSEL;
  wire [2:0] TRNFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21579.12-21579.20" *)
  output TRNLNKUP;
  wire TRNLNKUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21661.18-21661.28" *)
  output [7:0] TRNRBARHIT;
  wire [7:0] TRNRBARHIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21595.20-21595.25" *)
  output [127:0] TRNRD;
  wire [127:0] TRNRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21652.19-21652.31" *)
  output [63:0] TRNRDLLPDATA;
  wire [63:0] TRNRDLLPDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21633.18-21633.32" *)
  output [1:0] TRNRDLLPSRCRDY;
  wire [1:0] TRNRDLLPSRCRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21753.11-21753.21" *)
  input TRNRDSTRDY;
  wire TRNRDSTRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21580.12-21580.23" *)
  output TRNRECRCERR;
  wire TRNRECRCERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21581.12-21581.19" *)
  output TRNREOF;
  wire TRNREOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21582.12-21582.22" *)
  output TRNRERRFWD;
  wire TRNRERRFWD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21754.11-21754.21" *)
  input TRNRFCPRET;
  wire TRNRFCPRET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21755.11-21755.19" *)
  input TRNRNPOK;
  wire TRNRNPOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21756.11-21756.20" *)
  input TRNRNPREQ;
  wire TRNRNPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21634.18-21634.25" *)
  output [1:0] TRNRREM;
  wire [1:0] TRNRREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21583.12-21583.19" *)
  output TRNRSOF;
  wire TRNRSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21584.12-21584.22" *)
  output TRNRSRCDSC;
  wire TRNRSRCDSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21585.12-21585.22" *)
  output TRNRSRCRDY;
  wire TRNRSRCRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21648.18-21648.27" *)
  output [5:0] TRNTBUFAV;
  wire [5:0] TRNTBUFAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21757.11-21757.21" *)
  input TRNTCFGGNT;
  wire TRNTCFGGNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21586.12-21586.22" *)
  output TRNTCFGREQ;
  wire TRNTCFGREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21769.19-21769.24" *)
  input [127:0] TRNTD;
  wire [127:0] TRNTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21809.18-21809.30" *)
  input [31:0] TRNTDLLPDATA;
  wire [31:0] TRNTDLLPDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21587.12-21587.26" *)
  output TRNTDLLPDSTRDY;
  wire TRNTDLLPDSTRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21758.11-21758.25" *)
  input TRNTDLLPSRCRDY;
  wire TRNTDLLPSRCRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21645.18-21645.28" *)
  output [3:0] TRNTDSTRDY;
  wire [3:0] TRNTDSTRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21759.11-21759.22" *)
  input TRNTECRCGEN;
  wire TRNTECRCGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21760.11-21760.18" *)
  input TRNTEOF;
  wire TRNTEOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21588.12-21588.23" *)
  output TRNTERRDROP;
  wire TRNTERRDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21761.11-21761.21" *)
  input TRNTERRFWD;
  wire TRNTERRFWD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21795.17-21795.24" *)
  input [1:0] TRNTREM;
  wire [1:0] TRNTREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21762.11-21762.18" *)
  input TRNTSOF;
  wire TRNTSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21763.11-21763.21" *)
  input TRNTSRCDSC;
  wire TRNTSRCDSC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21764.11-21764.21" *)
  input TRNTSRCRDY;
  wire TRNTSRCRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21765.11-21765.18" *)
  input TRNTSTR;
  wire TRNTSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21767.11-21767.18" *)
  input USERCLK;
  wire USERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21766.11-21766.19" *)
  input USERCLK2;
  wire USERCLK2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21589.12-21589.20" *)
  output USERRSTN;
  wire USERRSTN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21828.1-22732.10" *)
module PCIE_3_0(CFGERRCOROUT, CFGERRFATALOUT, CFGERRNONFATALOUT, CFGEXTREADRECEIVED, CFGEXTWRITERECEIVED, CFGHOTRESETOUT, CFGINPUTUPDATEDONE, CFGINTERRUPTAOUTPUT, CFGINTERRUPTBOUTPUT, CFGINTERRUPTCOUTPUT, CFGINTERRUPTDOUTPUT, CFGINTERRUPTMSIFAIL, CFGINTERRUPTMSIMASKUPDATE, CFGINTERRUPTMSISENT, CFGINTERRUPTMSIXFAIL, CFGINTERRUPTMSIXSENT, CFGINTERRUPTSENT, CFGLOCALERROR, CFGLTRENABLE, CFGMCUPDATEDONE, CFGMGMTREADWRITEDONE
, CFGMSGRECEIVED, CFGMSGTRANSMITDONE, CFGPERFUNCTIONUPDATEDONE, CFGPHYLINKDOWN, CFGPLSTATUSCHANGE, CFGPOWERSTATECHANGEINTERRUPT, CFGTPHSTTREADENABLE, CFGTPHSTTWRITEENABLE, DRPRDY, MAXISCQTLAST, MAXISCQTVALID, MAXISRCTLAST, MAXISRCTVALID, PCIERQSEQNUMVLD, PCIERQTAGVLD, PIPERX0POLARITY, PIPERX1POLARITY, PIPERX2POLARITY, PIPERX3POLARITY, PIPERX4POLARITY, PIPERX5POLARITY
, PIPERX6POLARITY, PIPERX7POLARITY, PIPETX0COMPLIANCE, PIPETX0DATAVALID, PIPETX0ELECIDLE, PIPETX0STARTBLOCK, PIPETX1COMPLIANCE, PIPETX1DATAVALID, PIPETX1ELECIDLE, PIPETX1STARTBLOCK, PIPETX2COMPLIANCE, PIPETX2DATAVALID, PIPETX2ELECIDLE, PIPETX2STARTBLOCK, PIPETX3COMPLIANCE, PIPETX3DATAVALID, PIPETX3ELECIDLE, PIPETX3STARTBLOCK, PIPETX4COMPLIANCE, PIPETX4DATAVALID, PIPETX4ELECIDLE
, PIPETX4STARTBLOCK, PIPETX5COMPLIANCE, PIPETX5DATAVALID, PIPETX5ELECIDLE, PIPETX5STARTBLOCK, PIPETX6COMPLIANCE, PIPETX6DATAVALID, PIPETX6ELECIDLE, PIPETX6STARTBLOCK, PIPETX7COMPLIANCE, PIPETX7DATAVALID, PIPETX7ELECIDLE, PIPETX7STARTBLOCK, PIPETXDEEMPH, PIPETXRCVRDET, PIPETXRESET, PIPETXSWING, PLEQINPROGRESS, CFGFCCPLD, CFGFCNPD, CFGFCPD
, CFGVFSTATUS, MIREPLAYRAMWRITEDATA, MIREQUESTRAMWRITEDATA, CFGPERFUNCSTATUSDATA, DBGDATAOUT, DRPDO, CFGVFPOWERSTATE, CFGVFTPHSTMODE, CFGDPASUBSTATECHANGE, CFGFLRINPROCESS, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXMASK, CFGLINKPOWERSTATE, CFGOBFFENABLE, CFGPHYLINKSTATUS, CFGRCBSTATUS, CFGTPHREQUESTERENABLE, MIREPLAYRAMREADENABLE, MIREPLAYRAMWRITEENABLE, PCIERQTAGAV
, PCIETFCNPDAV, PCIETFCNPHAV, PIPERX0EQCONTROL, PIPERX1EQCONTROL, PIPERX2EQCONTROL, PIPERX3EQCONTROL, PIPERX4EQCONTROL, PIPERX5EQCONTROL, PIPERX6EQCONTROL, PIPERX7EQCONTROL, PIPETX0CHARISK, PIPETX0EQCONTROL, PIPETX0POWERDOWN, PIPETX0SYNCHEADER, PIPETX1CHARISK, PIPETX1EQCONTROL, PIPETX1POWERDOWN, PIPETX1SYNCHEADER, PIPETX2CHARISK, PIPETX2EQCONTROL, PIPETX2POWERDOWN
, PIPETX2SYNCHEADER, PIPETX3CHARISK, PIPETX3EQCONTROL, PIPETX3POWERDOWN, PIPETX3SYNCHEADER, PIPETX4CHARISK, PIPETX4EQCONTROL, PIPETX4POWERDOWN, PIPETX4SYNCHEADER, PIPETX5CHARISK, PIPETX5EQCONTROL, PIPETX5POWERDOWN, PIPETX5SYNCHEADER, PIPETX6CHARISK, PIPETX6EQCONTROL, PIPETX6POWERDOWN, PIPETX6SYNCHEADER, PIPETX7CHARISK, PIPETX7EQCONTROL, PIPETX7POWERDOWN, PIPETX7SYNCHEADER
, PIPETXRATE, PLEQPHASE, MAXISCQTDATA, MAXISRCTDATA, CFGCURRENTSPEED, CFGMAXPAYLOAD, CFGMAXREADREQ, CFGTPHFUNCTIONNUM, PIPERX0EQPRESET, PIPERX1EQPRESET, PIPERX2EQPRESET, PIPERX3EQPRESET, PIPERX4EQPRESET, PIPERX5EQPRESET, PIPERX6EQPRESET, PIPERX7EQPRESET, PIPETXMARGIN, CFGEXTWRITEDATA, CFGINTERRUPTMSIDATA, CFGMGMTREADDATA, CFGTPHSTTWRITEDATA
, PIPETX0DATA, PIPETX1DATA, PIPETX2DATA, PIPETX3DATA, PIPETX4DATA, PIPETX5DATA, PIPETX6DATA, PIPETX7DATA, CFGEXTWRITEBYTEENABLE, CFGNEGOTIATEDWIDTH, CFGTPHSTTWRITEBYTEVALID, MICOMPLETIONRAMREADENABLEL, MICOMPLETIONRAMREADENABLEU, MICOMPLETIONRAMWRITEENABLEL, MICOMPLETIONRAMWRITEENABLEU, MIREQUESTRAMREADENABLE, MIREQUESTRAMWRITEENABLE, PCIERQSEQNUM, PIPERX0EQLPTXPRESET, PIPERX1EQLPTXPRESET, PIPERX2EQLPTXPRESET
, PIPERX3EQLPTXPRESET, PIPERX4EQLPTXPRESET, PIPERX5EQLPTXPRESET, PIPERX6EQLPTXPRESET, PIPERX7EQLPTXPRESET, PIPETX0EQPRESET, PIPETX1EQPRESET, PIPETX2EQPRESET, PIPETX3EQPRESET, PIPETX4EQPRESET, PIPETX5EQPRESET, PIPETX6EQPRESET, PIPETX7EQPRESET, SAXISCCTREADY, SAXISRQTREADY, CFGMSGRECEIVEDTYPE, CFGTPHSTTADDRESS, CFGFUNCTIONPOWERSTATE, CFGINTERRUPTMSIMMENABLE, CFGINTERRUPTMSIVFENABLE, CFGINTERRUPTMSIXVFENABLE
, CFGINTERRUPTMSIXVFMASK, CFGLTSSMSTATE, CFGTPHSTMODE, CFGVFFLRINPROCESS, CFGVFTPHREQUESTERENABLE, PCIECQNPREQCOUNT, PCIERQTAG, PIPERX0EQLPLFFS, PIPERX1EQLPLFFS, PIPERX2EQLPLFFS, PIPERX3EQLPLFFS, PIPERX4EQLPLFFS, PIPERX5EQLPLFFS, PIPERX6EQLPLFFS, PIPERX7EQLPLFFS, PIPETX0EQDEEMPH, PIPETX1EQDEEMPH, PIPETX2EQDEEMPH, PIPETX3EQDEEMPH, PIPETX4EQDEEMPH, PIPETX5EQDEEMPH
, PIPETX6EQDEEMPH, PIPETX7EQDEEMPH, MICOMPLETIONRAMWRITEDATAL, MICOMPLETIONRAMWRITEDATAU, MAXISRCTUSER, CFGEXTFUNCTIONNUMBER, CFGFCCPLH, CFGFCNPH, CFGFCPH, CFGFUNCTIONSTATUS, CFGMSGRECEIVEDDATA, MAXISCQTKEEP, MAXISRCTKEEP, PLGEN3PCSRXSLIDE, MAXISCQTUSER, MIREPLAYRAMADDRESS, MIREQUESTRAMREADADDRESSA, MIREQUESTRAMREADADDRESSB, MIREQUESTRAMWRITEADDRESSA, MIREQUESTRAMWRITEADDRESSB, CFGEXTREGISTERNUMBER
, MICOMPLETIONRAMREADADDRESSAL, MICOMPLETIONRAMREADADDRESSAU, MICOMPLETIONRAMREADADDRESSBL, MICOMPLETIONRAMREADADDRESSBU, MICOMPLETIONRAMWRITEADDRESSAL, MICOMPLETIONRAMWRITEADDRESSAU, MICOMPLETIONRAMWRITEADDRESSBL, MICOMPLETIONRAMWRITEADDRESSBU, CFGCONFIGSPACEENABLE, CFGERRCORIN, CFGERRUNCORIN, CFGEXTREADDATAVALID, CFGHOTRESETIN, CFGINPUTUPDATEREQUEST, CFGINTERRUPTMSITPHPRESENT, CFGINTERRUPTMSIXINT, CFGLINKTRAININGENABLE, CFGMCUPDATEREQUEST, CFGMGMTREAD, CFGMGMTTYPE1CFGREGACCESS, CFGMGMTWRITE
, CFGMSGTRANSMIT, CFGPERFUNCTIONOUTPUTREQUEST, CFGPOWERSTATECHANGEACK, CFGREQPMTRANSITIONL23READY, CFGTPHSTTREADDATAVALID, CORECLK, CORECLKMICOMPLETIONRAML, CORECLKMICOMPLETIONRAMU, CORECLKMIREPLAYRAM, CORECLKMIREQUESTRAM, DRPCLK, DRPEN, DRPWE, MGMTRESETN, MGMTSTICKYRESETN, PCIECQNPREQ, PIPECLK, PIPERESETN, PIPERX0DATAVALID, PIPERX0ELECIDLE, PIPERX0EQDONE
, PIPERX0EQLPADAPTDONE, PIPERX0EQLPLFFSSEL, PIPERX0PHYSTATUS, PIPERX0STARTBLOCK, PIPERX0VALID, PIPERX1DATAVALID, PIPERX1ELECIDLE, PIPERX1EQDONE, PIPERX1EQLPADAPTDONE, PIPERX1EQLPLFFSSEL, PIPERX1PHYSTATUS, PIPERX1STARTBLOCK, PIPERX1VALID, PIPERX2DATAVALID, PIPERX2ELECIDLE, PIPERX2EQDONE, PIPERX2EQLPADAPTDONE, PIPERX2EQLPLFFSSEL, PIPERX2PHYSTATUS, PIPERX2STARTBLOCK, PIPERX2VALID
, PIPERX3DATAVALID, PIPERX3ELECIDLE, PIPERX3EQDONE, PIPERX3EQLPADAPTDONE, PIPERX3EQLPLFFSSEL, PIPERX3PHYSTATUS, PIPERX3STARTBLOCK, PIPERX3VALID, PIPERX4DATAVALID, PIPERX4ELECIDLE, PIPERX4EQDONE, PIPERX4EQLPADAPTDONE, PIPERX4EQLPLFFSSEL, PIPERX4PHYSTATUS, PIPERX4STARTBLOCK, PIPERX4VALID, PIPERX5DATAVALID, PIPERX5ELECIDLE, PIPERX5EQDONE, PIPERX5EQLPADAPTDONE, PIPERX5EQLPLFFSSEL
, PIPERX5PHYSTATUS, PIPERX5STARTBLOCK, PIPERX5VALID, PIPERX6DATAVALID, PIPERX6ELECIDLE, PIPERX6EQDONE, PIPERX6EQLPADAPTDONE, PIPERX6EQLPLFFSSEL, PIPERX6PHYSTATUS, PIPERX6STARTBLOCK, PIPERX6VALID, PIPERX7DATAVALID, PIPERX7ELECIDLE, PIPERX7EQDONE, PIPERX7EQLPADAPTDONE, PIPERX7EQLPLFFSSEL, PIPERX7PHYSTATUS, PIPERX7STARTBLOCK, PIPERX7VALID, PIPETX0EQDONE, PIPETX1EQDONE
, PIPETX2EQDONE, PIPETX3EQDONE, PIPETX4EQDONE, PIPETX5EQDONE, PIPETX6EQDONE, PIPETX7EQDONE, PLDISABLESCRAMBLER, PLEQRESETEIEOSCOUNT, PLGEN3PCSDISABLE, RECCLK, RESETN, SAXISCCTLAST, SAXISCCTVALID, SAXISRQTLAST, SAXISRQTVALID, USERCLK, DRPADDR, MICOMPLETIONRAMREADDATA, MIREPLAYRAMREADDATA, MIREQUESTRAMREADDATA, CFGDEVID
, CFGSUBSYSID, CFGSUBSYSVENDID, CFGVENDID, DRPDI, PIPERX0EQLPNEWTXCOEFFORPRESET, PIPERX1EQLPNEWTXCOEFFORPRESET, PIPERX2EQLPNEWTXCOEFFORPRESET, PIPERX3EQLPNEWTXCOEFFORPRESET, PIPERX4EQLPNEWTXCOEFFORPRESET, PIPERX5EQLPNEWTXCOEFFORPRESET, PIPERX6EQLPNEWTXCOEFFORPRESET, PIPERX7EQLPNEWTXCOEFFORPRESET, PIPETX0EQCOEFF, PIPETX1EQCOEFF, PIPETX2EQCOEFF, PIPETX3EQCOEFF, PIPETX4EQCOEFF, PIPETX5EQCOEFF, PIPETX6EQCOEFF, PIPETX7EQCOEFF, CFGMGMTADDR
, CFGFLRDONE, CFGINTERRUPTMSITPHTYPE, CFGINTERRUPTPENDING, PIPERX0CHARISK, PIPERX0SYNCHEADER, PIPERX1CHARISK, PIPERX1SYNCHEADER, PIPERX2CHARISK, PIPERX2SYNCHEADER, PIPERX3CHARISK, PIPERX3SYNCHEADER, PIPERX4CHARISK, PIPERX4SYNCHEADER, PIPERX5CHARISK, PIPERX5SYNCHEADER, PIPERX6CHARISK, PIPERX6SYNCHEADER, PIPERX7CHARISK, PIPERX7SYNCHEADER, MAXISCQTREADY, MAXISRCTREADY
, SAXISCCTDATA, SAXISRQTDATA, CFGDSFUNCTIONNUMBER, CFGFCSEL, CFGINTERRUPTMSIATTR, CFGINTERRUPTMSIFUNCTIONNUMBER, CFGMSGTRANSMITTYPE, CFGPERFUNCSTATUSCONTROL, CFGPERFUNCTIONNUMBER, PIPERX0STATUS, PIPERX1STATUS, PIPERX2STATUS, PIPERX3STATUS, PIPERX4STATUS, PIPERX5STATUS, PIPERX6STATUS, PIPERX7STATUS, CFGEXTREADDATA, CFGINTERRUPTMSIINT, CFGINTERRUPTMSIXDATA, CFGMGMTWRITEDATA
, CFGMSGTRANSMITDATA, CFGTPHSTTREADDATA, PIPERX0DATA, PIPERX1DATA, PIPERX2DATA, PIPERX3DATA, PIPERX4DATA, PIPERX5DATA, PIPERX6DATA, PIPERX7DATA, SAXISCCTUSER, CFGINTERRUPTINT, CFGINTERRUPTMSISELECT, CFGMGMTBYTEENABLE, CFGDSDEVICENUMBER, SAXISRQTUSER, CFGVFFLRDONE, PIPEEQFS, PIPEEQLF, CFGDSN, CFGINTERRUPTMSIPENDINGSTATUS
, CFGINTERRUPTMSIXADDRESS, CFGDSBUSNUMBER, CFGDSPORTNUMBER, CFGREVID, PLGEN3PCSRXSYNCDONE, SAXISCCTKEEP, SAXISRQTKEEP, CFGINTERRUPTMSITPHSTTAG);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22522.11-22522.31" *)
  input CFGCONFIGSPACEENABLE;
  wire CFGCONFIGSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22413.18-22413.33" *)
  output [2:0] CFGCURRENTSPEED;
  wire [2:0] CFGCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22639.18-22639.26" *)
  input [15:0] CFGDEVID;
  wire [15:0] CFGDEVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22354.18-22354.38" *)
  output [1:0] CFGDPASUBSTATECHANGE;
  wire [1:0] CFGDPASUBSTATECHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22725.17-22725.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22717.17-22717.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22684.17-22684.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22722.18-22722.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22726.17-22726.32" *)
  input [7:0] CFGDSPORTNUMBER;
  wire [7:0] CFGDSPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22523.11-22523.22" *)
  input CFGERRCORIN;
  wire CFGERRCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22262.12-22262.24" *)
  output CFGERRCOROUT;
  wire CFGERRCOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22263.12-22263.26" *)
  output CFGERRFATALOUT;
  wire CFGERRFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22264.12-22264.29" *)
  output CFGERRNONFATALOUT;
  wire CFGERRNONFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22524.11-22524.24" *)
  input CFGERRUNCORIN;
  wire CFGERRUNCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22498.18-22498.38" *)
  output [7:0] CFGEXTFUNCTIONNUMBER;
  wire [7:0] CFGEXTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22699.18-22699.32" *)
  input [31:0] CFGEXTREADDATA;
  wire [31:0] CFGEXTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22525.11-22525.30" *)
  input CFGEXTREADDATAVALID;
  wire CFGEXTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22265.12-22265.30" *)
  output CFGEXTREADRECEIVED;
  wire CFGEXTREADRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22513.18-22513.38" *)
  output [9:0] CFGEXTREGISTERNUMBER;
  wire [9:0] CFGEXTREGISTERNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22438.18-22438.39" *)
  output [3:0] CFGEXTWRITEBYTEENABLE;
  wire [3:0] CFGEXTWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22426.19-22426.34" *)
  output [31:0] CFGEXTWRITEDATA;
  wire [31:0] CFGEXTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22266.12-22266.31" *)
  output CFGEXTWRITERECEIVED;
  wire CFGEXTWRITERECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22343.19-22343.28" *)
  output [11:0] CFGFCCPLD;
  wire [11:0] CFGFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22499.18-22499.27" *)
  output [7:0] CFGFCCPLH;
  wire [7:0] CFGFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22344.19-22344.27" *)
  output [11:0] CFGFCNPD;
  wire [11:0] CFGFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22500.18-22500.26" *)
  output [7:0] CFGFCNPH;
  wire [7:0] CFGFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22345.19-22345.26" *)
  output [11:0] CFGFCPD;
  wire [11:0] CFGFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22501.18-22501.25" *)
  output [7:0] CFGFCPH;
  wire [7:0] CFGFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22685.17-22685.25" *)
  input [2:0] CFGFCSEL;
  wire [2:0] CFGFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22661.17-22661.27" *)
  input [1:0] CFGFLRDONE;
  wire [1:0] CFGFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22355.18-22355.33" *)
  output [1:0] CFGFLRINPROCESS;
  wire [1:0] CFGFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22468.18-22468.39" *)
  output [5:0] CFGFUNCTIONPOWERSTATE;
  wire [5:0] CFGFUNCTIONPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22502.18-22502.35" *)
  output [7:0] CFGFUNCTIONSTATUS;
  wire [7:0] CFGFUNCTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22526.11-22526.24" *)
  input CFGHOTRESETIN;
  wire CFGHOTRESETIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22267.12-22267.26" *)
  output CFGHOTRESETOUT;
  wire CFGHOTRESETOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22268.12-22268.30" *)
  output CFGINPUTUPDATEDONE;
  wire CFGINPUTUPDATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22527.11-22527.32" *)
  input CFGINPUTUPDATEREQUEST;
  wire CFGINPUTUPDATEREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22269.12-22269.31" *)
  output CFGINTERRUPTAOUTPUT;
  wire CFGINTERRUPTAOUTPUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22270.12-22270.31" *)
  output CFGINTERRUPTBOUTPUT;
  wire CFGINTERRUPTBOUTPUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22271.12-22271.31" *)
  output CFGINTERRUPTCOUTPUT;
  wire CFGINTERRUPTCOUTPUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22272.12-22272.31" *)
  output CFGINTERRUPTDOUTPUT;
  wire CFGINTERRUPTDOUTPUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22714.17-22714.32" *)
  input [3:0] CFGINTERRUPTINT;
  wire [3:0] CFGINTERRUPTINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22686.17-22686.36" *)
  input [2:0] CFGINTERRUPTMSIATTR;
  wire [2:0] CFGINTERRUPTMSIATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22427.19-22427.38" *)
  output [31:0] CFGINTERRUPTMSIDATA;
  wire [31:0] CFGINTERRUPTMSIDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22356.18-22356.39" *)
  output [1:0] CFGINTERRUPTMSIENABLE;
  wire [1:0] CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22273.12-22273.31" *)
  output CFGINTERRUPTMSIFAIL;
  wire CFGINTERRUPTMSIFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22687.17-22687.46" *)
  input [2:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  wire [2:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22700.18-22700.36" *)
  input [31:0] CFGINTERRUPTMSIINT;
  wire [31:0] CFGINTERRUPTMSIINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22274.12-22274.37" *)
  output CFGINTERRUPTMSIMASKUPDATE;
  wire CFGINTERRUPTMSIMASKUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22469.18-22469.41" *)
  output [5:0] CFGINTERRUPTMSIMMENABLE;
  wire [5:0] CFGINTERRUPTMSIMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22723.18-22723.46" *)
  input [63:0] CFGINTERRUPTMSIPENDINGSTATUS;
  wire [63:0] CFGINTERRUPTMSIPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22715.17-22715.38" *)
  input [3:0] CFGINTERRUPTMSISELECT;
  wire [3:0] CFGINTERRUPTMSISELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22275.12-22275.31" *)
  output CFGINTERRUPTMSISENT;
  wire CFGINTERRUPTMSISENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22528.11-22528.36" *)
  input CFGINTERRUPTMSITPHPRESENT;
  wire CFGINTERRUPTMSITPHPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22731.17-22731.40" *)
  input [8:0] CFGINTERRUPTMSITPHSTTAG;
  wire [8:0] CFGINTERRUPTMSITPHSTTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22662.17-22662.39" *)
  input [1:0] CFGINTERRUPTMSITPHTYPE;
  wire [1:0] CFGINTERRUPTMSITPHTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22470.18-22470.41" *)
  output [5:0] CFGINTERRUPTMSIVFENABLE;
  wire [5:0] CFGINTERRUPTMSIVFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22724.18-22724.41" *)
  input [63:0] CFGINTERRUPTMSIXADDRESS;
  wire [63:0] CFGINTERRUPTMSIXADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22701.18-22701.38" *)
  input [31:0] CFGINTERRUPTMSIXDATA;
  wire [31:0] CFGINTERRUPTMSIXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22357.18-22357.40" *)
  output [1:0] CFGINTERRUPTMSIXENABLE;
  wire [1:0] CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22276.12-22276.32" *)
  output CFGINTERRUPTMSIXFAIL;
  wire CFGINTERRUPTMSIXFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22529.11-22529.30" *)
  input CFGINTERRUPTMSIXINT;
  wire CFGINTERRUPTMSIXINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22358.18-22358.38" *)
  output [1:0] CFGINTERRUPTMSIXMASK;
  wire [1:0] CFGINTERRUPTMSIXMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22277.12-22277.32" *)
  output CFGINTERRUPTMSIXSENT;
  wire CFGINTERRUPTMSIXSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22471.18-22471.42" *)
  output [5:0] CFGINTERRUPTMSIXVFENABLE;
  wire [5:0] CFGINTERRUPTMSIXVFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22472.18-22472.40" *)
  output [5:0] CFGINTERRUPTMSIXVFMASK;
  wire [5:0] CFGINTERRUPTMSIXVFMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22663.17-22663.36" *)
  input [1:0] CFGINTERRUPTPENDING;
  wire [1:0] CFGINTERRUPTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22278.12-22278.28" *)
  output CFGINTERRUPTSENT;
  wire CFGINTERRUPTSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22359.18-22359.35" *)
  output [1:0] CFGLINKPOWERSTATE;
  wire [1:0] CFGLINKPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22530.11-22530.32" *)
  input CFGLINKTRAININGENABLE;
  wire CFGLINKTRAININGENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22279.12-22279.25" *)
  output CFGLOCALERROR;
  wire CFGLOCALERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22280.12-22280.24" *)
  output CFGLTRENABLE;
  wire CFGLTRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22473.18-22473.31" *)
  output [5:0] CFGLTSSMSTATE;
  wire [5:0] CFGLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22414.18-22414.31" *)
  output [2:0] CFGMAXPAYLOAD;
  wire [2:0] CFGMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22415.18-22415.31" *)
  output [2:0] CFGMAXREADREQ;
  wire [2:0] CFGMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22281.12-22281.27" *)
  output CFGMCUPDATEDONE;
  wire CFGMCUPDATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22531.11-22531.29" *)
  input CFGMCUPDATEREQUEST;
  wire CFGMCUPDATEREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22660.18-22660.29" *)
  input [18:0] CFGMGMTADDR;
  wire [18:0] CFGMGMTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22716.17-22716.34" *)
  input [3:0] CFGMGMTBYTEENABLE;
  wire [3:0] CFGMGMTBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22532.11-22532.22" *)
  input CFGMGMTREAD;
  wire CFGMGMTREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22428.19-22428.34" *)
  output [31:0] CFGMGMTREADDATA;
  wire [31:0] CFGMGMTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22282.12-22282.32" *)
  output CFGMGMTREADWRITEDONE;
  wire CFGMGMTREADWRITEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22533.11-22533.35" *)
  input CFGMGMTTYPE1CFGREGACCESS;
  wire CFGMGMTTYPE1CFGREGACCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22534.11-22534.23" *)
  input CFGMGMTWRITE;
  wire CFGMGMTWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22702.18-22702.34" *)
  input [31:0] CFGMGMTWRITEDATA;
  wire [31:0] CFGMGMTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22283.12-22283.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22503.18-22503.36" *)
  output [7:0] CFGMSGRECEIVEDDATA;
  wire [7:0] CFGMSGRECEIVEDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22466.18-22466.36" *)
  output [4:0] CFGMSGRECEIVEDTYPE;
  wire [4:0] CFGMSGRECEIVEDTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22535.11-22535.25" *)
  input CFGMSGTRANSMIT;
  wire CFGMSGTRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22703.18-22703.36" *)
  input [31:0] CFGMSGTRANSMITDATA;
  wire [31:0] CFGMSGTRANSMITDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22284.12-22284.30" *)
  output CFGMSGTRANSMITDONE;
  wire CFGMSGTRANSMITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22688.17-22688.35" *)
  input [2:0] CFGMSGTRANSMITTYPE;
  wire [2:0] CFGMSGTRANSMITTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22439.18-22439.36" *)
  output [3:0] CFGNEGOTIATEDWIDTH;
  wire [3:0] CFGNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22360.18-22360.31" *)
  output [1:0] CFGOBFFENABLE;
  wire [1:0] CFGOBFFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22689.17-22689.40" *)
  input [2:0] CFGPERFUNCSTATUSCONTROL;
  wire [2:0] CFGPERFUNCSTATUSCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22349.19-22349.39" *)
  output [15:0] CFGPERFUNCSTATUSDATA;
  wire [15:0] CFGPERFUNCSTATUSDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22690.17-22690.37" *)
  input [2:0] CFGPERFUNCTIONNUMBER;
  wire [2:0] CFGPERFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22536.11-22536.38" *)
  input CFGPERFUNCTIONOUTPUTREQUEST;
  wire CFGPERFUNCTIONOUTPUTREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22285.12-22285.36" *)
  output CFGPERFUNCTIONUPDATEDONE;
  wire CFGPERFUNCTIONUPDATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22286.12-22286.26" *)
  output CFGPHYLINKDOWN;
  wire CFGPHYLINKDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22361.18-22361.34" *)
  output [1:0] CFGPHYLINKSTATUS;
  wire [1:0] CFGPHYLINKSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22287.12-22287.29" *)
  output CFGPLSTATUSCHANGE;
  wire CFGPLSTATUSCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22537.11-22537.33" *)
  input CFGPOWERSTATECHANGEACK;
  wire CFGPOWERSTATECHANGEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22288.12-22288.40" *)
  output CFGPOWERSTATECHANGEINTERRUPT;
  wire CFGPOWERSTATECHANGEINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22362.18-22362.30" *)
  output [1:0] CFGRCBSTATUS;
  wire [1:0] CFGRCBSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22538.11-22538.37" *)
  input CFGREQPMTRANSITIONL23READY;
  wire CFGREQPMTRANSITIONL23READY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22727.17-22727.25" *)
  input [7:0] CFGREVID;
  wire [7:0] CFGREVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22640.18-22640.29" *)
  input [15:0] CFGSUBSYSID;
  wire [15:0] CFGSUBSYSID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22641.18-22641.33" *)
  input [15:0] CFGSUBSYSVENDID;
  wire [15:0] CFGSUBSYSVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22416.18-22416.35" *)
  output [2:0] CFGTPHFUNCTIONNUM;
  wire [2:0] CFGTPHFUNCTIONNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22363.18-22363.39" *)
  output [1:0] CFGTPHREQUESTERENABLE;
  wire [1:0] CFGTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22474.18-22474.30" *)
  output [5:0] CFGTPHSTMODE;
  wire [5:0] CFGTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22467.18-22467.34" *)
  output [4:0] CFGTPHSTTADDRESS;
  wire [4:0] CFGTPHSTTADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22704.18-22704.35" *)
  input [31:0] CFGTPHSTTREADDATA;
  wire [31:0] CFGTPHSTTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22539.11-22539.33" *)
  input CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22289.12-22289.31" *)
  output CFGTPHSTTREADENABLE;
  wire CFGTPHSTTREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22440.18-22440.41" *)
  output [3:0] CFGTPHSTTWRITEBYTEVALID;
  wire [3:0] CFGTPHSTTWRITEBYTEVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22429.19-22429.37" *)
  output [31:0] CFGTPHSTTWRITEDATA;
  wire [31:0] CFGTPHSTTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22290.12-22290.32" *)
  output CFGTPHSTTWRITEENABLE;
  wire CFGTPHSTTWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22642.18-22642.27" *)
  input [15:0] CFGVENDID;
  wire [15:0] CFGVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22719.17-22719.29" *)
  input [5:0] CFGVFFLRDONE;
  wire [5:0] CFGVFFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22475.18-22475.35" *)
  output [5:0] CFGVFFLRINPROCESS;
  wire [5:0] CFGVFFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22352.19-22352.34" *)
  output [17:0] CFGVFPOWERSTATE;
  wire [17:0] CFGVFPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22346.19-22346.30" *)
  output [11:0] CFGVFSTATUS;
  wire [11:0] CFGVFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22476.18-22476.41" *)
  output [5:0] CFGVFTPHREQUESTERENABLE;
  wire [5:0] CFGVFTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22353.19-22353.33" *)
  output [17:0] CFGVFTPHSTMODE;
  wire [17:0] CFGVFTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22540.11-22540.18" *)
  input CORECLK;
  wire CORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22541.11-22541.34" *)
  input CORECLKMICOMPLETIONRAML;
  wire CORECLKMICOMPLETIONRAML;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22542.11-22542.34" *)
  input CORECLKMICOMPLETIONRAMU;
  wire CORECLKMICOMPLETIONRAMU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22543.11-22543.29" *)
  input CORECLKMIREPLAYRAM;
  wire CORECLKMIREPLAYRAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22544.11-22544.30" *)
  input CORECLKMIREQUESTRAM;
  wire CORECLKMIREQUESTRAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22350.19-22350.29" *)
  output [15:0] DBGDATAOUT;
  wire [15:0] DBGDATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22635.18-22635.25" *)
  input [10:0] DRPADDR;
  wire [10:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22545.11-22545.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22643.18-22643.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22351.19-22351.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22546.11-22546.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22291.12-22291.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22547.11-22547.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22411.20-22411.32" *)
  output [255:0] MAXISCQTDATA;
  wire [255:0] MAXISCQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22504.18-22504.30" *)
  output [7:0] MAXISCQTKEEP;
  wire [7:0] MAXISCQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22292.12-22292.24" *)
  output MAXISCQTLAST;
  wire MAXISCQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22680.18-22680.31" *)
  input [21:0] MAXISCQTREADY;
  wire [21:0] MAXISCQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22507.19-22507.31" *)
  output [84:0] MAXISCQTUSER;
  wire [84:0] MAXISCQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22293.12-22293.25" *)
  output MAXISCQTVALID;
  wire MAXISCQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22412.20-22412.32" *)
  output [255:0] MAXISRCTDATA;
  wire [255:0] MAXISRCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22505.18-22505.30" *)
  output [7:0] MAXISRCTKEEP;
  wire [7:0] MAXISRCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22294.12-22294.24" *)
  output MAXISRCTLAST;
  wire MAXISRCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22681.18-22681.31" *)
  input [21:0] MAXISRCTREADY;
  wire [21:0] MAXISRCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22497.19-22497.31" *)
  output [74:0] MAXISRCTUSER;
  wire [74:0] MAXISRCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22295.12-22295.25" *)
  output MAXISRCTVALID;
  wire MAXISRCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22548.11-22548.21" *)
  input MGMTRESETN;
  wire MGMTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22549.11-22549.27" *)
  input MGMTSTICKYRESETN;
  wire MGMTSTICKYRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22514.18-22514.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0] MICOMPLETIONRAMREADADDRESSAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22515.18-22515.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0] MICOMPLETIONRAMREADADDRESSAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22516.18-22516.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0] MICOMPLETIONRAMREADADDRESSBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22517.18-22517.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSBU;
  wire [9:0] MICOMPLETIONRAMREADADDRESSBU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22636.19-22636.42" *)
  input [143:0] MICOMPLETIONRAMREADDATA;
  wire [143:0] MICOMPLETIONRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22441.18-22441.44" *)
  output [3:0] MICOMPLETIONRAMREADENABLEL;
  wire [3:0] MICOMPLETIONRAMREADENABLEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22442.18-22442.44" *)
  output [3:0] MICOMPLETIONRAMREADENABLEU;
  wire [3:0] MICOMPLETIONRAMREADENABLEU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22518.18-22518.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22519.18-22519.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22520.18-22520.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22521.18-22521.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22495.19-22495.44" *)
  output [71:0] MICOMPLETIONRAMWRITEDATAL;
  wire [71:0] MICOMPLETIONRAMWRITEDATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22496.19-22496.44" *)
  output [71:0] MICOMPLETIONRAMWRITEDATAU;
  wire [71:0] MICOMPLETIONRAMWRITEDATAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22443.18-22443.45" *)
  output [3:0] MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0] MICOMPLETIONRAMWRITEENABLEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22444.18-22444.45" *)
  output [3:0] MICOMPLETIONRAMWRITEENABLEU;
  wire [3:0] MICOMPLETIONRAMWRITEENABLEU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22508.18-22508.36" *)
  output [8:0] MIREPLAYRAMADDRESS;
  wire [8:0] MIREPLAYRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22637.19-22637.38" *)
  input [143:0] MIREPLAYRAMREADDATA;
  wire [143:0] MIREPLAYRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22364.18-22364.39" *)
  output [1:0] MIREPLAYRAMREADENABLE;
  wire [1:0] MIREPLAYRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22347.20-22347.40" *)
  output [143:0] MIREPLAYRAMWRITEDATA;
  wire [143:0] MIREPLAYRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22365.18-22365.40" *)
  output [1:0] MIREPLAYRAMWRITEENABLE;
  wire [1:0] MIREPLAYRAMWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22509.18-22509.42" *)
  output [8:0] MIREQUESTRAMREADADDRESSA;
  wire [8:0] MIREQUESTRAMREADADDRESSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22510.18-22510.42" *)
  output [8:0] MIREQUESTRAMREADADDRESSB;
  wire [8:0] MIREQUESTRAMREADADDRESSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22638.19-22638.39" *)
  input [143:0] MIREQUESTRAMREADDATA;
  wire [143:0] MIREQUESTRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22445.18-22445.40" *)
  output [3:0] MIREQUESTRAMREADENABLE;
  wire [3:0] MIREQUESTRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22511.18-22511.43" *)
  output [8:0] MIREQUESTRAMWRITEADDRESSA;
  wire [8:0] MIREQUESTRAMWRITEADDRESSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22512.18-22512.43" *)
  output [8:0] MIREQUESTRAMWRITEADDRESSB;
  wire [8:0] MIREQUESTRAMWRITEADDRESSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22348.20-22348.41" *)
  output [143:0] MIREQUESTRAMWRITEDATA;
  wire [143:0] MIREQUESTRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22446.18-22446.41" *)
  output [3:0] MIREQUESTRAMWRITEENABLE;
  wire [3:0] MIREQUESTRAMWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22550.11-22550.22" *)
  input PCIECQNPREQ;
  wire PCIECQNPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22477.18-22477.34" *)
  output [5:0] PCIECQNPREQCOUNT;
  wire [5:0] PCIECQNPREQCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22447.18-22447.30" *)
  output [3:0] PCIERQSEQNUM;
  wire [3:0] PCIERQSEQNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22296.12-22296.27" *)
  output PCIERQSEQNUMVLD;
  wire PCIERQSEQNUMVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22478.18-22478.27" *)
  output [5:0] PCIERQTAG;
  wire [5:0] PCIERQTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22366.18-22366.29" *)
  output [1:0] PCIERQTAGAV;
  wire [1:0] PCIERQTAGAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22297.12-22297.24" *)
  output PCIERQTAGVLD;
  wire PCIERQTAGVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22367.18-22367.30" *)
  output [1:0] PCIETFCNPDAV;
  wire [1:0] PCIETFCNPDAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22368.18-22368.30" *)
  output [1:0] PCIETFCNPHAV;
  wire [1:0] PCIETFCNPHAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22551.11-22551.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22720.17-22720.25" *)
  input [5:0] PIPEEQFS;
  wire [5:0] PIPEEQFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22721.17-22721.25" *)
  input [5:0] PIPEEQLF;
  wire [5:0] PIPEEQLF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22552.11-22552.21" *)
  input PIPERESETN;
  wire PIPERESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22664.17-22664.31" *)
  input [1:0] PIPERX0CHARISK;
  wire [1:0] PIPERX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22705.18-22705.29" *)
  input [31:0] PIPERX0DATA;
  wire [31:0] PIPERX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22553.11-22553.27" *)
  input PIPERX0DATAVALID;
  wire PIPERX0DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22554.11-22554.26" *)
  input PIPERX0ELECIDLE;
  wire PIPERX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22369.18-22369.34" *)
  output [1:0] PIPERX0EQCONTROL;
  wire [1:0] PIPERX0EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22555.11-22555.24" *)
  input PIPERX0EQDONE;
  wire PIPERX0EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22556.11-22556.31" *)
  input PIPERX0EQLPADAPTDONE;
  wire PIPERX0EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22479.18-22479.33" *)
  output [5:0] PIPERX0EQLPLFFS;
  wire [5:0] PIPERX0EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22557.11-22557.29" *)
  input PIPERX0EQLPLFFSSEL;
  wire PIPERX0EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22644.18-22644.47" *)
  input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22448.18-22448.37" *)
  output [3:0] PIPERX0EQLPTXPRESET;
  wire [3:0] PIPERX0EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22417.18-22417.33" *)
  output [2:0] PIPERX0EQPRESET;
  wire [2:0] PIPERX0EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22558.11-22558.27" *)
  input PIPERX0PHYSTATUS;
  wire PIPERX0PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22298.12-22298.27" *)
  output PIPERX0POLARITY;
  wire PIPERX0POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22559.11-22559.28" *)
  input PIPERX0STARTBLOCK;
  wire PIPERX0STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22691.17-22691.30" *)
  input [2:0] PIPERX0STATUS;
  wire [2:0] PIPERX0STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22665.17-22665.34" *)
  input [1:0] PIPERX0SYNCHEADER;
  wire [1:0] PIPERX0SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22560.11-22560.23" *)
  input PIPERX0VALID;
  wire PIPERX0VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22666.17-22666.31" *)
  input [1:0] PIPERX1CHARISK;
  wire [1:0] PIPERX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22706.18-22706.29" *)
  input [31:0] PIPERX1DATA;
  wire [31:0] PIPERX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22561.11-22561.27" *)
  input PIPERX1DATAVALID;
  wire PIPERX1DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22562.11-22562.26" *)
  input PIPERX1ELECIDLE;
  wire PIPERX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22370.18-22370.34" *)
  output [1:0] PIPERX1EQCONTROL;
  wire [1:0] PIPERX1EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22563.11-22563.24" *)
  input PIPERX1EQDONE;
  wire PIPERX1EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22564.11-22564.31" *)
  input PIPERX1EQLPADAPTDONE;
  wire PIPERX1EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22480.18-22480.33" *)
  output [5:0] PIPERX1EQLPLFFS;
  wire [5:0] PIPERX1EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22565.11-22565.29" *)
  input PIPERX1EQLPLFFSSEL;
  wire PIPERX1EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22645.18-22645.47" *)
  input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22449.18-22449.37" *)
  output [3:0] PIPERX1EQLPTXPRESET;
  wire [3:0] PIPERX1EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22418.18-22418.33" *)
  output [2:0] PIPERX1EQPRESET;
  wire [2:0] PIPERX1EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22566.11-22566.27" *)
  input PIPERX1PHYSTATUS;
  wire PIPERX1PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22299.12-22299.27" *)
  output PIPERX1POLARITY;
  wire PIPERX1POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22567.11-22567.28" *)
  input PIPERX1STARTBLOCK;
  wire PIPERX1STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22692.17-22692.30" *)
  input [2:0] PIPERX1STATUS;
  wire [2:0] PIPERX1STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22667.17-22667.34" *)
  input [1:0] PIPERX1SYNCHEADER;
  wire [1:0] PIPERX1SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22568.11-22568.23" *)
  input PIPERX1VALID;
  wire PIPERX1VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22668.17-22668.31" *)
  input [1:0] PIPERX2CHARISK;
  wire [1:0] PIPERX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22707.18-22707.29" *)
  input [31:0] PIPERX2DATA;
  wire [31:0] PIPERX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22569.11-22569.27" *)
  input PIPERX2DATAVALID;
  wire PIPERX2DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22570.11-22570.26" *)
  input PIPERX2ELECIDLE;
  wire PIPERX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22371.18-22371.34" *)
  output [1:0] PIPERX2EQCONTROL;
  wire [1:0] PIPERX2EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22571.11-22571.24" *)
  input PIPERX2EQDONE;
  wire PIPERX2EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22572.11-22572.31" *)
  input PIPERX2EQLPADAPTDONE;
  wire PIPERX2EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22481.18-22481.33" *)
  output [5:0] PIPERX2EQLPLFFS;
  wire [5:0] PIPERX2EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22573.11-22573.29" *)
  input PIPERX2EQLPLFFSSEL;
  wire PIPERX2EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22646.18-22646.47" *)
  input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22450.18-22450.37" *)
  output [3:0] PIPERX2EQLPTXPRESET;
  wire [3:0] PIPERX2EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22419.18-22419.33" *)
  output [2:0] PIPERX2EQPRESET;
  wire [2:0] PIPERX2EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22574.11-22574.27" *)
  input PIPERX2PHYSTATUS;
  wire PIPERX2PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22300.12-22300.27" *)
  output PIPERX2POLARITY;
  wire PIPERX2POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22575.11-22575.28" *)
  input PIPERX2STARTBLOCK;
  wire PIPERX2STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22693.17-22693.30" *)
  input [2:0] PIPERX2STATUS;
  wire [2:0] PIPERX2STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22669.17-22669.34" *)
  input [1:0] PIPERX2SYNCHEADER;
  wire [1:0] PIPERX2SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22576.11-22576.23" *)
  input PIPERX2VALID;
  wire PIPERX2VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22670.17-22670.31" *)
  input [1:0] PIPERX3CHARISK;
  wire [1:0] PIPERX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22708.18-22708.29" *)
  input [31:0] PIPERX3DATA;
  wire [31:0] PIPERX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22577.11-22577.27" *)
  input PIPERX3DATAVALID;
  wire PIPERX3DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22578.11-22578.26" *)
  input PIPERX3ELECIDLE;
  wire PIPERX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22372.18-22372.34" *)
  output [1:0] PIPERX3EQCONTROL;
  wire [1:0] PIPERX3EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22579.11-22579.24" *)
  input PIPERX3EQDONE;
  wire PIPERX3EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22580.11-22580.31" *)
  input PIPERX3EQLPADAPTDONE;
  wire PIPERX3EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22482.18-22482.33" *)
  output [5:0] PIPERX3EQLPLFFS;
  wire [5:0] PIPERX3EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22581.11-22581.29" *)
  input PIPERX3EQLPLFFSSEL;
  wire PIPERX3EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22647.18-22647.47" *)
  input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22451.18-22451.37" *)
  output [3:0] PIPERX3EQLPTXPRESET;
  wire [3:0] PIPERX3EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22420.18-22420.33" *)
  output [2:0] PIPERX3EQPRESET;
  wire [2:0] PIPERX3EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22582.11-22582.27" *)
  input PIPERX3PHYSTATUS;
  wire PIPERX3PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22301.12-22301.27" *)
  output PIPERX3POLARITY;
  wire PIPERX3POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22583.11-22583.28" *)
  input PIPERX3STARTBLOCK;
  wire PIPERX3STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22694.17-22694.30" *)
  input [2:0] PIPERX3STATUS;
  wire [2:0] PIPERX3STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22671.17-22671.34" *)
  input [1:0] PIPERX3SYNCHEADER;
  wire [1:0] PIPERX3SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22584.11-22584.23" *)
  input PIPERX3VALID;
  wire PIPERX3VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22672.17-22672.31" *)
  input [1:0] PIPERX4CHARISK;
  wire [1:0] PIPERX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22709.18-22709.29" *)
  input [31:0] PIPERX4DATA;
  wire [31:0] PIPERX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22585.11-22585.27" *)
  input PIPERX4DATAVALID;
  wire PIPERX4DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22586.11-22586.26" *)
  input PIPERX4ELECIDLE;
  wire PIPERX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22373.18-22373.34" *)
  output [1:0] PIPERX4EQCONTROL;
  wire [1:0] PIPERX4EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22587.11-22587.24" *)
  input PIPERX4EQDONE;
  wire PIPERX4EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22588.11-22588.31" *)
  input PIPERX4EQLPADAPTDONE;
  wire PIPERX4EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22483.18-22483.33" *)
  output [5:0] PIPERX4EQLPLFFS;
  wire [5:0] PIPERX4EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22589.11-22589.29" *)
  input PIPERX4EQLPLFFSSEL;
  wire PIPERX4EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22648.18-22648.47" *)
  input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22452.18-22452.37" *)
  output [3:0] PIPERX4EQLPTXPRESET;
  wire [3:0] PIPERX4EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22421.18-22421.33" *)
  output [2:0] PIPERX4EQPRESET;
  wire [2:0] PIPERX4EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22590.11-22590.27" *)
  input PIPERX4PHYSTATUS;
  wire PIPERX4PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22302.12-22302.27" *)
  output PIPERX4POLARITY;
  wire PIPERX4POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22591.11-22591.28" *)
  input PIPERX4STARTBLOCK;
  wire PIPERX4STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22695.17-22695.30" *)
  input [2:0] PIPERX4STATUS;
  wire [2:0] PIPERX4STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22673.17-22673.34" *)
  input [1:0] PIPERX4SYNCHEADER;
  wire [1:0] PIPERX4SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22592.11-22592.23" *)
  input PIPERX4VALID;
  wire PIPERX4VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22674.17-22674.31" *)
  input [1:0] PIPERX5CHARISK;
  wire [1:0] PIPERX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22710.18-22710.29" *)
  input [31:0] PIPERX5DATA;
  wire [31:0] PIPERX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22593.11-22593.27" *)
  input PIPERX5DATAVALID;
  wire PIPERX5DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22594.11-22594.26" *)
  input PIPERX5ELECIDLE;
  wire PIPERX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22374.18-22374.34" *)
  output [1:0] PIPERX5EQCONTROL;
  wire [1:0] PIPERX5EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22595.11-22595.24" *)
  input PIPERX5EQDONE;
  wire PIPERX5EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22596.11-22596.31" *)
  input PIPERX5EQLPADAPTDONE;
  wire PIPERX5EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22484.18-22484.33" *)
  output [5:0] PIPERX5EQLPLFFS;
  wire [5:0] PIPERX5EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22597.11-22597.29" *)
  input PIPERX5EQLPLFFSSEL;
  wire PIPERX5EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22649.18-22649.47" *)
  input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22453.18-22453.37" *)
  output [3:0] PIPERX5EQLPTXPRESET;
  wire [3:0] PIPERX5EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22422.18-22422.33" *)
  output [2:0] PIPERX5EQPRESET;
  wire [2:0] PIPERX5EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22598.11-22598.27" *)
  input PIPERX5PHYSTATUS;
  wire PIPERX5PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22303.12-22303.27" *)
  output PIPERX5POLARITY;
  wire PIPERX5POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22599.11-22599.28" *)
  input PIPERX5STARTBLOCK;
  wire PIPERX5STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22696.17-22696.30" *)
  input [2:0] PIPERX5STATUS;
  wire [2:0] PIPERX5STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22675.17-22675.34" *)
  input [1:0] PIPERX5SYNCHEADER;
  wire [1:0] PIPERX5SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22600.11-22600.23" *)
  input PIPERX5VALID;
  wire PIPERX5VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22676.17-22676.31" *)
  input [1:0] PIPERX6CHARISK;
  wire [1:0] PIPERX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22711.18-22711.29" *)
  input [31:0] PIPERX6DATA;
  wire [31:0] PIPERX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22601.11-22601.27" *)
  input PIPERX6DATAVALID;
  wire PIPERX6DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22602.11-22602.26" *)
  input PIPERX6ELECIDLE;
  wire PIPERX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22375.18-22375.34" *)
  output [1:0] PIPERX6EQCONTROL;
  wire [1:0] PIPERX6EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22603.11-22603.24" *)
  input PIPERX6EQDONE;
  wire PIPERX6EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22604.11-22604.31" *)
  input PIPERX6EQLPADAPTDONE;
  wire PIPERX6EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22485.18-22485.33" *)
  output [5:0] PIPERX6EQLPLFFS;
  wire [5:0] PIPERX6EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22605.11-22605.29" *)
  input PIPERX6EQLPLFFSSEL;
  wire PIPERX6EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22650.18-22650.47" *)
  input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22454.18-22454.37" *)
  output [3:0] PIPERX6EQLPTXPRESET;
  wire [3:0] PIPERX6EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22423.18-22423.33" *)
  output [2:0] PIPERX6EQPRESET;
  wire [2:0] PIPERX6EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22606.11-22606.27" *)
  input PIPERX6PHYSTATUS;
  wire PIPERX6PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22304.12-22304.27" *)
  output PIPERX6POLARITY;
  wire PIPERX6POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22607.11-22607.28" *)
  input PIPERX6STARTBLOCK;
  wire PIPERX6STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22697.17-22697.30" *)
  input [2:0] PIPERX6STATUS;
  wire [2:0] PIPERX6STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22677.17-22677.34" *)
  input [1:0] PIPERX6SYNCHEADER;
  wire [1:0] PIPERX6SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22608.11-22608.23" *)
  input PIPERX6VALID;
  wire PIPERX6VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22678.17-22678.31" *)
  input [1:0] PIPERX7CHARISK;
  wire [1:0] PIPERX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22712.18-22712.29" *)
  input [31:0] PIPERX7DATA;
  wire [31:0] PIPERX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22609.11-22609.27" *)
  input PIPERX7DATAVALID;
  wire PIPERX7DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22610.11-22610.26" *)
  input PIPERX7ELECIDLE;
  wire PIPERX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22376.18-22376.34" *)
  output [1:0] PIPERX7EQCONTROL;
  wire [1:0] PIPERX7EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22611.11-22611.24" *)
  input PIPERX7EQDONE;
  wire PIPERX7EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22612.11-22612.31" *)
  input PIPERX7EQLPADAPTDONE;
  wire PIPERX7EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22486.18-22486.33" *)
  output [5:0] PIPERX7EQLPLFFS;
  wire [5:0] PIPERX7EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22613.11-22613.29" *)
  input PIPERX7EQLPLFFSSEL;
  wire PIPERX7EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22651.18-22651.47" *)
  input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22455.18-22455.37" *)
  output [3:0] PIPERX7EQLPTXPRESET;
  wire [3:0] PIPERX7EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22424.18-22424.33" *)
  output [2:0] PIPERX7EQPRESET;
  wire [2:0] PIPERX7EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22614.11-22614.27" *)
  input PIPERX7PHYSTATUS;
  wire PIPERX7PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22305.12-22305.27" *)
  output PIPERX7POLARITY;
  wire PIPERX7POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22615.11-22615.28" *)
  input PIPERX7STARTBLOCK;
  wire PIPERX7STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22698.17-22698.30" *)
  input [2:0] PIPERX7STATUS;
  wire [2:0] PIPERX7STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22679.17-22679.34" *)
  input [1:0] PIPERX7SYNCHEADER;
  wire [1:0] PIPERX7SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22616.11-22616.23" *)
  input PIPERX7VALID;
  wire PIPERX7VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22377.18-22377.32" *)
  output [1:0] PIPETX0CHARISK;
  wire [1:0] PIPETX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22306.12-22306.29" *)
  output PIPETX0COMPLIANCE;
  wire PIPETX0COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22430.19-22430.30" *)
  output [31:0] PIPETX0DATA;
  wire [31:0] PIPETX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22307.12-22307.28" *)
  output PIPETX0DATAVALID;
  wire PIPETX0DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22308.12-22308.27" *)
  output PIPETX0ELECIDLE;
  wire PIPETX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22652.18-22652.32" *)
  input [17:0] PIPETX0EQCOEFF;
  wire [17:0] PIPETX0EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22378.18-22378.34" *)
  output [1:0] PIPETX0EQCONTROL;
  wire [1:0] PIPETX0EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22487.18-22487.33" *)
  output [5:0] PIPETX0EQDEEMPH;
  wire [5:0] PIPETX0EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22617.11-22617.24" *)
  input PIPETX0EQDONE;
  wire PIPETX0EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22456.18-22456.33" *)
  output [3:0] PIPETX0EQPRESET;
  wire [3:0] PIPETX0EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22379.18-22379.34" *)
  output [1:0] PIPETX0POWERDOWN;
  wire [1:0] PIPETX0POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22309.12-22309.29" *)
  output PIPETX0STARTBLOCK;
  wire PIPETX0STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22380.18-22380.35" *)
  output [1:0] PIPETX0SYNCHEADER;
  wire [1:0] PIPETX0SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22381.18-22381.32" *)
  output [1:0] PIPETX1CHARISK;
  wire [1:0] PIPETX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22310.12-22310.29" *)
  output PIPETX1COMPLIANCE;
  wire PIPETX1COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22431.19-22431.30" *)
  output [31:0] PIPETX1DATA;
  wire [31:0] PIPETX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22311.12-22311.28" *)
  output PIPETX1DATAVALID;
  wire PIPETX1DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22312.12-22312.27" *)
  output PIPETX1ELECIDLE;
  wire PIPETX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22653.18-22653.32" *)
  input [17:0] PIPETX1EQCOEFF;
  wire [17:0] PIPETX1EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22382.18-22382.34" *)
  output [1:0] PIPETX1EQCONTROL;
  wire [1:0] PIPETX1EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22488.18-22488.33" *)
  output [5:0] PIPETX1EQDEEMPH;
  wire [5:0] PIPETX1EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22618.11-22618.24" *)
  input PIPETX1EQDONE;
  wire PIPETX1EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22457.18-22457.33" *)
  output [3:0] PIPETX1EQPRESET;
  wire [3:0] PIPETX1EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22383.18-22383.34" *)
  output [1:0] PIPETX1POWERDOWN;
  wire [1:0] PIPETX1POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22313.12-22313.29" *)
  output PIPETX1STARTBLOCK;
  wire PIPETX1STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22384.18-22384.35" *)
  output [1:0] PIPETX1SYNCHEADER;
  wire [1:0] PIPETX1SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22385.18-22385.32" *)
  output [1:0] PIPETX2CHARISK;
  wire [1:0] PIPETX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22314.12-22314.29" *)
  output PIPETX2COMPLIANCE;
  wire PIPETX2COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22432.19-22432.30" *)
  output [31:0] PIPETX2DATA;
  wire [31:0] PIPETX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22315.12-22315.28" *)
  output PIPETX2DATAVALID;
  wire PIPETX2DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22316.12-22316.27" *)
  output PIPETX2ELECIDLE;
  wire PIPETX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22654.18-22654.32" *)
  input [17:0] PIPETX2EQCOEFF;
  wire [17:0] PIPETX2EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22386.18-22386.34" *)
  output [1:0] PIPETX2EQCONTROL;
  wire [1:0] PIPETX2EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22489.18-22489.33" *)
  output [5:0] PIPETX2EQDEEMPH;
  wire [5:0] PIPETX2EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22619.11-22619.24" *)
  input PIPETX2EQDONE;
  wire PIPETX2EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22458.18-22458.33" *)
  output [3:0] PIPETX2EQPRESET;
  wire [3:0] PIPETX2EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22387.18-22387.34" *)
  output [1:0] PIPETX2POWERDOWN;
  wire [1:0] PIPETX2POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22317.12-22317.29" *)
  output PIPETX2STARTBLOCK;
  wire PIPETX2STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22388.18-22388.35" *)
  output [1:0] PIPETX2SYNCHEADER;
  wire [1:0] PIPETX2SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22389.18-22389.32" *)
  output [1:0] PIPETX3CHARISK;
  wire [1:0] PIPETX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22318.12-22318.29" *)
  output PIPETX3COMPLIANCE;
  wire PIPETX3COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22433.19-22433.30" *)
  output [31:0] PIPETX3DATA;
  wire [31:0] PIPETX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22319.12-22319.28" *)
  output PIPETX3DATAVALID;
  wire PIPETX3DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22320.12-22320.27" *)
  output PIPETX3ELECIDLE;
  wire PIPETX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22655.18-22655.32" *)
  input [17:0] PIPETX3EQCOEFF;
  wire [17:0] PIPETX3EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22390.18-22390.34" *)
  output [1:0] PIPETX3EQCONTROL;
  wire [1:0] PIPETX3EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22490.18-22490.33" *)
  output [5:0] PIPETX3EQDEEMPH;
  wire [5:0] PIPETX3EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22620.11-22620.24" *)
  input PIPETX3EQDONE;
  wire PIPETX3EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22459.18-22459.33" *)
  output [3:0] PIPETX3EQPRESET;
  wire [3:0] PIPETX3EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22391.18-22391.34" *)
  output [1:0] PIPETX3POWERDOWN;
  wire [1:0] PIPETX3POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22321.12-22321.29" *)
  output PIPETX3STARTBLOCK;
  wire PIPETX3STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22392.18-22392.35" *)
  output [1:0] PIPETX3SYNCHEADER;
  wire [1:0] PIPETX3SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22393.18-22393.32" *)
  output [1:0] PIPETX4CHARISK;
  wire [1:0] PIPETX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22322.12-22322.29" *)
  output PIPETX4COMPLIANCE;
  wire PIPETX4COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22434.19-22434.30" *)
  output [31:0] PIPETX4DATA;
  wire [31:0] PIPETX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22323.12-22323.28" *)
  output PIPETX4DATAVALID;
  wire PIPETX4DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22324.12-22324.27" *)
  output PIPETX4ELECIDLE;
  wire PIPETX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22656.18-22656.32" *)
  input [17:0] PIPETX4EQCOEFF;
  wire [17:0] PIPETX4EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22394.18-22394.34" *)
  output [1:0] PIPETX4EQCONTROL;
  wire [1:0] PIPETX4EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22491.18-22491.33" *)
  output [5:0] PIPETX4EQDEEMPH;
  wire [5:0] PIPETX4EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22621.11-22621.24" *)
  input PIPETX4EQDONE;
  wire PIPETX4EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22460.18-22460.33" *)
  output [3:0] PIPETX4EQPRESET;
  wire [3:0] PIPETX4EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22395.18-22395.34" *)
  output [1:0] PIPETX4POWERDOWN;
  wire [1:0] PIPETX4POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22325.12-22325.29" *)
  output PIPETX4STARTBLOCK;
  wire PIPETX4STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22396.18-22396.35" *)
  output [1:0] PIPETX4SYNCHEADER;
  wire [1:0] PIPETX4SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22397.18-22397.32" *)
  output [1:0] PIPETX5CHARISK;
  wire [1:0] PIPETX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22326.12-22326.29" *)
  output PIPETX5COMPLIANCE;
  wire PIPETX5COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22435.19-22435.30" *)
  output [31:0] PIPETX5DATA;
  wire [31:0] PIPETX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22327.12-22327.28" *)
  output PIPETX5DATAVALID;
  wire PIPETX5DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22328.12-22328.27" *)
  output PIPETX5ELECIDLE;
  wire PIPETX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22657.18-22657.32" *)
  input [17:0] PIPETX5EQCOEFF;
  wire [17:0] PIPETX5EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22398.18-22398.34" *)
  output [1:0] PIPETX5EQCONTROL;
  wire [1:0] PIPETX5EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22492.18-22492.33" *)
  output [5:0] PIPETX5EQDEEMPH;
  wire [5:0] PIPETX5EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22622.11-22622.24" *)
  input PIPETX5EQDONE;
  wire PIPETX5EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22461.18-22461.33" *)
  output [3:0] PIPETX5EQPRESET;
  wire [3:0] PIPETX5EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22399.18-22399.34" *)
  output [1:0] PIPETX5POWERDOWN;
  wire [1:0] PIPETX5POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22329.12-22329.29" *)
  output PIPETX5STARTBLOCK;
  wire PIPETX5STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22400.18-22400.35" *)
  output [1:0] PIPETX5SYNCHEADER;
  wire [1:0] PIPETX5SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22401.18-22401.32" *)
  output [1:0] PIPETX6CHARISK;
  wire [1:0] PIPETX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22330.12-22330.29" *)
  output PIPETX6COMPLIANCE;
  wire PIPETX6COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22436.19-22436.30" *)
  output [31:0] PIPETX6DATA;
  wire [31:0] PIPETX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22331.12-22331.28" *)
  output PIPETX6DATAVALID;
  wire PIPETX6DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22332.12-22332.27" *)
  output PIPETX6ELECIDLE;
  wire PIPETX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22658.18-22658.32" *)
  input [17:0] PIPETX6EQCOEFF;
  wire [17:0] PIPETX6EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22402.18-22402.34" *)
  output [1:0] PIPETX6EQCONTROL;
  wire [1:0] PIPETX6EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22493.18-22493.33" *)
  output [5:0] PIPETX6EQDEEMPH;
  wire [5:0] PIPETX6EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22623.11-22623.24" *)
  input PIPETX6EQDONE;
  wire PIPETX6EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22462.18-22462.33" *)
  output [3:0] PIPETX6EQPRESET;
  wire [3:0] PIPETX6EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22403.18-22403.34" *)
  output [1:0] PIPETX6POWERDOWN;
  wire [1:0] PIPETX6POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22333.12-22333.29" *)
  output PIPETX6STARTBLOCK;
  wire PIPETX6STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22404.18-22404.35" *)
  output [1:0] PIPETX6SYNCHEADER;
  wire [1:0] PIPETX6SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22405.18-22405.32" *)
  output [1:0] PIPETX7CHARISK;
  wire [1:0] PIPETX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22334.12-22334.29" *)
  output PIPETX7COMPLIANCE;
  wire PIPETX7COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22437.19-22437.30" *)
  output [31:0] PIPETX7DATA;
  wire [31:0] PIPETX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22335.12-22335.28" *)
  output PIPETX7DATAVALID;
  wire PIPETX7DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22336.12-22336.27" *)
  output PIPETX7ELECIDLE;
  wire PIPETX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22659.18-22659.32" *)
  input [17:0] PIPETX7EQCOEFF;
  wire [17:0] PIPETX7EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22406.18-22406.34" *)
  output [1:0] PIPETX7EQCONTROL;
  wire [1:0] PIPETX7EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22494.18-22494.33" *)
  output [5:0] PIPETX7EQDEEMPH;
  wire [5:0] PIPETX7EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22624.11-22624.24" *)
  input PIPETX7EQDONE;
  wire PIPETX7EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22463.18-22463.33" *)
  output [3:0] PIPETX7EQPRESET;
  wire [3:0] PIPETX7EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22407.18-22407.34" *)
  output [1:0] PIPETX7POWERDOWN;
  wire [1:0] PIPETX7POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22337.12-22337.29" *)
  output PIPETX7STARTBLOCK;
  wire PIPETX7STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22408.18-22408.35" *)
  output [1:0] PIPETX7SYNCHEADER;
  wire [1:0] PIPETX7SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22338.12-22338.24" *)
  output PIPETXDEEMPH;
  wire PIPETXDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22425.18-22425.30" *)
  output [2:0] PIPETXMARGIN;
  wire [2:0] PIPETXMARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22409.18-22409.28" *)
  output [1:0] PIPETXRATE;
  wire [1:0] PIPETXRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22339.12-22339.25" *)
  output PIPETXRCVRDET;
  wire PIPETXRCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22340.12-22340.23" *)
  output PIPETXRESET;
  wire PIPETXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22341.12-22341.23" *)
  output PIPETXSWING;
  wire PIPETXSWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22625.11-22625.29" *)
  input PLDISABLESCRAMBLER;
  wire PLDISABLESCRAMBLER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22342.12-22342.26" *)
  output PLEQINPROGRESS;
  wire PLEQINPROGRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22410.18-22410.27" *)
  output [1:0] PLEQPHASE;
  wire [1:0] PLEQPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22626.11-22626.30" *)
  input PLEQRESETEIEOSCOUNT;
  wire PLEQRESETEIEOSCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22627.11-22627.27" *)
  input PLGEN3PCSDISABLE;
  wire PLGEN3PCSDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22506.18-22506.34" *)
  output [7:0] PLGEN3PCSRXSLIDE;
  wire [7:0] PLGEN3PCSRXSLIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22728.17-22728.36" *)
  input [7:0] PLGEN3PCSRXSYNCDONE;
  wire [7:0] PLGEN3PCSRXSYNCDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22628.11-22628.17" *)
  input RECCLK;
  wire RECCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22629.11-22629.17" *)
  input RESETN;
  wire RESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22682.19-22682.31" *)
  input [255:0] SAXISCCTDATA;
  wire [255:0] SAXISCCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22729.17-22729.29" *)
  input [7:0] SAXISCCTKEEP;
  wire [7:0] SAXISCCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22630.11-22630.23" *)
  input SAXISCCTLAST;
  wire SAXISCCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22464.18-22464.31" *)
  output [3:0] SAXISCCTREADY;
  wire [3:0] SAXISCCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22713.18-22713.30" *)
  input [32:0] SAXISCCTUSER;
  wire [32:0] SAXISCCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22631.11-22631.24" *)
  input SAXISCCTVALID;
  wire SAXISCCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22683.19-22683.31" *)
  input [255:0] SAXISRQTDATA;
  wire [255:0] SAXISRQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22730.17-22730.29" *)
  input [7:0] SAXISRQTKEEP;
  wire [7:0] SAXISRQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22632.11-22632.23" *)
  input SAXISRQTLAST;
  wire SAXISRQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22465.18-22465.31" *)
  output [3:0] SAXISRQTREADY;
  wire [3:0] SAXISRQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22718.18-22718.30" *)
  input [59:0] SAXISRQTUSER;
  wire [59:0] SAXISRQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22633.11-22633.24" *)
  input SAXISRQTVALID;
  wire SAXISRQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22634.11-22634.18" *)
  input USERCLK;
  wire USERCLK;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22734.1-24000.10" *)
module PCIE_3_1(CFGCURRENTSPEED, CFGDPASUBSTATECHANGE, CFGERRCOROUT, CFGERRFATALOUT, CFGERRNONFATALOUT, CFGEXTFUNCTIONNUMBER, CFGEXTREADRECEIVED, CFGEXTREGISTERNUMBER, CFGEXTWRITEBYTEENABLE, CFGEXTWRITEDATA, CFGEXTWRITERECEIVED, CFGFCCPLD, CFGFCCPLH, CFGFCNPD, CFGFCNPH, CFGFCPD, CFGFCPH, CFGFLRINPROCESS, CFGFUNCTIONPOWERSTATE, CFGFUNCTIONSTATUS, CFGHOTRESETOUT
, CFGINTERRUPTMSIDATA, CFGINTERRUPTMSIENABLE, CFGINTERRUPTMSIFAIL, CFGINTERRUPTMSIMASKUPDATE, CFGINTERRUPTMSIMMENABLE, CFGINTERRUPTMSISENT, CFGINTERRUPTMSIVFENABLE, CFGINTERRUPTMSIXENABLE, CFGINTERRUPTMSIXFAIL, CFGINTERRUPTMSIXMASK, CFGINTERRUPTMSIXSENT, CFGINTERRUPTMSIXVFENABLE, CFGINTERRUPTMSIXVFMASK, CFGINTERRUPTSENT, CFGLINKPOWERSTATE, CFGLOCALERROR, CFGLTRENABLE, CFGLTSSMSTATE, CFGMAXPAYLOAD, CFGMAXREADREQ, CFGMGMTREADDATA
, CFGMGMTREADWRITEDONE, CFGMSGRECEIVED, CFGMSGRECEIVEDDATA, CFGMSGRECEIVEDTYPE, CFGMSGTRANSMITDONE, CFGNEGOTIATEDWIDTH, CFGOBFFENABLE, CFGPERFUNCSTATUSDATA, CFGPERFUNCTIONUPDATEDONE, CFGPHYLINKDOWN, CFGPHYLINKSTATUS, CFGPLSTATUSCHANGE, CFGPOWERSTATECHANGEINTERRUPT, CFGRCBSTATUS, CFGTPHFUNCTIONNUM, CFGTPHREQUESTERENABLE, CFGTPHSTMODE, CFGTPHSTTADDRESS, CFGTPHSTTREADENABLE, CFGTPHSTTWRITEBYTEVALID, CFGTPHSTTWRITEDATA
, CFGTPHSTTWRITEENABLE, CFGVFFLRINPROCESS, CFGVFPOWERSTATE, CFGVFSTATUS, CFGVFTPHREQUESTERENABLE, CFGVFTPHSTMODE, CONFMCAPDESIGNSWITCH, CONFMCAPEOS, CONFMCAPINUSEBYPCIE, CONFREQREADY, CONFRESPRDATA, CONFRESPVALID, DBGDATAOUT, DBGMCAPCSB, DBGMCAPDATA, DBGMCAPEOS, DBGMCAPERROR, DBGMCAPMODE, DBGMCAPRDATAVALID, DBGMCAPRDWRB, DBGMCAPRESET
, DBGPLDATABLOCKRECEIVEDAFTEREDS, DBGPLGEN3FRAMINGERRORDETECTED, DBGPLGEN3SYNCHEADERERRORDETECTED, DBGPLINFERREDRXELECTRICALIDLE, DRPDO, DRPRDY, LL2LMMASTERTLPSENT0, LL2LMMASTERTLPSENT1, LL2LMMASTERTLPSENTTLPID0, LL2LMMASTERTLPSENTTLPID1, LL2LMMAXISRXTDATA, LL2LMMAXISRXTUSER, LL2LMMAXISRXTVALID, LL2LMSAXISTXTREADY, MAXISCQTDATA, MAXISCQTKEEP, MAXISCQTLAST, MAXISCQTUSER, MAXISCQTVALID, MAXISRCTDATA, MAXISRCTKEEP
, MAXISRCTLAST, MAXISRCTUSER, MAXISRCTVALID, MICOMPLETIONRAMREADADDRESSAL, MICOMPLETIONRAMREADADDRESSAU, MICOMPLETIONRAMREADADDRESSBL, MICOMPLETIONRAMREADADDRESSBU, MICOMPLETIONRAMREADENABLEL, MICOMPLETIONRAMREADENABLEU, MICOMPLETIONRAMWRITEADDRESSAL, MICOMPLETIONRAMWRITEADDRESSAU, MICOMPLETIONRAMWRITEADDRESSBL, MICOMPLETIONRAMWRITEADDRESSBU, MICOMPLETIONRAMWRITEDATAL, MICOMPLETIONRAMWRITEDATAU, MICOMPLETIONRAMWRITEENABLEL, MICOMPLETIONRAMWRITEENABLEU, MIREPLAYRAMADDRESS, MIREPLAYRAMREADENABLE, MIREPLAYRAMWRITEDATA, MIREPLAYRAMWRITEENABLE
, MIREQUESTRAMREADADDRESSA, MIREQUESTRAMREADADDRESSB, MIREQUESTRAMREADENABLE, MIREQUESTRAMWRITEADDRESSA, MIREQUESTRAMWRITEADDRESSB, MIREQUESTRAMWRITEDATA, MIREQUESTRAMWRITEENABLE, PCIECQNPREQCOUNT, PCIEPERST0B, PCIEPERST1B, PCIERQSEQNUM, PCIERQSEQNUMVLD, PCIERQTAG, PCIERQTAGAV, PCIERQTAGVLD, PCIETFCNPDAV, PCIETFCNPHAV, PIPERX0EQCONTROL, PIPERX0EQLPLFFS, PIPERX0EQLPTXPRESET, PIPERX0EQPRESET
, PIPERX0POLARITY, PIPERX1EQCONTROL, PIPERX1EQLPLFFS, PIPERX1EQLPTXPRESET, PIPERX1EQPRESET, PIPERX1POLARITY, PIPERX2EQCONTROL, PIPERX2EQLPLFFS, PIPERX2EQLPTXPRESET, PIPERX2EQPRESET, PIPERX2POLARITY, PIPERX3EQCONTROL, PIPERX3EQLPLFFS, PIPERX3EQLPTXPRESET, PIPERX3EQPRESET, PIPERX3POLARITY, PIPERX4EQCONTROL, PIPERX4EQLPLFFS, PIPERX4EQLPTXPRESET, PIPERX4EQPRESET, PIPERX4POLARITY
, PIPERX5EQCONTROL, PIPERX5EQLPLFFS, PIPERX5EQLPTXPRESET, PIPERX5EQPRESET, PIPERX5POLARITY, PIPERX6EQCONTROL, PIPERX6EQLPLFFS, PIPERX6EQLPTXPRESET, PIPERX6EQPRESET, PIPERX6POLARITY, PIPERX7EQCONTROL, PIPERX7EQLPLFFS, PIPERX7EQLPTXPRESET, PIPERX7EQPRESET, PIPERX7POLARITY, PIPETX0CHARISK, PIPETX0COMPLIANCE, PIPETX0DATA, PIPETX0DATAVALID, PIPETX0DEEMPH, PIPETX0ELECIDLE
, PIPETX0EQCONTROL, PIPETX0EQDEEMPH, PIPETX0EQPRESET, PIPETX0MARGIN, PIPETX0POWERDOWN, PIPETX0RATE, PIPETX0RCVRDET, PIPETX0RESET, PIPETX0STARTBLOCK, PIPETX0SWING, PIPETX0SYNCHEADER, PIPETX1CHARISK, PIPETX1COMPLIANCE, PIPETX1DATA, PIPETX1DATAVALID, PIPETX1DEEMPH, PIPETX1ELECIDLE, PIPETX1EQCONTROL, PIPETX1EQDEEMPH, PIPETX1EQPRESET, PIPETX1MARGIN
, PIPETX1POWERDOWN, PIPETX1RATE, PIPETX1RCVRDET, PIPETX1RESET, PIPETX1STARTBLOCK, PIPETX1SWING, PIPETX1SYNCHEADER, PIPETX2CHARISK, PIPETX2COMPLIANCE, PIPETX2DATA, PIPETX2DATAVALID, PIPETX2DEEMPH, PIPETX2ELECIDLE, PIPETX2EQCONTROL, PIPETX2EQDEEMPH, PIPETX2EQPRESET, PIPETX2MARGIN, PIPETX2POWERDOWN, PIPETX2RATE, PIPETX2RCVRDET, PIPETX2RESET
, PIPETX2STARTBLOCK, PIPETX2SWING, PIPETX2SYNCHEADER, PIPETX3CHARISK, PIPETX3COMPLIANCE, PIPETX3DATA, PIPETX3DATAVALID, PIPETX3DEEMPH, PIPETX3ELECIDLE, PIPETX3EQCONTROL, PIPETX3EQDEEMPH, PIPETX3EQPRESET, PIPETX3MARGIN, PIPETX3POWERDOWN, PIPETX3RATE, PIPETX3RCVRDET, PIPETX3RESET, PIPETX3STARTBLOCK, PIPETX3SWING, PIPETX3SYNCHEADER, PIPETX4CHARISK
, PIPETX4COMPLIANCE, PIPETX4DATA, PIPETX4DATAVALID, PIPETX4DEEMPH, PIPETX4ELECIDLE, PIPETX4EQCONTROL, PIPETX4EQDEEMPH, PIPETX4EQPRESET, PIPETX4MARGIN, PIPETX4POWERDOWN, PIPETX4RATE, PIPETX4RCVRDET, PIPETX4RESET, PIPETX4STARTBLOCK, PIPETX4SWING, PIPETX4SYNCHEADER, PIPETX5CHARISK, PIPETX5COMPLIANCE, PIPETX5DATA, PIPETX5DATAVALID, PIPETX5DEEMPH
, PIPETX5ELECIDLE, PIPETX5EQCONTROL, PIPETX5EQDEEMPH, PIPETX5EQPRESET, PIPETX5MARGIN, PIPETX5POWERDOWN, PIPETX5RATE, PIPETX5RCVRDET, PIPETX5RESET, PIPETX5STARTBLOCK, PIPETX5SWING, PIPETX5SYNCHEADER, PIPETX6CHARISK, PIPETX6COMPLIANCE, PIPETX6DATA, PIPETX6DATAVALID, PIPETX6DEEMPH, PIPETX6ELECIDLE, PIPETX6EQCONTROL, PIPETX6EQDEEMPH, PIPETX6EQPRESET
, PIPETX6MARGIN, PIPETX6POWERDOWN, PIPETX6RATE, PIPETX6RCVRDET, PIPETX6RESET, PIPETX6STARTBLOCK, PIPETX6SWING, PIPETX6SYNCHEADER, PIPETX7CHARISK, PIPETX7COMPLIANCE, PIPETX7DATA, PIPETX7DATAVALID, PIPETX7DEEMPH, PIPETX7ELECIDLE, PIPETX7EQCONTROL, PIPETX7EQDEEMPH, PIPETX7EQPRESET, PIPETX7MARGIN, PIPETX7POWERDOWN, PIPETX7RATE, PIPETX7RCVRDET
, PIPETX7RESET, PIPETX7STARTBLOCK, PIPETX7SWING, PIPETX7SYNCHEADER, PLEQINPROGRESS, PLEQPHASE, SAXISCCTREADY, SAXISRQTREADY, SPAREOUT, CFGCONFIGSPACEENABLE, CFGDEVID, CFGDSBUSNUMBER, CFGDSDEVICENUMBER, CFGDSFUNCTIONNUMBER, CFGDSN, CFGDSPORTNUMBER, CFGERRCORIN, CFGERRUNCORIN, CFGEXTREADDATA, CFGEXTREADDATAVALID, CFGFCSEL
, CFGFLRDONE, CFGHOTRESETIN, CFGINTERRUPTINT, CFGINTERRUPTMSIATTR, CFGINTERRUPTMSIFUNCTIONNUMBER, CFGINTERRUPTMSIINT, CFGINTERRUPTMSIPENDINGSTATUS, CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE, CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM, CFGINTERRUPTMSISELECT, CFGINTERRUPTMSITPHPRESENT, CFGINTERRUPTMSITPHSTTAG, CFGINTERRUPTMSITPHTYPE, CFGINTERRUPTMSIXADDRESS, CFGINTERRUPTMSIXDATA, CFGINTERRUPTMSIXINT, CFGINTERRUPTPENDING, CFGLINKTRAININGENABLE, CFGMGMTADDR, CFGMGMTBYTEENABLE, CFGMGMTREAD
, CFGMGMTTYPE1CFGREGACCESS, CFGMGMTWRITE, CFGMGMTWRITEDATA, CFGMSGTRANSMIT, CFGMSGTRANSMITDATA, CFGMSGTRANSMITTYPE, CFGPERFUNCSTATUSCONTROL, CFGPERFUNCTIONNUMBER, CFGPERFUNCTIONOUTPUTREQUEST, CFGPOWERSTATECHANGEACK, CFGREQPMTRANSITIONL23READY, CFGREVID, CFGSUBSYSID, CFGSUBSYSVENDID, CFGTPHSTTREADDATA, CFGTPHSTTREADDATAVALID, CFGVENDID, CFGVFFLRDONE, CONFMCAPREQUESTBYCONF, CONFREQDATA, CONFREQREGNUM
, CONFREQTYPE, CONFREQVALID, CORECLK, CORECLKMICOMPLETIONRAML, CORECLKMICOMPLETIONRAMU, CORECLKMIREPLAYRAM, CORECLKMIREQUESTRAM, DBGCFGLOCALMGMTREGOVERRIDE, DBGDATASEL, DRPADDR, DRPCLK, DRPDI, DRPEN, DRPWE, LL2LMSAXISTXTUSER, LL2LMSAXISTXTVALID, LL2LMTXTLPID0, LL2LMTXTLPID1, MAXISCQTREADY, MAXISRCTREADY, MCAPCLK
, MCAPPERST0B, MCAPPERST1B, MGMTRESETN, MGMTSTICKYRESETN, MICOMPLETIONRAMREADDATA, MIREPLAYRAMREADDATA, MIREQUESTRAMREADDATA, PCIECQNPREQ, PIPECLK, PIPEEQFS, PIPEEQLF, PIPERESETN, PIPERX0CHARISK, PIPERX0DATA, PIPERX0DATAVALID, PIPERX0ELECIDLE, PIPERX0EQDONE, PIPERX0EQLPADAPTDONE, PIPERX0EQLPLFFSSEL, PIPERX0EQLPNEWTXCOEFFORPRESET, PIPERX0PHYSTATUS
, PIPERX0STARTBLOCK, PIPERX0STATUS, PIPERX0SYNCHEADER, PIPERX0VALID, PIPERX1CHARISK, PIPERX1DATA, PIPERX1DATAVALID, PIPERX1ELECIDLE, PIPERX1EQDONE, PIPERX1EQLPADAPTDONE, PIPERX1EQLPLFFSSEL, PIPERX1EQLPNEWTXCOEFFORPRESET, PIPERX1PHYSTATUS, PIPERX1STARTBLOCK, PIPERX1STATUS, PIPERX1SYNCHEADER, PIPERX1VALID, PIPERX2CHARISK, PIPERX2DATA, PIPERX2DATAVALID, PIPERX2ELECIDLE
, PIPERX2EQDONE, PIPERX2EQLPADAPTDONE, PIPERX2EQLPLFFSSEL, PIPERX2EQLPNEWTXCOEFFORPRESET, PIPERX2PHYSTATUS, PIPERX2STARTBLOCK, PIPERX2STATUS, PIPERX2SYNCHEADER, PIPERX2VALID, PIPERX3CHARISK, PIPERX3DATA, PIPERX3DATAVALID, PIPERX3ELECIDLE, PIPERX3EQDONE, PIPERX3EQLPADAPTDONE, PIPERX3EQLPLFFSSEL, PIPERX3EQLPNEWTXCOEFFORPRESET, PIPERX3PHYSTATUS, PIPERX3STARTBLOCK, PIPERX3STATUS, PIPERX3SYNCHEADER
, PIPERX3VALID, PIPERX4CHARISK, PIPERX4DATA, PIPERX4DATAVALID, PIPERX4ELECIDLE, PIPERX4EQDONE, PIPERX4EQLPADAPTDONE, PIPERX4EQLPLFFSSEL, PIPERX4EQLPNEWTXCOEFFORPRESET, PIPERX4PHYSTATUS, PIPERX4STARTBLOCK, PIPERX4STATUS, PIPERX4SYNCHEADER, PIPERX4VALID, PIPERX5CHARISK, PIPERX5DATA, PIPERX5DATAVALID, PIPERX5ELECIDLE, PIPERX5EQDONE, PIPERX5EQLPADAPTDONE, PIPERX5EQLPLFFSSEL
, PIPERX5EQLPNEWTXCOEFFORPRESET, PIPERX5PHYSTATUS, PIPERX5STARTBLOCK, PIPERX5STATUS, PIPERX5SYNCHEADER, PIPERX5VALID, PIPERX6CHARISK, PIPERX6DATA, PIPERX6DATAVALID, PIPERX6ELECIDLE, PIPERX6EQDONE, PIPERX6EQLPADAPTDONE, PIPERX6EQLPLFFSSEL, PIPERX6EQLPNEWTXCOEFFORPRESET, PIPERX6PHYSTATUS, PIPERX6STARTBLOCK, PIPERX6STATUS, PIPERX6SYNCHEADER, PIPERX6VALID, PIPERX7CHARISK, PIPERX7DATA
, PIPERX7DATAVALID, PIPERX7ELECIDLE, PIPERX7EQDONE, PIPERX7EQLPADAPTDONE, PIPERX7EQLPLFFSSEL, PIPERX7EQLPNEWTXCOEFFORPRESET, PIPERX7PHYSTATUS, PIPERX7STARTBLOCK, PIPERX7STATUS, PIPERX7SYNCHEADER, PIPERX7VALID, PIPETX0EQCOEFF, PIPETX0EQDONE, PIPETX1EQCOEFF, PIPETX1EQDONE, PIPETX2EQCOEFF, PIPETX2EQDONE, PIPETX3EQCOEFF, PIPETX3EQDONE, PIPETX4EQCOEFF, PIPETX4EQDONE
, PIPETX5EQCOEFF, PIPETX5EQDONE, PIPETX6EQCOEFF, PIPETX6EQDONE, PIPETX7EQCOEFF, PIPETX7EQDONE, PLEQRESETEIEOSCOUNT, PLGEN2UPSTREAMPREFERDEEMPH, RESETN, SAXISCCTDATA, SAXISCCTKEEP, SAXISCCTLAST, SAXISCCTUSER, SAXISCCTVALID, SAXISRQTDATA, SAXISRQTKEEP, SAXISRQTLAST, SAXISRQTUSER, SAXISRQTVALID, SPAREIN, USERCLK
);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23778.11-23778.31" *)
  input CFGCONFIGSPACEENABLE;
  wire CFGCONFIGSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23454.18-23454.33" *)
  output [2:0] CFGCURRENTSPEED;
  wire [2:0] CFGCURRENTSPEED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23779.18-23779.26" *)
  input [15:0] CFGDEVID;
  wire [15:0] CFGDEVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23455.18-23455.38" *)
  output [3:0] CFGDPASUBSTATECHANGE;
  wire [3:0] CFGDPASUBSTATECHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23780.17-23780.31" *)
  input [7:0] CFGDSBUSNUMBER;
  wire [7:0] CFGDSBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23781.17-23781.34" *)
  input [4:0] CFGDSDEVICENUMBER;
  wire [4:0] CFGDSDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23782.17-23782.36" *)
  input [2:0] CFGDSFUNCTIONNUMBER;
  wire [2:0] CFGDSFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23783.18-23783.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23784.17-23784.32" *)
  input [7:0] CFGDSPORTNUMBER;
  wire [7:0] CFGDSPORTNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23785.11-23785.22" *)
  input CFGERRCORIN;
  wire CFGERRCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23456.12-23456.24" *)
  output CFGERRCOROUT;
  wire CFGERRCOROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23457.12-23457.26" *)
  output CFGERRFATALOUT;
  wire CFGERRFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23458.12-23458.29" *)
  output CFGERRNONFATALOUT;
  wire CFGERRNONFATALOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23786.11-23786.24" *)
  input CFGERRUNCORIN;
  wire CFGERRUNCORIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23459.18-23459.38" *)
  output [7:0] CFGEXTFUNCTIONNUMBER;
  wire [7:0] CFGEXTFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23787.18-23787.32" *)
  input [31:0] CFGEXTREADDATA;
  wire [31:0] CFGEXTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23788.11-23788.30" *)
  input CFGEXTREADDATAVALID;
  wire CFGEXTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23460.12-23460.30" *)
  output CFGEXTREADRECEIVED;
  wire CFGEXTREADRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23461.18-23461.38" *)
  output [9:0] CFGEXTREGISTERNUMBER;
  wire [9:0] CFGEXTREGISTERNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23462.18-23462.39" *)
  output [3:0] CFGEXTWRITEBYTEENABLE;
  wire [3:0] CFGEXTWRITEBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23463.19-23463.34" *)
  output [31:0] CFGEXTWRITEDATA;
  wire [31:0] CFGEXTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23464.12-23464.31" *)
  output CFGEXTWRITERECEIVED;
  wire CFGEXTWRITERECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23465.19-23465.28" *)
  output [11:0] CFGFCCPLD;
  wire [11:0] CFGFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23466.18-23466.27" *)
  output [7:0] CFGFCCPLH;
  wire [7:0] CFGFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23467.19-23467.27" *)
  output [11:0] CFGFCNPD;
  wire [11:0] CFGFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23468.18-23468.26" *)
  output [7:0] CFGFCNPH;
  wire [7:0] CFGFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23469.19-23469.26" *)
  output [11:0] CFGFCPD;
  wire [11:0] CFGFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23470.18-23470.25" *)
  output [7:0] CFGFCPH;
  wire [7:0] CFGFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23789.17-23789.25" *)
  input [2:0] CFGFCSEL;
  wire [2:0] CFGFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23790.17-23790.27" *)
  input [3:0] CFGFLRDONE;
  wire [3:0] CFGFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23471.18-23471.33" *)
  output [3:0] CFGFLRINPROCESS;
  wire [3:0] CFGFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23472.19-23472.40" *)
  output [11:0] CFGFUNCTIONPOWERSTATE;
  wire [11:0] CFGFUNCTIONPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23473.19-23473.36" *)
  output [15:0] CFGFUNCTIONSTATUS;
  wire [15:0] CFGFUNCTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23791.11-23791.24" *)
  input CFGHOTRESETIN;
  wire CFGHOTRESETIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23474.12-23474.26" *)
  output CFGHOTRESETOUT;
  wire CFGHOTRESETOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23792.17-23792.32" *)
  input [3:0] CFGINTERRUPTINT;
  wire [3:0] CFGINTERRUPTINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23793.17-23793.36" *)
  input [2:0] CFGINTERRUPTMSIATTR;
  wire [2:0] CFGINTERRUPTMSIATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23475.19-23475.38" *)
  output [31:0] CFGINTERRUPTMSIDATA;
  wire [31:0] CFGINTERRUPTMSIDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23476.18-23476.39" *)
  output [3:0] CFGINTERRUPTMSIENABLE;
  wire [3:0] CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23477.12-23477.31" *)
  output CFGINTERRUPTMSIFAIL;
  wire CFGINTERRUPTMSIFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23794.17-23794.46" *)
  input [3:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  wire [3:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23795.18-23795.36" *)
  input [31:0] CFGINTERRUPTMSIINT;
  wire [31:0] CFGINTERRUPTMSIINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23478.12-23478.37" *)
  output CFGINTERRUPTMSIMASKUPDATE;
  wire CFGINTERRUPTMSIMASKUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23479.19-23479.42" *)
  output [11:0] CFGINTERRUPTMSIMMENABLE;
  wire [11:0] CFGINTERRUPTMSIMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23796.18-23796.46" *)
  input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  wire [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23797.11-23797.49" *)
  input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  wire CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23798.17-23798.56" *)
  input [3:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  wire [3:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23799.17-23799.38" *)
  input [3:0] CFGINTERRUPTMSISELECT;
  wire [3:0] CFGINTERRUPTMSISELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23480.12-23480.31" *)
  output CFGINTERRUPTMSISENT;
  wire CFGINTERRUPTMSISENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23800.11-23800.36" *)
  input CFGINTERRUPTMSITPHPRESENT;
  wire CFGINTERRUPTMSITPHPRESENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23801.17-23801.40" *)
  input [8:0] CFGINTERRUPTMSITPHSTTAG;
  wire [8:0] CFGINTERRUPTMSITPHSTTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23802.17-23802.39" *)
  input [1:0] CFGINTERRUPTMSITPHTYPE;
  wire [1:0] CFGINTERRUPTMSITPHTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23481.18-23481.41" *)
  output [7:0] CFGINTERRUPTMSIVFENABLE;
  wire [7:0] CFGINTERRUPTMSIVFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23803.18-23803.41" *)
  input [63:0] CFGINTERRUPTMSIXADDRESS;
  wire [63:0] CFGINTERRUPTMSIXADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23804.18-23804.38" *)
  input [31:0] CFGINTERRUPTMSIXDATA;
  wire [31:0] CFGINTERRUPTMSIXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23482.18-23482.40" *)
  output [3:0] CFGINTERRUPTMSIXENABLE;
  wire [3:0] CFGINTERRUPTMSIXENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23483.12-23483.32" *)
  output CFGINTERRUPTMSIXFAIL;
  wire CFGINTERRUPTMSIXFAIL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23805.11-23805.30" *)
  input CFGINTERRUPTMSIXINT;
  wire CFGINTERRUPTMSIXINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23484.18-23484.38" *)
  output [3:0] CFGINTERRUPTMSIXMASK;
  wire [3:0] CFGINTERRUPTMSIXMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23485.12-23485.32" *)
  output CFGINTERRUPTMSIXSENT;
  wire CFGINTERRUPTMSIXSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23486.18-23486.42" *)
  output [7:0] CFGINTERRUPTMSIXVFENABLE;
  wire [7:0] CFGINTERRUPTMSIXVFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23487.18-23487.40" *)
  output [7:0] CFGINTERRUPTMSIXVFMASK;
  wire [7:0] CFGINTERRUPTMSIXVFMASK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23806.17-23806.36" *)
  input [3:0] CFGINTERRUPTPENDING;
  wire [3:0] CFGINTERRUPTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23488.12-23488.28" *)
  output CFGINTERRUPTSENT;
  wire CFGINTERRUPTSENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23489.18-23489.35" *)
  output [1:0] CFGLINKPOWERSTATE;
  wire [1:0] CFGLINKPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23807.11-23807.32" *)
  input CFGLINKTRAININGENABLE;
  wire CFGLINKTRAININGENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23490.12-23490.25" *)
  output CFGLOCALERROR;
  wire CFGLOCALERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23491.12-23491.24" *)
  output CFGLTRENABLE;
  wire CFGLTRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23492.18-23492.31" *)
  output [5:0] CFGLTSSMSTATE;
  wire [5:0] CFGLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23493.18-23493.31" *)
  output [2:0] CFGMAXPAYLOAD;
  wire [2:0] CFGMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23494.18-23494.31" *)
  output [2:0] CFGMAXREADREQ;
  wire [2:0] CFGMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23808.18-23808.29" *)
  input [18:0] CFGMGMTADDR;
  wire [18:0] CFGMGMTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23809.17-23809.34" *)
  input [3:0] CFGMGMTBYTEENABLE;
  wire [3:0] CFGMGMTBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23810.11-23810.22" *)
  input CFGMGMTREAD;
  wire CFGMGMTREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23495.19-23495.34" *)
  output [31:0] CFGMGMTREADDATA;
  wire [31:0] CFGMGMTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23496.12-23496.32" *)
  output CFGMGMTREADWRITEDONE;
  wire CFGMGMTREADWRITEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23811.11-23811.35" *)
  input CFGMGMTTYPE1CFGREGACCESS;
  wire CFGMGMTTYPE1CFGREGACCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23812.11-23812.23" *)
  input CFGMGMTWRITE;
  wire CFGMGMTWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23813.18-23813.34" *)
  input [31:0] CFGMGMTWRITEDATA;
  wire [31:0] CFGMGMTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23497.12-23497.26" *)
  output CFGMSGRECEIVED;
  wire CFGMSGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23498.18-23498.36" *)
  output [7:0] CFGMSGRECEIVEDDATA;
  wire [7:0] CFGMSGRECEIVEDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23499.18-23499.36" *)
  output [4:0] CFGMSGRECEIVEDTYPE;
  wire [4:0] CFGMSGRECEIVEDTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23814.11-23814.25" *)
  input CFGMSGTRANSMIT;
  wire CFGMSGTRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23815.18-23815.36" *)
  input [31:0] CFGMSGTRANSMITDATA;
  wire [31:0] CFGMSGTRANSMITDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23500.12-23500.30" *)
  output CFGMSGTRANSMITDONE;
  wire CFGMSGTRANSMITDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23816.17-23816.35" *)
  input [2:0] CFGMSGTRANSMITTYPE;
  wire [2:0] CFGMSGTRANSMITTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23501.18-23501.36" *)
  output [3:0] CFGNEGOTIATEDWIDTH;
  wire [3:0] CFGNEGOTIATEDWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23502.18-23502.31" *)
  output [1:0] CFGOBFFENABLE;
  wire [1:0] CFGOBFFENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23817.17-23817.40" *)
  input [2:0] CFGPERFUNCSTATUSCONTROL;
  wire [2:0] CFGPERFUNCSTATUSCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23503.19-23503.39" *)
  output [15:0] CFGPERFUNCSTATUSDATA;
  wire [15:0] CFGPERFUNCSTATUSDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23818.17-23818.37" *)
  input [3:0] CFGPERFUNCTIONNUMBER;
  wire [3:0] CFGPERFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23819.11-23819.38" *)
  input CFGPERFUNCTIONOUTPUTREQUEST;
  wire CFGPERFUNCTIONOUTPUTREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23504.12-23504.36" *)
  output CFGPERFUNCTIONUPDATEDONE;
  wire CFGPERFUNCTIONUPDATEDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23505.12-23505.26" *)
  output CFGPHYLINKDOWN;
  wire CFGPHYLINKDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23506.18-23506.34" *)
  output [1:0] CFGPHYLINKSTATUS;
  wire [1:0] CFGPHYLINKSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23507.12-23507.29" *)
  output CFGPLSTATUSCHANGE;
  wire CFGPLSTATUSCHANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23820.11-23820.33" *)
  input CFGPOWERSTATECHANGEACK;
  wire CFGPOWERSTATECHANGEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23508.12-23508.40" *)
  output CFGPOWERSTATECHANGEINTERRUPT;
  wire CFGPOWERSTATECHANGEINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23509.18-23509.30" *)
  output [3:0] CFGRCBSTATUS;
  wire [3:0] CFGRCBSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23821.11-23821.37" *)
  input CFGREQPMTRANSITIONL23READY;
  wire CFGREQPMTRANSITIONL23READY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23822.17-23822.25" *)
  input [7:0] CFGREVID;
  wire [7:0] CFGREVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23823.18-23823.29" *)
  input [15:0] CFGSUBSYSID;
  wire [15:0] CFGSUBSYSID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23824.18-23824.33" *)
  input [15:0] CFGSUBSYSVENDID;
  wire [15:0] CFGSUBSYSVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23510.18-23510.35" *)
  output [3:0] CFGTPHFUNCTIONNUM;
  wire [3:0] CFGTPHFUNCTIONNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23511.18-23511.39" *)
  output [3:0] CFGTPHREQUESTERENABLE;
  wire [3:0] CFGTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23512.19-23512.31" *)
  output [11:0] CFGTPHSTMODE;
  wire [11:0] CFGTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23513.18-23513.34" *)
  output [4:0] CFGTPHSTTADDRESS;
  wire [4:0] CFGTPHSTTADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23825.18-23825.35" *)
  input [31:0] CFGTPHSTTREADDATA;
  wire [31:0] CFGTPHSTTREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23826.11-23826.33" *)
  input CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23514.12-23514.31" *)
  output CFGTPHSTTREADENABLE;
  wire CFGTPHSTTREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23515.18-23515.41" *)
  output [3:0] CFGTPHSTTWRITEBYTEVALID;
  wire [3:0] CFGTPHSTTWRITEBYTEVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23516.19-23516.37" *)
  output [31:0] CFGTPHSTTWRITEDATA;
  wire [31:0] CFGTPHSTTWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23517.12-23517.32" *)
  output CFGTPHSTTWRITEENABLE;
  wire CFGTPHSTTWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23827.18-23827.27" *)
  input [15:0] CFGVENDID;
  wire [15:0] CFGVENDID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23828.17-23828.29" *)
  input [7:0] CFGVFFLRDONE;
  wire [7:0] CFGVFFLRDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23518.18-23518.35" *)
  output [7:0] CFGVFFLRINPROCESS;
  wire [7:0] CFGVFFLRINPROCESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23519.19-23519.34" *)
  output [23:0] CFGVFPOWERSTATE;
  wire [23:0] CFGVFPOWERSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23520.19-23520.30" *)
  output [15:0] CFGVFSTATUS;
  wire [15:0] CFGVFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23521.18-23521.41" *)
  output [7:0] CFGVFTPHREQUESTERENABLE;
  wire [7:0] CFGVFTPHREQUESTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23522.19-23522.33" *)
  output [23:0] CFGVFTPHSTMODE;
  wire [23:0] CFGVFTPHSTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23523.12-23523.32" *)
  output CONFMCAPDESIGNSWITCH;
  wire CONFMCAPDESIGNSWITCH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23524.12-23524.23" *)
  output CONFMCAPEOS;
  wire CONFMCAPEOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23525.12-23525.31" *)
  output CONFMCAPINUSEBYPCIE;
  wire CONFMCAPINUSEBYPCIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23829.11-23829.32" *)
  input CONFMCAPREQUESTBYCONF;
  wire CONFMCAPREQUESTBYCONF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23830.18-23830.29" *)
  input [31:0] CONFREQDATA;
  wire [31:0] CONFREQDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23526.12-23526.24" *)
  output CONFREQREADY;
  wire CONFREQREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23831.17-23831.30" *)
  input [3:0] CONFREQREGNUM;
  wire [3:0] CONFREQREGNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23832.17-23832.28" *)
  input [1:0] CONFREQTYPE;
  wire [1:0] CONFREQTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23833.11-23833.23" *)
  input CONFREQVALID;
  wire CONFREQVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23527.19-23527.32" *)
  output [31:0] CONFRESPRDATA;
  wire [31:0] CONFRESPRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23528.12-23528.25" *)
  output CONFRESPVALID;
  wire CONFRESPVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23834.11-23834.18" *)
  input CORECLK;
  wire CORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23835.11-23835.34" *)
  input CORECLKMICOMPLETIONRAML;
  wire CORECLKMICOMPLETIONRAML;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23836.11-23836.34" *)
  input CORECLKMICOMPLETIONRAMU;
  wire CORECLKMICOMPLETIONRAMU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23837.11-23837.29" *)
  input CORECLKMIREPLAYRAM;
  wire CORECLKMIREPLAYRAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23838.11-23838.30" *)
  input CORECLKMIREQUESTRAM;
  wire CORECLKMIREQUESTRAM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23839.11-23839.37" *)
  input DBGCFGLOCALMGMTREGOVERRIDE;
  wire DBGCFGLOCALMGMTREGOVERRIDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23529.19-23529.29" *)
  output [15:0] DBGDATAOUT;
  wire [15:0] DBGDATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23840.17-23840.27" *)
  input [3:0] DBGDATASEL;
  wire [3:0] DBGDATASEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23530.12-23530.22" *)
  output DBGMCAPCSB;
  wire DBGMCAPCSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23531.19-23531.30" *)
  output [31:0] DBGMCAPDATA;
  wire [31:0] DBGMCAPDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23532.12-23532.22" *)
  output DBGMCAPEOS;
  wire DBGMCAPEOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23533.12-23533.24" *)
  output DBGMCAPERROR;
  wire DBGMCAPERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23534.12-23534.23" *)
  output DBGMCAPMODE;
  wire DBGMCAPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23535.12-23535.29" *)
  output DBGMCAPRDATAVALID;
  wire DBGMCAPRDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23536.12-23536.24" *)
  output DBGMCAPRDWRB;
  wire DBGMCAPRDWRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23537.12-23537.24" *)
  output DBGMCAPRESET;
  wire DBGMCAPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23538.12-23538.42" *)
  output DBGPLDATABLOCKRECEIVEDAFTEREDS;
  wire DBGPLDATABLOCKRECEIVEDAFTEREDS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23539.12-23539.41" *)
  output DBGPLGEN3FRAMINGERRORDETECTED;
  wire DBGPLGEN3FRAMINGERRORDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23540.12-23540.44" *)
  output DBGPLGEN3SYNCHEADERERRORDETECTED;
  wire DBGPLGEN3SYNCHEADERERRORDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23541.18-23541.47" *)
  output [7:0] DBGPLINFERREDRXELECTRICALIDLE;
  wire [7:0] DBGPLINFERREDRXELECTRICALIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23841.17-23841.24" *)
  input [9:0] DRPADDR;
  wire [9:0] DRPADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23842.11-23842.17" *)
  input DRPCLK;
  wire DRPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23843.18-23843.23" *)
  input [15:0] DRPDI;
  wire [15:0] DRPDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23542.19-23542.24" *)
  output [15:0] DRPDO;
  wire [15:0] DRPDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23844.11-23844.16" *)
  input DRPEN;
  wire DRPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23543.12-23543.18" *)
  output DRPRDY;
  wire DRPRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23845.11-23845.16" *)
  input DRPWE;
  wire DRPWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23544.12-23544.31" *)
  output LL2LMMASTERTLPSENT0;
  wire LL2LMMASTERTLPSENT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23545.12-23545.31" *)
  output LL2LMMASTERTLPSENT1;
  wire LL2LMMASTERTLPSENT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23546.18-23546.42" *)
  output [3:0] LL2LMMASTERTLPSENTTLPID0;
  wire [3:0] LL2LMMASTERTLPSENTTLPID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23547.18-23547.42" *)
  output [3:0] LL2LMMASTERTLPSENTTLPID1;
  wire [3:0] LL2LMMASTERTLPSENTTLPID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23548.20-23548.37" *)
  output [255:0] LL2LMMAXISRXTDATA;
  wire [255:0] LL2LMMAXISRXTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23549.19-23549.36" *)
  output [17:0] LL2LMMAXISRXTUSER;
  wire [17:0] LL2LMMAXISRXTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23550.18-23550.36" *)
  output [7:0] LL2LMMAXISRXTVALID;
  wire [7:0] LL2LMMAXISRXTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23551.18-23551.36" *)
  output [7:0] LL2LMSAXISTXTREADY;
  wire [7:0] LL2LMSAXISTXTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23846.18-23846.35" *)
  input [13:0] LL2LMSAXISTXTUSER;
  wire [13:0] LL2LMSAXISTXTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23847.11-23847.29" *)
  input LL2LMSAXISTXTVALID;
  wire LL2LMSAXISTXTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23848.17-23848.30" *)
  input [3:0] LL2LMTXTLPID0;
  wire [3:0] LL2LMTXTLPID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23849.17-23849.30" *)
  input [3:0] LL2LMTXTLPID1;
  wire [3:0] LL2LMTXTLPID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23552.20-23552.32" *)
  output [255:0] MAXISCQTDATA;
  wire [255:0] MAXISCQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23553.18-23553.30" *)
  output [7:0] MAXISCQTKEEP;
  wire [7:0] MAXISCQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23554.12-23554.24" *)
  output MAXISCQTLAST;
  wire MAXISCQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23850.18-23850.31" *)
  input [21:0] MAXISCQTREADY;
  wire [21:0] MAXISCQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23555.19-23555.31" *)
  output [84:0] MAXISCQTUSER;
  wire [84:0] MAXISCQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23556.12-23556.25" *)
  output MAXISCQTVALID;
  wire MAXISCQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23557.20-23557.32" *)
  output [255:0] MAXISRCTDATA;
  wire [255:0] MAXISRCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23558.18-23558.30" *)
  output [7:0] MAXISRCTKEEP;
  wire [7:0] MAXISRCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23559.12-23559.24" *)
  output MAXISRCTLAST;
  wire MAXISRCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23851.18-23851.31" *)
  input [21:0] MAXISRCTREADY;
  wire [21:0] MAXISRCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23560.19-23560.31" *)
  output [74:0] MAXISRCTUSER;
  wire [74:0] MAXISRCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23561.12-23561.25" *)
  output MAXISRCTVALID;
  wire MAXISRCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23852.11-23852.18" *)
  input MCAPCLK;
  wire MCAPCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23853.11-23853.22" *)
  input MCAPPERST0B;
  wire MCAPPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23854.11-23854.22" *)
  input MCAPPERST1B;
  wire MCAPPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23855.11-23855.21" *)
  input MGMTRESETN;
  wire MGMTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23856.11-23856.27" *)
  input MGMTSTICKYRESETN;
  wire MGMTSTICKYRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23562.18-23562.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0] MICOMPLETIONRAMREADADDRESSAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23563.18-23563.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0] MICOMPLETIONRAMREADADDRESSAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23564.18-23564.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0] MICOMPLETIONRAMREADADDRESSBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23565.18-23565.46" *)
  output [9:0] MICOMPLETIONRAMREADADDRESSBU;
  wire [9:0] MICOMPLETIONRAMREADADDRESSBU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23857.19-23857.42" *)
  input [143:0] MICOMPLETIONRAMREADDATA;
  wire [143:0] MICOMPLETIONRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23566.18-23566.44" *)
  output [3:0] MICOMPLETIONRAMREADENABLEL;
  wire [3:0] MICOMPLETIONRAMREADENABLEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23567.18-23567.44" *)
  output [3:0] MICOMPLETIONRAMREADENABLEU;
  wire [3:0] MICOMPLETIONRAMREADENABLEU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23568.18-23568.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23569.18-23569.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23570.18-23570.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23571.18-23571.47" *)
  output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
  wire [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23572.19-23572.44" *)
  output [71:0] MICOMPLETIONRAMWRITEDATAL;
  wire [71:0] MICOMPLETIONRAMWRITEDATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23573.19-23573.44" *)
  output [71:0] MICOMPLETIONRAMWRITEDATAU;
  wire [71:0] MICOMPLETIONRAMWRITEDATAU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23574.18-23574.45" *)
  output [3:0] MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0] MICOMPLETIONRAMWRITEENABLEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23575.18-23575.45" *)
  output [3:0] MICOMPLETIONRAMWRITEENABLEU;
  wire [3:0] MICOMPLETIONRAMWRITEENABLEU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23576.18-23576.36" *)
  output [8:0] MIREPLAYRAMADDRESS;
  wire [8:0] MIREPLAYRAMADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23858.19-23858.38" *)
  input [143:0] MIREPLAYRAMREADDATA;
  wire [143:0] MIREPLAYRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23577.18-23577.39" *)
  output [1:0] MIREPLAYRAMREADENABLE;
  wire [1:0] MIREPLAYRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23578.20-23578.40" *)
  output [143:0] MIREPLAYRAMWRITEDATA;
  wire [143:0] MIREPLAYRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23579.18-23579.40" *)
  output [1:0] MIREPLAYRAMWRITEENABLE;
  wire [1:0] MIREPLAYRAMWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23580.18-23580.42" *)
  output [8:0] MIREQUESTRAMREADADDRESSA;
  wire [8:0] MIREQUESTRAMREADADDRESSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23581.18-23581.42" *)
  output [8:0] MIREQUESTRAMREADADDRESSB;
  wire [8:0] MIREQUESTRAMREADADDRESSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23859.19-23859.39" *)
  input [143:0] MIREQUESTRAMREADDATA;
  wire [143:0] MIREQUESTRAMREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23582.18-23582.40" *)
  output [3:0] MIREQUESTRAMREADENABLE;
  wire [3:0] MIREQUESTRAMREADENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23583.18-23583.43" *)
  output [8:0] MIREQUESTRAMWRITEADDRESSA;
  wire [8:0] MIREQUESTRAMWRITEADDRESSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23584.18-23584.43" *)
  output [8:0] MIREQUESTRAMWRITEADDRESSB;
  wire [8:0] MIREQUESTRAMWRITEADDRESSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23585.20-23585.41" *)
  output [143:0] MIREQUESTRAMWRITEDATA;
  wire [143:0] MIREQUESTRAMWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23586.18-23586.41" *)
  output [3:0] MIREQUESTRAMWRITEENABLE;
  wire [3:0] MIREQUESTRAMWRITEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23860.11-23860.22" *)
  input PCIECQNPREQ;
  wire PCIECQNPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23587.18-23587.34" *)
  output [5:0] PCIECQNPREQCOUNT;
  wire [5:0] PCIECQNPREQCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23588.12-23588.23" *)
  output PCIEPERST0B;
  wire PCIEPERST0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23589.12-23589.23" *)
  output PCIEPERST1B;
  wire PCIEPERST1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23590.18-23590.30" *)
  output [3:0] PCIERQSEQNUM;
  wire [3:0] PCIERQSEQNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23591.12-23591.27" *)
  output PCIERQSEQNUMVLD;
  wire PCIERQSEQNUMVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23592.18-23592.27" *)
  output [5:0] PCIERQTAG;
  wire [5:0] PCIERQTAG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23593.18-23593.29" *)
  output [1:0] PCIERQTAGAV;
  wire [1:0] PCIERQTAGAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23594.12-23594.24" *)
  output PCIERQTAGVLD;
  wire PCIERQTAGVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23595.18-23595.30" *)
  output [1:0] PCIETFCNPDAV;
  wire [1:0] PCIETFCNPDAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23596.18-23596.30" *)
  output [1:0] PCIETFCNPHAV;
  wire [1:0] PCIETFCNPHAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23861.11-23861.18" *)
  input PIPECLK;
  wire PIPECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23862.17-23862.25" *)
  input [5:0] PIPEEQFS;
  wire [5:0] PIPEEQFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23863.17-23863.25" *)
  input [5:0] PIPEEQLF;
  wire [5:0] PIPEEQLF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23864.11-23864.21" *)
  input PIPERESETN;
  wire PIPERESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23865.17-23865.31" *)
  input [1:0] PIPERX0CHARISK;
  wire [1:0] PIPERX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23866.18-23866.29" *)
  input [31:0] PIPERX0DATA;
  wire [31:0] PIPERX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23867.11-23867.27" *)
  input PIPERX0DATAVALID;
  wire PIPERX0DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23868.11-23868.26" *)
  input PIPERX0ELECIDLE;
  wire PIPERX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23597.18-23597.34" *)
  output [1:0] PIPERX0EQCONTROL;
  wire [1:0] PIPERX0EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23869.11-23869.24" *)
  input PIPERX0EQDONE;
  wire PIPERX0EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23870.11-23870.31" *)
  input PIPERX0EQLPADAPTDONE;
  wire PIPERX0EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23598.18-23598.33" *)
  output [5:0] PIPERX0EQLPLFFS;
  wire [5:0] PIPERX0EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23871.11-23871.29" *)
  input PIPERX0EQLPLFFSSEL;
  wire PIPERX0EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23872.18-23872.47" *)
  input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23599.18-23599.37" *)
  output [3:0] PIPERX0EQLPTXPRESET;
  wire [3:0] PIPERX0EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23600.18-23600.33" *)
  output [2:0] PIPERX0EQPRESET;
  wire [2:0] PIPERX0EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23873.11-23873.27" *)
  input PIPERX0PHYSTATUS;
  wire PIPERX0PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23601.12-23601.27" *)
  output PIPERX0POLARITY;
  wire PIPERX0POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23874.11-23874.28" *)
  input PIPERX0STARTBLOCK;
  wire PIPERX0STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23875.17-23875.30" *)
  input [2:0] PIPERX0STATUS;
  wire [2:0] PIPERX0STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23876.17-23876.34" *)
  input [1:0] PIPERX0SYNCHEADER;
  wire [1:0] PIPERX0SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23877.11-23877.23" *)
  input PIPERX0VALID;
  wire PIPERX0VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23878.17-23878.31" *)
  input [1:0] PIPERX1CHARISK;
  wire [1:0] PIPERX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23879.18-23879.29" *)
  input [31:0] PIPERX1DATA;
  wire [31:0] PIPERX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23880.11-23880.27" *)
  input PIPERX1DATAVALID;
  wire PIPERX1DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23881.11-23881.26" *)
  input PIPERX1ELECIDLE;
  wire PIPERX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23602.18-23602.34" *)
  output [1:0] PIPERX1EQCONTROL;
  wire [1:0] PIPERX1EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23882.11-23882.24" *)
  input PIPERX1EQDONE;
  wire PIPERX1EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23883.11-23883.31" *)
  input PIPERX1EQLPADAPTDONE;
  wire PIPERX1EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23603.18-23603.33" *)
  output [5:0] PIPERX1EQLPLFFS;
  wire [5:0] PIPERX1EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23884.11-23884.29" *)
  input PIPERX1EQLPLFFSSEL;
  wire PIPERX1EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23885.18-23885.47" *)
  input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23604.18-23604.37" *)
  output [3:0] PIPERX1EQLPTXPRESET;
  wire [3:0] PIPERX1EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23605.18-23605.33" *)
  output [2:0] PIPERX1EQPRESET;
  wire [2:0] PIPERX1EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23886.11-23886.27" *)
  input PIPERX1PHYSTATUS;
  wire PIPERX1PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23606.12-23606.27" *)
  output PIPERX1POLARITY;
  wire PIPERX1POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23887.11-23887.28" *)
  input PIPERX1STARTBLOCK;
  wire PIPERX1STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23888.17-23888.30" *)
  input [2:0] PIPERX1STATUS;
  wire [2:0] PIPERX1STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23889.17-23889.34" *)
  input [1:0] PIPERX1SYNCHEADER;
  wire [1:0] PIPERX1SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23890.11-23890.23" *)
  input PIPERX1VALID;
  wire PIPERX1VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23891.17-23891.31" *)
  input [1:0] PIPERX2CHARISK;
  wire [1:0] PIPERX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23892.18-23892.29" *)
  input [31:0] PIPERX2DATA;
  wire [31:0] PIPERX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23893.11-23893.27" *)
  input PIPERX2DATAVALID;
  wire PIPERX2DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23894.11-23894.26" *)
  input PIPERX2ELECIDLE;
  wire PIPERX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23607.18-23607.34" *)
  output [1:0] PIPERX2EQCONTROL;
  wire [1:0] PIPERX2EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23895.11-23895.24" *)
  input PIPERX2EQDONE;
  wire PIPERX2EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23896.11-23896.31" *)
  input PIPERX2EQLPADAPTDONE;
  wire PIPERX2EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23608.18-23608.33" *)
  output [5:0] PIPERX2EQLPLFFS;
  wire [5:0] PIPERX2EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23897.11-23897.29" *)
  input PIPERX2EQLPLFFSSEL;
  wire PIPERX2EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23898.18-23898.47" *)
  input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23609.18-23609.37" *)
  output [3:0] PIPERX2EQLPTXPRESET;
  wire [3:0] PIPERX2EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23610.18-23610.33" *)
  output [2:0] PIPERX2EQPRESET;
  wire [2:0] PIPERX2EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23899.11-23899.27" *)
  input PIPERX2PHYSTATUS;
  wire PIPERX2PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23611.12-23611.27" *)
  output PIPERX2POLARITY;
  wire PIPERX2POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23900.11-23900.28" *)
  input PIPERX2STARTBLOCK;
  wire PIPERX2STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23901.17-23901.30" *)
  input [2:0] PIPERX2STATUS;
  wire [2:0] PIPERX2STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23902.17-23902.34" *)
  input [1:0] PIPERX2SYNCHEADER;
  wire [1:0] PIPERX2SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23903.11-23903.23" *)
  input PIPERX2VALID;
  wire PIPERX2VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23904.17-23904.31" *)
  input [1:0] PIPERX3CHARISK;
  wire [1:0] PIPERX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23905.18-23905.29" *)
  input [31:0] PIPERX3DATA;
  wire [31:0] PIPERX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23906.11-23906.27" *)
  input PIPERX3DATAVALID;
  wire PIPERX3DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23907.11-23907.26" *)
  input PIPERX3ELECIDLE;
  wire PIPERX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23612.18-23612.34" *)
  output [1:0] PIPERX3EQCONTROL;
  wire [1:0] PIPERX3EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23908.11-23908.24" *)
  input PIPERX3EQDONE;
  wire PIPERX3EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23909.11-23909.31" *)
  input PIPERX3EQLPADAPTDONE;
  wire PIPERX3EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23613.18-23613.33" *)
  output [5:0] PIPERX3EQLPLFFS;
  wire [5:0] PIPERX3EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23910.11-23910.29" *)
  input PIPERX3EQLPLFFSSEL;
  wire PIPERX3EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23911.18-23911.47" *)
  input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23614.18-23614.37" *)
  output [3:0] PIPERX3EQLPTXPRESET;
  wire [3:0] PIPERX3EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23615.18-23615.33" *)
  output [2:0] PIPERX3EQPRESET;
  wire [2:0] PIPERX3EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23912.11-23912.27" *)
  input PIPERX3PHYSTATUS;
  wire PIPERX3PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23616.12-23616.27" *)
  output PIPERX3POLARITY;
  wire PIPERX3POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23913.11-23913.28" *)
  input PIPERX3STARTBLOCK;
  wire PIPERX3STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23914.17-23914.30" *)
  input [2:0] PIPERX3STATUS;
  wire [2:0] PIPERX3STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23915.17-23915.34" *)
  input [1:0] PIPERX3SYNCHEADER;
  wire [1:0] PIPERX3SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23916.11-23916.23" *)
  input PIPERX3VALID;
  wire PIPERX3VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23917.17-23917.31" *)
  input [1:0] PIPERX4CHARISK;
  wire [1:0] PIPERX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23918.18-23918.29" *)
  input [31:0] PIPERX4DATA;
  wire [31:0] PIPERX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23919.11-23919.27" *)
  input PIPERX4DATAVALID;
  wire PIPERX4DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23920.11-23920.26" *)
  input PIPERX4ELECIDLE;
  wire PIPERX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23617.18-23617.34" *)
  output [1:0] PIPERX4EQCONTROL;
  wire [1:0] PIPERX4EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23921.11-23921.24" *)
  input PIPERX4EQDONE;
  wire PIPERX4EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23922.11-23922.31" *)
  input PIPERX4EQLPADAPTDONE;
  wire PIPERX4EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23618.18-23618.33" *)
  output [5:0] PIPERX4EQLPLFFS;
  wire [5:0] PIPERX4EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23923.11-23923.29" *)
  input PIPERX4EQLPLFFSSEL;
  wire PIPERX4EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23924.18-23924.47" *)
  input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23619.18-23619.37" *)
  output [3:0] PIPERX4EQLPTXPRESET;
  wire [3:0] PIPERX4EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23620.18-23620.33" *)
  output [2:0] PIPERX4EQPRESET;
  wire [2:0] PIPERX4EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23925.11-23925.27" *)
  input PIPERX4PHYSTATUS;
  wire PIPERX4PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23621.12-23621.27" *)
  output PIPERX4POLARITY;
  wire PIPERX4POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23926.11-23926.28" *)
  input PIPERX4STARTBLOCK;
  wire PIPERX4STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23927.17-23927.30" *)
  input [2:0] PIPERX4STATUS;
  wire [2:0] PIPERX4STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23928.17-23928.34" *)
  input [1:0] PIPERX4SYNCHEADER;
  wire [1:0] PIPERX4SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23929.11-23929.23" *)
  input PIPERX4VALID;
  wire PIPERX4VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23930.17-23930.31" *)
  input [1:0] PIPERX5CHARISK;
  wire [1:0] PIPERX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23931.18-23931.29" *)
  input [31:0] PIPERX5DATA;
  wire [31:0] PIPERX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23932.11-23932.27" *)
  input PIPERX5DATAVALID;
  wire PIPERX5DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23933.11-23933.26" *)
  input PIPERX5ELECIDLE;
  wire PIPERX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23622.18-23622.34" *)
  output [1:0] PIPERX5EQCONTROL;
  wire [1:0] PIPERX5EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23934.11-23934.24" *)
  input PIPERX5EQDONE;
  wire PIPERX5EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23935.11-23935.31" *)
  input PIPERX5EQLPADAPTDONE;
  wire PIPERX5EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23623.18-23623.33" *)
  output [5:0] PIPERX5EQLPLFFS;
  wire [5:0] PIPERX5EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23936.11-23936.29" *)
  input PIPERX5EQLPLFFSSEL;
  wire PIPERX5EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23937.18-23937.47" *)
  input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23624.18-23624.37" *)
  output [3:0] PIPERX5EQLPTXPRESET;
  wire [3:0] PIPERX5EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23625.18-23625.33" *)
  output [2:0] PIPERX5EQPRESET;
  wire [2:0] PIPERX5EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23938.11-23938.27" *)
  input PIPERX5PHYSTATUS;
  wire PIPERX5PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23626.12-23626.27" *)
  output PIPERX5POLARITY;
  wire PIPERX5POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23939.11-23939.28" *)
  input PIPERX5STARTBLOCK;
  wire PIPERX5STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23940.17-23940.30" *)
  input [2:0] PIPERX5STATUS;
  wire [2:0] PIPERX5STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23941.17-23941.34" *)
  input [1:0] PIPERX5SYNCHEADER;
  wire [1:0] PIPERX5SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23942.11-23942.23" *)
  input PIPERX5VALID;
  wire PIPERX5VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23943.17-23943.31" *)
  input [1:0] PIPERX6CHARISK;
  wire [1:0] PIPERX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23944.18-23944.29" *)
  input [31:0] PIPERX6DATA;
  wire [31:0] PIPERX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23945.11-23945.27" *)
  input PIPERX6DATAVALID;
  wire PIPERX6DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23946.11-23946.26" *)
  input PIPERX6ELECIDLE;
  wire PIPERX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23627.18-23627.34" *)
  output [1:0] PIPERX6EQCONTROL;
  wire [1:0] PIPERX6EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23947.11-23947.24" *)
  input PIPERX6EQDONE;
  wire PIPERX6EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23948.11-23948.31" *)
  input PIPERX6EQLPADAPTDONE;
  wire PIPERX6EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23628.18-23628.33" *)
  output [5:0] PIPERX6EQLPLFFS;
  wire [5:0] PIPERX6EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23949.11-23949.29" *)
  input PIPERX6EQLPLFFSSEL;
  wire PIPERX6EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23950.18-23950.47" *)
  input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23629.18-23629.37" *)
  output [3:0] PIPERX6EQLPTXPRESET;
  wire [3:0] PIPERX6EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23630.18-23630.33" *)
  output [2:0] PIPERX6EQPRESET;
  wire [2:0] PIPERX6EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23951.11-23951.27" *)
  input PIPERX6PHYSTATUS;
  wire PIPERX6PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23631.12-23631.27" *)
  output PIPERX6POLARITY;
  wire PIPERX6POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23952.11-23952.28" *)
  input PIPERX6STARTBLOCK;
  wire PIPERX6STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23953.17-23953.30" *)
  input [2:0] PIPERX6STATUS;
  wire [2:0] PIPERX6STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23954.17-23954.34" *)
  input [1:0] PIPERX6SYNCHEADER;
  wire [1:0] PIPERX6SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23955.11-23955.23" *)
  input PIPERX6VALID;
  wire PIPERX6VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23956.17-23956.31" *)
  input [1:0] PIPERX7CHARISK;
  wire [1:0] PIPERX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23957.18-23957.29" *)
  input [31:0] PIPERX7DATA;
  wire [31:0] PIPERX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23958.11-23958.27" *)
  input PIPERX7DATAVALID;
  wire PIPERX7DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23959.11-23959.26" *)
  input PIPERX7ELECIDLE;
  wire PIPERX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23632.18-23632.34" *)
  output [1:0] PIPERX7EQCONTROL;
  wire [1:0] PIPERX7EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23960.11-23960.24" *)
  input PIPERX7EQDONE;
  wire PIPERX7EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23961.11-23961.31" *)
  input PIPERX7EQLPADAPTDONE;
  wire PIPERX7EQLPADAPTDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23633.18-23633.33" *)
  output [5:0] PIPERX7EQLPLFFS;
  wire [5:0] PIPERX7EQLPLFFS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23962.11-23962.29" *)
  input PIPERX7EQLPLFFSSEL;
  wire PIPERX7EQLPLFFSSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23963.18-23963.47" *)
  input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23634.18-23634.37" *)
  output [3:0] PIPERX7EQLPTXPRESET;
  wire [3:0] PIPERX7EQLPTXPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23635.18-23635.33" *)
  output [2:0] PIPERX7EQPRESET;
  wire [2:0] PIPERX7EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23964.11-23964.27" *)
  input PIPERX7PHYSTATUS;
  wire PIPERX7PHYSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23636.12-23636.27" *)
  output PIPERX7POLARITY;
  wire PIPERX7POLARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23965.11-23965.28" *)
  input PIPERX7STARTBLOCK;
  wire PIPERX7STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23966.17-23966.30" *)
  input [2:0] PIPERX7STATUS;
  wire [2:0] PIPERX7STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23967.17-23967.34" *)
  input [1:0] PIPERX7SYNCHEADER;
  wire [1:0] PIPERX7SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23968.11-23968.23" *)
  input PIPERX7VALID;
  wire PIPERX7VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23637.18-23637.32" *)
  output [1:0] PIPETX0CHARISK;
  wire [1:0] PIPETX0CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23638.12-23638.29" *)
  output PIPETX0COMPLIANCE;
  wire PIPETX0COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23639.19-23639.30" *)
  output [31:0] PIPETX0DATA;
  wire [31:0] PIPETX0DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23640.12-23640.28" *)
  output PIPETX0DATAVALID;
  wire PIPETX0DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23641.12-23641.25" *)
  output PIPETX0DEEMPH;
  wire PIPETX0DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23642.12-23642.27" *)
  output PIPETX0ELECIDLE;
  wire PIPETX0ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23969.18-23969.32" *)
  input [17:0] PIPETX0EQCOEFF;
  wire [17:0] PIPETX0EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23643.18-23643.34" *)
  output [1:0] PIPETX0EQCONTROL;
  wire [1:0] PIPETX0EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23644.18-23644.33" *)
  output [5:0] PIPETX0EQDEEMPH;
  wire [5:0] PIPETX0EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23970.11-23970.24" *)
  input PIPETX0EQDONE;
  wire PIPETX0EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23645.18-23645.33" *)
  output [3:0] PIPETX0EQPRESET;
  wire [3:0] PIPETX0EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23646.18-23646.31" *)
  output [2:0] PIPETX0MARGIN;
  wire [2:0] PIPETX0MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23647.18-23647.34" *)
  output [1:0] PIPETX0POWERDOWN;
  wire [1:0] PIPETX0POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23648.18-23648.29" *)
  output [1:0] PIPETX0RATE;
  wire [1:0] PIPETX0RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23649.12-23649.26" *)
  output PIPETX0RCVRDET;
  wire PIPETX0RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23650.12-23650.24" *)
  output PIPETX0RESET;
  wire PIPETX0RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23651.12-23651.29" *)
  output PIPETX0STARTBLOCK;
  wire PIPETX0STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23652.12-23652.24" *)
  output PIPETX0SWING;
  wire PIPETX0SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23653.18-23653.35" *)
  output [1:0] PIPETX0SYNCHEADER;
  wire [1:0] PIPETX0SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23654.18-23654.32" *)
  output [1:0] PIPETX1CHARISK;
  wire [1:0] PIPETX1CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23655.12-23655.29" *)
  output PIPETX1COMPLIANCE;
  wire PIPETX1COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23656.19-23656.30" *)
  output [31:0] PIPETX1DATA;
  wire [31:0] PIPETX1DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23657.12-23657.28" *)
  output PIPETX1DATAVALID;
  wire PIPETX1DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23658.12-23658.25" *)
  output PIPETX1DEEMPH;
  wire PIPETX1DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23659.12-23659.27" *)
  output PIPETX1ELECIDLE;
  wire PIPETX1ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23971.18-23971.32" *)
  input [17:0] PIPETX1EQCOEFF;
  wire [17:0] PIPETX1EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23660.18-23660.34" *)
  output [1:0] PIPETX1EQCONTROL;
  wire [1:0] PIPETX1EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23661.18-23661.33" *)
  output [5:0] PIPETX1EQDEEMPH;
  wire [5:0] PIPETX1EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23972.11-23972.24" *)
  input PIPETX1EQDONE;
  wire PIPETX1EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23662.18-23662.33" *)
  output [3:0] PIPETX1EQPRESET;
  wire [3:0] PIPETX1EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23663.18-23663.31" *)
  output [2:0] PIPETX1MARGIN;
  wire [2:0] PIPETX1MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23664.18-23664.34" *)
  output [1:0] PIPETX1POWERDOWN;
  wire [1:0] PIPETX1POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23665.18-23665.29" *)
  output [1:0] PIPETX1RATE;
  wire [1:0] PIPETX1RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23666.12-23666.26" *)
  output PIPETX1RCVRDET;
  wire PIPETX1RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23667.12-23667.24" *)
  output PIPETX1RESET;
  wire PIPETX1RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23668.12-23668.29" *)
  output PIPETX1STARTBLOCK;
  wire PIPETX1STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23669.12-23669.24" *)
  output PIPETX1SWING;
  wire PIPETX1SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23670.18-23670.35" *)
  output [1:0] PIPETX1SYNCHEADER;
  wire [1:0] PIPETX1SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23671.18-23671.32" *)
  output [1:0] PIPETX2CHARISK;
  wire [1:0] PIPETX2CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23672.12-23672.29" *)
  output PIPETX2COMPLIANCE;
  wire PIPETX2COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23673.19-23673.30" *)
  output [31:0] PIPETX2DATA;
  wire [31:0] PIPETX2DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23674.12-23674.28" *)
  output PIPETX2DATAVALID;
  wire PIPETX2DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23675.12-23675.25" *)
  output PIPETX2DEEMPH;
  wire PIPETX2DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23676.12-23676.27" *)
  output PIPETX2ELECIDLE;
  wire PIPETX2ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23973.18-23973.32" *)
  input [17:0] PIPETX2EQCOEFF;
  wire [17:0] PIPETX2EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23677.18-23677.34" *)
  output [1:0] PIPETX2EQCONTROL;
  wire [1:0] PIPETX2EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23678.18-23678.33" *)
  output [5:0] PIPETX2EQDEEMPH;
  wire [5:0] PIPETX2EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23974.11-23974.24" *)
  input PIPETX2EQDONE;
  wire PIPETX2EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23679.18-23679.33" *)
  output [3:0] PIPETX2EQPRESET;
  wire [3:0] PIPETX2EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23680.18-23680.31" *)
  output [2:0] PIPETX2MARGIN;
  wire [2:0] PIPETX2MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23681.18-23681.34" *)
  output [1:0] PIPETX2POWERDOWN;
  wire [1:0] PIPETX2POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23682.18-23682.29" *)
  output [1:0] PIPETX2RATE;
  wire [1:0] PIPETX2RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23683.12-23683.26" *)
  output PIPETX2RCVRDET;
  wire PIPETX2RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23684.12-23684.24" *)
  output PIPETX2RESET;
  wire PIPETX2RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23685.12-23685.29" *)
  output PIPETX2STARTBLOCK;
  wire PIPETX2STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23686.12-23686.24" *)
  output PIPETX2SWING;
  wire PIPETX2SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23687.18-23687.35" *)
  output [1:0] PIPETX2SYNCHEADER;
  wire [1:0] PIPETX2SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23688.18-23688.32" *)
  output [1:0] PIPETX3CHARISK;
  wire [1:0] PIPETX3CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23689.12-23689.29" *)
  output PIPETX3COMPLIANCE;
  wire PIPETX3COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23690.19-23690.30" *)
  output [31:0] PIPETX3DATA;
  wire [31:0] PIPETX3DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23691.12-23691.28" *)
  output PIPETX3DATAVALID;
  wire PIPETX3DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23692.12-23692.25" *)
  output PIPETX3DEEMPH;
  wire PIPETX3DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23693.12-23693.27" *)
  output PIPETX3ELECIDLE;
  wire PIPETX3ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23975.18-23975.32" *)
  input [17:0] PIPETX3EQCOEFF;
  wire [17:0] PIPETX3EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23694.18-23694.34" *)
  output [1:0] PIPETX3EQCONTROL;
  wire [1:0] PIPETX3EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23695.18-23695.33" *)
  output [5:0] PIPETX3EQDEEMPH;
  wire [5:0] PIPETX3EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23976.11-23976.24" *)
  input PIPETX3EQDONE;
  wire PIPETX3EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23696.18-23696.33" *)
  output [3:0] PIPETX3EQPRESET;
  wire [3:0] PIPETX3EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23697.18-23697.31" *)
  output [2:0] PIPETX3MARGIN;
  wire [2:0] PIPETX3MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23698.18-23698.34" *)
  output [1:0] PIPETX3POWERDOWN;
  wire [1:0] PIPETX3POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23699.18-23699.29" *)
  output [1:0] PIPETX3RATE;
  wire [1:0] PIPETX3RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23700.12-23700.26" *)
  output PIPETX3RCVRDET;
  wire PIPETX3RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23701.12-23701.24" *)
  output PIPETX3RESET;
  wire PIPETX3RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23702.12-23702.29" *)
  output PIPETX3STARTBLOCK;
  wire PIPETX3STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23703.12-23703.24" *)
  output PIPETX3SWING;
  wire PIPETX3SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23704.18-23704.35" *)
  output [1:0] PIPETX3SYNCHEADER;
  wire [1:0] PIPETX3SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23705.18-23705.32" *)
  output [1:0] PIPETX4CHARISK;
  wire [1:0] PIPETX4CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23706.12-23706.29" *)
  output PIPETX4COMPLIANCE;
  wire PIPETX4COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23707.19-23707.30" *)
  output [31:0] PIPETX4DATA;
  wire [31:0] PIPETX4DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23708.12-23708.28" *)
  output PIPETX4DATAVALID;
  wire PIPETX4DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23709.12-23709.25" *)
  output PIPETX4DEEMPH;
  wire PIPETX4DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23710.12-23710.27" *)
  output PIPETX4ELECIDLE;
  wire PIPETX4ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23977.18-23977.32" *)
  input [17:0] PIPETX4EQCOEFF;
  wire [17:0] PIPETX4EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23711.18-23711.34" *)
  output [1:0] PIPETX4EQCONTROL;
  wire [1:0] PIPETX4EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23712.18-23712.33" *)
  output [5:0] PIPETX4EQDEEMPH;
  wire [5:0] PIPETX4EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23978.11-23978.24" *)
  input PIPETX4EQDONE;
  wire PIPETX4EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23713.18-23713.33" *)
  output [3:0] PIPETX4EQPRESET;
  wire [3:0] PIPETX4EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23714.18-23714.31" *)
  output [2:0] PIPETX4MARGIN;
  wire [2:0] PIPETX4MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23715.18-23715.34" *)
  output [1:0] PIPETX4POWERDOWN;
  wire [1:0] PIPETX4POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23716.18-23716.29" *)
  output [1:0] PIPETX4RATE;
  wire [1:0] PIPETX4RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23717.12-23717.26" *)
  output PIPETX4RCVRDET;
  wire PIPETX4RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23718.12-23718.24" *)
  output PIPETX4RESET;
  wire PIPETX4RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23719.12-23719.29" *)
  output PIPETX4STARTBLOCK;
  wire PIPETX4STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23720.12-23720.24" *)
  output PIPETX4SWING;
  wire PIPETX4SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23721.18-23721.35" *)
  output [1:0] PIPETX4SYNCHEADER;
  wire [1:0] PIPETX4SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23722.18-23722.32" *)
  output [1:0] PIPETX5CHARISK;
  wire [1:0] PIPETX5CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23723.12-23723.29" *)
  output PIPETX5COMPLIANCE;
  wire PIPETX5COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23724.19-23724.30" *)
  output [31:0] PIPETX5DATA;
  wire [31:0] PIPETX5DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23725.12-23725.28" *)
  output PIPETX5DATAVALID;
  wire PIPETX5DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23726.12-23726.25" *)
  output PIPETX5DEEMPH;
  wire PIPETX5DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23727.12-23727.27" *)
  output PIPETX5ELECIDLE;
  wire PIPETX5ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23979.18-23979.32" *)
  input [17:0] PIPETX5EQCOEFF;
  wire [17:0] PIPETX5EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23728.18-23728.34" *)
  output [1:0] PIPETX5EQCONTROL;
  wire [1:0] PIPETX5EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23729.18-23729.33" *)
  output [5:0] PIPETX5EQDEEMPH;
  wire [5:0] PIPETX5EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23980.11-23980.24" *)
  input PIPETX5EQDONE;
  wire PIPETX5EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23730.18-23730.33" *)
  output [3:0] PIPETX5EQPRESET;
  wire [3:0] PIPETX5EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23731.18-23731.31" *)
  output [2:0] PIPETX5MARGIN;
  wire [2:0] PIPETX5MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23732.18-23732.34" *)
  output [1:0] PIPETX5POWERDOWN;
  wire [1:0] PIPETX5POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23733.18-23733.29" *)
  output [1:0] PIPETX5RATE;
  wire [1:0] PIPETX5RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23734.12-23734.26" *)
  output PIPETX5RCVRDET;
  wire PIPETX5RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23735.12-23735.24" *)
  output PIPETX5RESET;
  wire PIPETX5RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23736.12-23736.29" *)
  output PIPETX5STARTBLOCK;
  wire PIPETX5STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23737.12-23737.24" *)
  output PIPETX5SWING;
  wire PIPETX5SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23738.18-23738.35" *)
  output [1:0] PIPETX5SYNCHEADER;
  wire [1:0] PIPETX5SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23739.18-23739.32" *)
  output [1:0] PIPETX6CHARISK;
  wire [1:0] PIPETX6CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23740.12-23740.29" *)
  output PIPETX6COMPLIANCE;
  wire PIPETX6COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23741.19-23741.30" *)
  output [31:0] PIPETX6DATA;
  wire [31:0] PIPETX6DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23742.12-23742.28" *)
  output PIPETX6DATAVALID;
  wire PIPETX6DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23743.12-23743.25" *)
  output PIPETX6DEEMPH;
  wire PIPETX6DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23744.12-23744.27" *)
  output PIPETX6ELECIDLE;
  wire PIPETX6ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23981.18-23981.32" *)
  input [17:0] PIPETX6EQCOEFF;
  wire [17:0] PIPETX6EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23745.18-23745.34" *)
  output [1:0] PIPETX6EQCONTROL;
  wire [1:0] PIPETX6EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23746.18-23746.33" *)
  output [5:0] PIPETX6EQDEEMPH;
  wire [5:0] PIPETX6EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23982.11-23982.24" *)
  input PIPETX6EQDONE;
  wire PIPETX6EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23747.18-23747.33" *)
  output [3:0] PIPETX6EQPRESET;
  wire [3:0] PIPETX6EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23748.18-23748.31" *)
  output [2:0] PIPETX6MARGIN;
  wire [2:0] PIPETX6MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23749.18-23749.34" *)
  output [1:0] PIPETX6POWERDOWN;
  wire [1:0] PIPETX6POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23750.18-23750.29" *)
  output [1:0] PIPETX6RATE;
  wire [1:0] PIPETX6RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23751.12-23751.26" *)
  output PIPETX6RCVRDET;
  wire PIPETX6RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23752.12-23752.24" *)
  output PIPETX6RESET;
  wire PIPETX6RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23753.12-23753.29" *)
  output PIPETX6STARTBLOCK;
  wire PIPETX6STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23754.12-23754.24" *)
  output PIPETX6SWING;
  wire PIPETX6SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23755.18-23755.35" *)
  output [1:0] PIPETX6SYNCHEADER;
  wire [1:0] PIPETX6SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23756.18-23756.32" *)
  output [1:0] PIPETX7CHARISK;
  wire [1:0] PIPETX7CHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23757.12-23757.29" *)
  output PIPETX7COMPLIANCE;
  wire PIPETX7COMPLIANCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23758.19-23758.30" *)
  output [31:0] PIPETX7DATA;
  wire [31:0] PIPETX7DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23759.12-23759.28" *)
  output PIPETX7DATAVALID;
  wire PIPETX7DATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23760.12-23760.25" *)
  output PIPETX7DEEMPH;
  wire PIPETX7DEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23761.12-23761.27" *)
  output PIPETX7ELECIDLE;
  wire PIPETX7ELECIDLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23983.18-23983.32" *)
  input [17:0] PIPETX7EQCOEFF;
  wire [17:0] PIPETX7EQCOEFF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23762.18-23762.34" *)
  output [1:0] PIPETX7EQCONTROL;
  wire [1:0] PIPETX7EQCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23763.18-23763.33" *)
  output [5:0] PIPETX7EQDEEMPH;
  wire [5:0] PIPETX7EQDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23984.11-23984.24" *)
  input PIPETX7EQDONE;
  wire PIPETX7EQDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23764.18-23764.33" *)
  output [3:0] PIPETX7EQPRESET;
  wire [3:0] PIPETX7EQPRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23765.18-23765.31" *)
  output [2:0] PIPETX7MARGIN;
  wire [2:0] PIPETX7MARGIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23766.18-23766.34" *)
  output [1:0] PIPETX7POWERDOWN;
  wire [1:0] PIPETX7POWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23767.18-23767.29" *)
  output [1:0] PIPETX7RATE;
  wire [1:0] PIPETX7RATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23768.12-23768.26" *)
  output PIPETX7RCVRDET;
  wire PIPETX7RCVRDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23769.12-23769.24" *)
  output PIPETX7RESET;
  wire PIPETX7RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23770.12-23770.29" *)
  output PIPETX7STARTBLOCK;
  wire PIPETX7STARTBLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23771.12-23771.24" *)
  output PIPETX7SWING;
  wire PIPETX7SWING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23772.18-23772.35" *)
  output [1:0] PIPETX7SYNCHEADER;
  wire [1:0] PIPETX7SYNCHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23773.12-23773.26" *)
  output PLEQINPROGRESS;
  wire PLEQINPROGRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23774.18-23774.27" *)
  output [1:0] PLEQPHASE;
  wire [1:0] PLEQPHASE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23985.11-23985.30" *)
  input PLEQRESETEIEOSCOUNT;
  wire PLEQRESETEIEOSCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23986.11-23986.37" *)
  input PLGEN2UPSTREAMPREFERDEEMPH;
  wire PLGEN2UPSTREAMPREFERDEEMPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23987.11-23987.17" *)
  input RESETN;
  wire RESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23988.19-23988.31" *)
  input [255:0] SAXISCCTDATA;
  wire [255:0] SAXISCCTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23989.17-23989.29" *)
  input [7:0] SAXISCCTKEEP;
  wire [7:0] SAXISCCTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23990.11-23990.23" *)
  input SAXISCCTLAST;
  wire SAXISCCTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23775.18-23775.31" *)
  output [3:0] SAXISCCTREADY;
  wire [3:0] SAXISCCTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23991.18-23991.30" *)
  input [32:0] SAXISCCTUSER;
  wire [32:0] SAXISCCTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23992.11-23992.24" *)
  input SAXISCCTVALID;
  wire SAXISCCTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23993.19-23993.31" *)
  input [255:0] SAXISRQTDATA;
  wire [255:0] SAXISRQTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23994.17-23994.29" *)
  input [7:0] SAXISRQTKEEP;
  wire [7:0] SAXISRQTKEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23995.11-23995.23" *)
  input SAXISRQTLAST;
  wire SAXISRQTLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23776.18-23776.31" *)
  output [3:0] SAXISRQTREADY;
  wire [3:0] SAXISRQTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23996.18-23996.30" *)
  input [59:0] SAXISRQTUSER;
  wire [59:0] SAXISRQTUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23997.11-23997.24" *)
  input SAXISRQTVALID;
  wire SAXISRQTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23998.18-23998.25" *)
  input [31:0] SPAREIN;
  wire [31:0] SPAREIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23777.19-23777.27" *)
  output [31:0] SPAREOUT;
  wire [31:0] SPAREOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23999.11-23999.18" *)
  input USERCLK;
  wire USERCLK;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19854.1-20095.10" *)
module PCIE_A1(CFGCOMMANDBUSMASTERENABLE, CFGCOMMANDINTERRUPTDISABLE, CFGCOMMANDIOENABLE, CFGCOMMANDMEMENABLE, CFGCOMMANDSERREN, CFGDEVCONTROLAUXPOWEREN, CFGDEVCONTROLCORRERRREPORTINGEN, CFGDEVCONTROLENABLERO, CFGDEVCONTROLEXTTAGEN, CFGDEVCONTROLFATALERRREPORTINGEN, CFGDEVCONTROLNONFATALREPORTINGEN, CFGDEVCONTROLNOSNOOPEN, CFGDEVCONTROLPHANTOMEN, CFGDEVCONTROLURERRREPORTINGEN, CFGDEVSTATUSCORRERRDETECTED, CFGDEVSTATUSFATALERRDETECTED, CFGDEVSTATUSNONFATALERRDETECTED, CFGDEVSTATUSURDETECTED, CFGERRCPLRDYN, CFGINTERRUPTMSIENABLE, CFGINTERRUPTRDYN
, CFGLINKCONTOLRCB, CFGLINKCONTROLCOMMONCLOCK, CFGLINKCONTROLEXTENDEDSYNC, CFGRDWRDONEN, CFGTOTURNOFFN, DBGBADDLLPSTATUS, DBGBADTLPLCRC, DBGBADTLPSEQNUM, DBGBADTLPSTATUS, DBGDLPROTOCOLSTATUS, DBGFCPROTOCOLERRSTATUS, DBGMLFRMDLENGTH, DBGMLFRMDMPS, DBGMLFRMDTCVC, DBGMLFRMDTLPSTATUS, DBGMLFRMDUNRECTYPE, DBGPOISTLPSTATUS, DBGRCVROVERFLOWSTATUS, DBGREGDETECTEDCORRECTABLE, DBGREGDETECTEDFATAL, DBGREGDETECTEDNONFATAL
, DBGREGDETECTEDUNSUPPORTED, DBGRPLYROLLOVERSTATUS, DBGRPLYTIMEOUTSTATUS, DBGURNOBARHIT, DBGURPOISCFGWR, DBGURSTATUS, DBGURUNSUPMSG, MIMRXREN, MIMRXWEN, MIMTXREN, MIMTXWEN, PIPEGTTXELECIDLEA, PIPEGTTXELECIDLEB, PIPERXPOLARITYA, PIPERXPOLARITYB, PIPERXRESETA, PIPERXRESETB, PIPETXRCVRDETA, PIPETXRCVRDETB, RECEIVEDHOTRESET, TRNLNKUPN
, TRNREOFN, TRNRERRFWDN, TRNRSOFN, TRNRSRCDSCN, TRNRSRCRDYN, TRNTCFGREQN, TRNTDSTRDYN, TRNTERRDROPN, USERRSTN, MIMRXRADDR, MIMRXWADDR, MIMTXRADDR, MIMTXWADDR, TRNFCCPLD, TRNFCNPD, TRNFCPD, PIPETXDATAA, PIPETXDATAB, CFGLINKCONTROLASPMCONTROL, PIPEGTPOWERDOWNA, PIPEGTPOWERDOWNB
, PIPETXCHARDISPMODEA, PIPETXCHARDISPMODEB, PIPETXCHARDISPVALA, PIPETXCHARDISPVALB, PIPETXCHARISKA, PIPETXCHARISKB, CFGDEVCONTROLMAXPAYLOAD, CFGDEVCONTROLMAXREADREQ, CFGFUNCTIONNUMBER, CFGINTERRUPTMMENABLE, CFGPCIELINKSTATEN, CFGDO, TRNRD, MIMRXWDATA, MIMTXWDATA, CFGDEVICENUMBER, CFGLTSSMSTATE, TRNTBUFAV, TRNRBARHITN, CFGBUSNUMBER, CFGINTERRUPTDO
, TRNFCCPLH, TRNFCNPH, TRNFCPH, CFGERRCORN, CFGERRCPLABORTN, CFGERRCPLTIMEOUTN, CFGERRECRCN, CFGERRLOCKEDN, CFGERRPOSTEDN, CFGERRURN, CFGINTERRUPTASSERTN, CFGINTERRUPTN, CFGPMWAKEN, CFGRDENN, CFGTRNPENDINGN, CFGTURNOFFOKN, CLOCKLOCKED, MGTCLK, PIPEGTRESETDONEA, PIPEGTRESETDONEB, PIPEPHYSTATUSA
, PIPEPHYSTATUSB, PIPERXENTERELECIDLEA, PIPERXENTERELECIDLEB, SYSRESETN, TRNRDSTRDYN, TRNRNPOKN, TRNTCFGGNTN, TRNTEOFN, TRNTERRFWDN, TRNTSOFN, TRNTSRCDSCN, TRNTSRCRDYN, TRNTSTRN, USERCLK, CFGDEVID, CFGSUBSYSID, CFGSUBSYSVENID, CFGVENID, PIPERXDATAA, PIPERXDATAB, PIPERXCHARISKA
, PIPERXCHARISKB, PIPERXSTATUSA, PIPERXSTATUSB, TRNFCSEL, TRNTD, MIMRXRDATA, MIMTXRDATA, CFGERRTLPCPLHEADER, CFGDSN, CFGINTERRUPTDI, CFGREVID, CFGDWADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20039.18-20039.30" *)
  output [7:0] CFGBUSNUMBER;
  wire [7:0] CFGBUSNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19936.12-19936.37" *)
  output CFGCOMMANDBUSMASTERENABLE;
  wire CFGCOMMANDBUSMASTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19937.12-19937.38" *)
  output CFGCOMMANDINTERRUPTDISABLE;
  wire CFGCOMMANDINTERRUPTDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19938.12-19938.30" *)
  output CFGCOMMANDIOENABLE;
  wire CFGCOMMANDIOENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19939.12-19939.31" *)
  output CFGCOMMANDMEMENABLE;
  wire CFGCOMMANDMEMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19940.12-19940.28" *)
  output CFGCOMMANDSERREN;
  wire CFGCOMMANDSERREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19941.12-19941.35" *)
  output CFGDEVCONTROLAUXPOWEREN;
  wire CFGDEVCONTROLAUXPOWEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19942.12-19942.43" *)
  output CFGDEVCONTROLCORRERRREPORTINGEN;
  wire CFGDEVCONTROLCORRERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19943.12-19943.33" *)
  output CFGDEVCONTROLENABLERO;
  wire CFGDEVCONTROLENABLERO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19944.12-19944.33" *)
  output CFGDEVCONTROLEXTTAGEN;
  wire CFGDEVCONTROLEXTTAGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19945.12-19945.44" *)
  output CFGDEVCONTROLFATALERRREPORTINGEN;
  wire CFGDEVCONTROLFATALERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20026.18-20026.41" *)
  output [2:0] CFGDEVCONTROLMAXPAYLOAD;
  wire [2:0] CFGDEVCONTROLMAXPAYLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20027.18-20027.41" *)
  output [2:0] CFGDEVCONTROLMAXREADREQ;
  wire [2:0] CFGDEVCONTROLMAXREADREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19946.12-19946.44" *)
  output CFGDEVCONTROLNONFATALREPORTINGEN;
  wire CFGDEVCONTROLNONFATALREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19947.12-19947.34" *)
  output CFGDEVCONTROLNOSNOOPEN;
  wire CFGDEVCONTROLNOSNOOPEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19948.12-19948.34" *)
  output CFGDEVCONTROLPHANTOMEN;
  wire CFGDEVCONTROLPHANTOMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19949.12-19949.41" *)
  output CFGDEVCONTROLURERRREPORTINGEN;
  wire CFGDEVCONTROLURERRREPORTINGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20035.18-20035.33" *)
  output [4:0] CFGDEVICENUMBER;
  wire [4:0] CFGDEVICENUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20076.18-20076.26" *)
  input [15:0] CFGDEVID;
  wire [15:0] CFGDEVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19950.12-19950.39" *)
  output CFGDEVSTATUSCORRERRDETECTED;
  wire CFGDEVSTATUSCORRERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19951.12-19951.40" *)
  output CFGDEVSTATUSFATALERRDETECTED;
  wire CFGDEVSTATUSFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19952.12-19952.43" *)
  output CFGDEVSTATUSNONFATALERRDETECTED;
  wire CFGDEVSTATUSNONFATALERRDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19953.12-19953.34" *)
  output CFGDEVSTATUSURDETECTED;
  wire CFGDEVSTATUSURDETECTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20031.19-20031.24" *)
  output [31:0] CFGDO;
  wire [31:0] CFGDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20091.18-20091.24" *)
  input [63:0] CFGDSN;
  wire [63:0] CFGDSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20094.17-20094.26" *)
  input [9:0] CFGDWADDR;
  wire [9:0] CFGDWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20044.11-20044.21" *)
  input CFGERRCORN;
  wire CFGERRCORN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20045.11-20045.26" *)
  input CFGERRCPLABORTN;
  wire CFGERRCPLABORTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19954.12-19954.25" *)
  output CFGERRCPLRDYN;
  wire CFGERRCPLRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20046.11-20046.28" *)
  input CFGERRCPLTIMEOUTN;
  wire CFGERRCPLTIMEOUTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20047.11-20047.22" *)
  input CFGERRECRCN;
  wire CFGERRECRCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20048.11-20048.24" *)
  input CFGERRLOCKEDN;
  wire CFGERRLOCKEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20049.11-20049.24" *)
  input CFGERRPOSTEDN;
  wire CFGERRPOSTEDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20090.18-20090.36" *)
  input [47:0] CFGERRTLPCPLHEADER;
  wire [47:0] CFGERRTLPCPLHEADER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20050.11-20050.20" *)
  input CFGERRURN;
  wire CFGERRURN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20028.18-20028.35" *)
  output [2:0] CFGFUNCTIONNUMBER;
  wire [2:0] CFGFUNCTIONNUMBER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20051.11-20051.30" *)
  input CFGINTERRUPTASSERTN;
  wire CFGINTERRUPTASSERTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20092.17-20092.31" *)
  input [7:0] CFGINTERRUPTDI;
  wire [7:0] CFGINTERRUPTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20040.18-20040.32" *)
  output [7:0] CFGINTERRUPTDO;
  wire [7:0] CFGINTERRUPTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20029.18-20029.38" *)
  output [2:0] CFGINTERRUPTMMENABLE;
  wire [2:0] CFGINTERRUPTMMENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19955.12-19955.33" *)
  output CFGINTERRUPTMSIENABLE;
  wire CFGINTERRUPTMSIENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20052.11-20052.24" *)
  input CFGINTERRUPTN;
  wire CFGINTERRUPTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19956.12-19956.28" *)
  output CFGINTERRUPTRDYN;
  wire CFGINTERRUPTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19957.12-19957.28" *)
  output CFGLINKCONTOLRCB;
  wire CFGLINKCONTOLRCB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20017.18-20017.43" *)
  output [1:0] CFGLINKCONTROLASPMCONTROL;
  wire [1:0] CFGLINKCONTROLASPMCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19958.12-19958.37" *)
  output CFGLINKCONTROLCOMMONCLOCK;
  wire CFGLINKCONTROLCOMMONCLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19959.12-19959.38" *)
  output CFGLINKCONTROLEXTENDEDSYNC;
  wire CFGLINKCONTROLEXTENDEDSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20036.18-20036.31" *)
  output [4:0] CFGLTSSMSTATE;
  wire [4:0] CFGLTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20030.18-20030.35" *)
  output [2:0] CFGPCIELINKSTATEN;
  wire [2:0] CFGPCIELINKSTATEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20053.11-20053.21" *)
  input CFGPMWAKEN;
  wire CFGPMWAKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20054.11-20054.19" *)
  input CFGRDENN;
  wire CFGRDENN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19960.12-19960.24" *)
  output CFGRDWRDONEN;
  wire CFGRDWRDONEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20093.17-20093.25" *)
  input [7:0] CFGREVID;
  wire [7:0] CFGREVID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20077.18-20077.29" *)
  input [15:0] CFGSUBSYSID;
  wire [15:0] CFGSUBSYSID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20078.18-20078.32" *)
  input [15:0] CFGSUBSYSVENID;
  wire [15:0] CFGSUBSYSVENID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19961.12-19961.25" *)
  output CFGTOTURNOFFN;
  wire CFGTOTURNOFFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20055.11-20055.25" *)
  input CFGTRNPENDINGN;
  wire CFGTRNPENDINGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20056.11-20056.24" *)
  input CFGTURNOFFOKN;
  wire CFGTURNOFFOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20079.18-20079.26" *)
  input [15:0] CFGVENID;
  wire [15:0] CFGVENID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20057.11-20057.22" *)
  input CLOCKLOCKED;
  wire CLOCKLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19962.12-19962.28" *)
  output DBGBADDLLPSTATUS;
  wire DBGBADDLLPSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19963.12-19963.25" *)
  output DBGBADTLPLCRC;
  wire DBGBADTLPLCRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19964.12-19964.27" *)
  output DBGBADTLPSEQNUM;
  wire DBGBADTLPSEQNUM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19965.12-19965.27" *)
  output DBGBADTLPSTATUS;
  wire DBGBADTLPSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19966.12-19966.31" *)
  output DBGDLPROTOCOLSTATUS;
  wire DBGDLPROTOCOLSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19967.12-19967.34" *)
  output DBGFCPROTOCOLERRSTATUS;
  wire DBGFCPROTOCOLERRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19968.12-19968.27" *)
  output DBGMLFRMDLENGTH;
  wire DBGMLFRMDLENGTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19969.12-19969.24" *)
  output DBGMLFRMDMPS;
  wire DBGMLFRMDMPS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19970.12-19970.25" *)
  output DBGMLFRMDTCVC;
  wire DBGMLFRMDTCVC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19971.12-19971.30" *)
  output DBGMLFRMDTLPSTATUS;
  wire DBGMLFRMDTLPSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19972.12-19972.30" *)
  output DBGMLFRMDUNRECTYPE;
  wire DBGMLFRMDUNRECTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19973.12-19973.28" *)
  output DBGPOISTLPSTATUS;
  wire DBGPOISTLPSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19974.12-19974.33" *)
  output DBGRCVROVERFLOWSTATUS;
  wire DBGRCVROVERFLOWSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19975.12-19975.37" *)
  output DBGREGDETECTEDCORRECTABLE;
  wire DBGREGDETECTEDCORRECTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19976.12-19976.31" *)
  output DBGREGDETECTEDFATAL;
  wire DBGREGDETECTEDFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19977.12-19977.34" *)
  output DBGREGDETECTEDNONFATAL;
  wire DBGREGDETECTEDNONFATAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19978.12-19978.37" *)
  output DBGREGDETECTEDUNSUPPORTED;
  wire DBGREGDETECTEDUNSUPPORTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19979.12-19979.33" *)
  output DBGRPLYROLLOVERSTATUS;
  wire DBGRPLYROLLOVERSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19980.12-19980.32" *)
  output DBGRPLYTIMEOUTSTATUS;
  wire DBGRPLYTIMEOUTSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19981.12-19981.25" *)
  output DBGURNOBARHIT;
  wire DBGURNOBARHIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19982.12-19982.26" *)
  output DBGURPOISCFGWR;
  wire DBGURPOISCFGWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19983.12-19983.23" *)
  output DBGURSTATUS;
  wire DBGURSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19984.12-19984.25" *)
  output DBGURUNSUPMSG;
  wire DBGURUNSUPMSG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20058.11-20058.17" *)
  input MGTCLK;
  wire MGTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20008.19-20008.29" *)
  output [11:0] MIMRXRADDR;
  wire [11:0] MIMRXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20088.18-20088.28" *)
  input [34:0] MIMRXRDATA;
  wire [34:0] MIMRXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19985.12-19985.20" *)
  output MIMRXREN;
  wire MIMRXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20009.19-20009.29" *)
  output [11:0] MIMRXWADDR;
  wire [11:0] MIMRXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20033.19-20033.29" *)
  output [34:0] MIMRXWDATA;
  wire [34:0] MIMRXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19986.12-19986.20" *)
  output MIMRXWEN;
  wire MIMRXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20010.19-20010.29" *)
  output [11:0] MIMTXRADDR;
  wire [11:0] MIMTXRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20089.18-20089.28" *)
  input [35:0] MIMTXRDATA;
  wire [35:0] MIMTXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19987.12-19987.20" *)
  output MIMTXREN;
  wire MIMTXREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20011.19-20011.29" *)
  output [11:0] MIMTXWADDR;
  wire [11:0] MIMTXWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20034.19-20034.29" *)
  output [35:0] MIMTXWDATA;
  wire [35:0] MIMTXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19988.12-19988.20" *)
  output MIMTXWEN;
  wire MIMTXWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20018.18-20018.34" *)
  output [1:0] PIPEGTPOWERDOWNA;
  wire [1:0] PIPEGTPOWERDOWNA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20019.18-20019.34" *)
  output [1:0] PIPEGTPOWERDOWNB;
  wire [1:0] PIPEGTPOWERDOWNB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20059.11-20059.27" *)
  input PIPEGTRESETDONEA;
  wire PIPEGTRESETDONEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20060.11-20060.27" *)
  input PIPEGTRESETDONEB;
  wire PIPEGTRESETDONEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19989.12-19989.29" *)
  output PIPEGTTXELECIDLEA;
  wire PIPEGTTXELECIDLEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19990.12-19990.29" *)
  output PIPEGTTXELECIDLEB;
  wire PIPEGTTXELECIDLEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20061.11-20061.25" *)
  input PIPEPHYSTATUSA;
  wire PIPEPHYSTATUSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20062.11-20062.25" *)
  input PIPEPHYSTATUSB;
  wire PIPEPHYSTATUSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20082.17-20082.31" *)
  input [1:0] PIPERXCHARISKA;
  wire [1:0] PIPERXCHARISKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20083.17-20083.31" *)
  input [1:0] PIPERXCHARISKB;
  wire [1:0] PIPERXCHARISKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20080.18-20080.29" *)
  input [15:0] PIPERXDATAA;
  wire [15:0] PIPERXDATAA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20081.18-20081.29" *)
  input [15:0] PIPERXDATAB;
  wire [15:0] PIPERXDATAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20063.11-20063.31" *)
  input PIPERXENTERELECIDLEA;
  wire PIPERXENTERELECIDLEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20064.11-20064.31" *)
  input PIPERXENTERELECIDLEB;
  wire PIPERXENTERELECIDLEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19991.12-19991.27" *)
  output PIPERXPOLARITYA;
  wire PIPERXPOLARITYA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19992.12-19992.27" *)
  output PIPERXPOLARITYB;
  wire PIPERXPOLARITYB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19993.12-19993.24" *)
  output PIPERXRESETA;
  wire PIPERXRESETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19994.12-19994.24" *)
  output PIPERXRESETB;
  wire PIPERXRESETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20084.17-20084.30" *)
  input [2:0] PIPERXSTATUSA;
  wire [2:0] PIPERXSTATUSA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20085.17-20085.30" *)
  input [2:0] PIPERXSTATUSB;
  wire [2:0] PIPERXSTATUSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20020.18-20020.37" *)
  output [1:0] PIPETXCHARDISPMODEA;
  wire [1:0] PIPETXCHARDISPMODEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20021.18-20021.37" *)
  output [1:0] PIPETXCHARDISPMODEB;
  wire [1:0] PIPETXCHARDISPMODEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20022.18-20022.36" *)
  output [1:0] PIPETXCHARDISPVALA;
  wire [1:0] PIPETXCHARDISPVALA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20023.18-20023.36" *)
  output [1:0] PIPETXCHARDISPVALB;
  wire [1:0] PIPETXCHARDISPVALB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20024.18-20024.32" *)
  output [1:0] PIPETXCHARISKA;
  wire [1:0] PIPETXCHARISKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20025.18-20025.32" *)
  output [1:0] PIPETXCHARISKB;
  wire [1:0] PIPETXCHARISKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20015.19-20015.30" *)
  output [15:0] PIPETXDATAA;
  wire [15:0] PIPETXDATAA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20016.19-20016.30" *)
  output [15:0] PIPETXDATAB;
  wire [15:0] PIPETXDATAB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19995.12-19995.26" *)
  output PIPETXRCVRDETA;
  wire PIPETXRCVRDETA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19996.12-19996.26" *)
  output PIPETXRCVRDETB;
  wire PIPETXRCVRDETB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19997.12-19997.28" *)
  output RECEIVEDHOTRESET;
  wire RECEIVEDHOTRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20065.11-20065.20" *)
  input SYSRESETN;
  wire SYSRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20012.19-20012.28" *)
  output [11:0] TRNFCCPLD;
  wire [11:0] TRNFCCPLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20041.18-20041.27" *)
  output [7:0] TRNFCCPLH;
  wire [7:0] TRNFCCPLH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20013.19-20013.27" *)
  output [11:0] TRNFCNPD;
  wire [11:0] TRNFCNPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20042.18-20042.26" *)
  output [7:0] TRNFCNPH;
  wire [7:0] TRNFCNPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20014.19-20014.26" *)
  output [11:0] TRNFCPD;
  wire [11:0] TRNFCPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20043.18-20043.25" *)
  output [7:0] TRNFCPH;
  wire [7:0] TRNFCPH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20086.17-20086.25" *)
  input [2:0] TRNFCSEL;
  wire [2:0] TRNFCSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19998.12-19998.21" *)
  output TRNLNKUPN;
  wire TRNLNKUPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20038.18-20038.29" *)
  output [6:0] TRNRBARHITN;
  wire [6:0] TRNRBARHITN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20032.19-20032.24" *)
  output [31:0] TRNRD;
  wire [31:0] TRNRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20066.11-20066.22" *)
  input TRNRDSTRDYN;
  wire TRNRDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19999.12-19999.20" *)
  output TRNREOFN;
  wire TRNREOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20000.12-20000.23" *)
  output TRNRERRFWDN;
  wire TRNRERRFWDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20067.11-20067.20" *)
  input TRNRNPOKN;
  wire TRNRNPOKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20001.12-20001.20" *)
  output TRNRSOFN;
  wire TRNRSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20002.12-20002.23" *)
  output TRNRSRCDSCN;
  wire TRNRSRCDSCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20003.12-20003.23" *)
  output TRNRSRCRDYN;
  wire TRNRSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20037.18-20037.27" *)
  output [5:0] TRNTBUFAV;
  wire [5:0] TRNTBUFAV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20068.11-20068.22" *)
  input TRNTCFGGNTN;
  wire TRNTCFGGNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20004.12-20004.23" *)
  output TRNTCFGREQN;
  wire TRNTCFGREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20087.18-20087.23" *)
  input [31:0] TRNTD;
  wire [31:0] TRNTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20005.12-20005.23" *)
  output TRNTDSTRDYN;
  wire TRNTDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20069.11-20069.19" *)
  input TRNTEOFN;
  wire TRNTEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20006.12-20006.24" *)
  output TRNTERRDROPN;
  wire TRNTERRDROPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20070.11-20070.22" *)
  input TRNTERRFWDN;
  wire TRNTERRFWDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20071.11-20071.19" *)
  input TRNTSOFN;
  wire TRNTSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20072.11-20072.22" *)
  input TRNTSRCDSCN;
  wire TRNTSRCDSCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20073.11-20073.22" *)
  input TRNTSRCRDYN;
  wire TRNTSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20074.11-20074.19" *)
  input TRNTSTRN;
  wire TRNTSTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20075.11-20075.18" *)
  input USERCLK;
  wire USERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20007.12-20007.20" *)
  output USERRSTN;
  wire USERRSTN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20097.1-20536.10" *)
module PCIE_EP(BUSMASTERENABLE, CRMDOHOTRESETN, CRMPWRSOFTRESETN, DLLTXPMDLLPOUTSTANDING, INTERRUPTDISABLE, IOSPACEENABLE, L0CFGLOOPBACKACK, L0DLLRXACKOUTSTANDING, L0DLLTXNONFCOUTSTANDING, L0DLLTXOUTSTANDING, L0FIRSTCFGWRITEOCCURRED, L0MACENTEREDL0, L0MACLINKTRAINING, L0MACLINKUP, L0MACNEWSTATEACK, L0MACRXL0SSTATE, L0MSIENABLE0, L0PMEACK, L0PMEEN, L0PMEREQOUT, L0PWRL1STATE
, L0PWRL23READYSTATE, L0PWRTURNOFFREQ, L0PWRTXL0SSTATE, L0RXDLLPM, L0STATSCFGOTHERRECEIVED, L0STATSCFGOTHERTRANSMITTED, L0STATSCFGRECEIVED, L0STATSCFGTRANSMITTED, L0STATSDLLPRECEIVED, L0STATSDLLPTRANSMITTED, L0STATSOSRECEIVED, L0STATSOSTRANSMITTED, L0STATSTLPRECEIVED, L0STATSTLPTRANSMITTED, L0UNLOCKRECEIVED, LLKRXEOFN, LLKRXEOPN, LLKRXSOFN, LLKRXSOPN, LLKRXSRCLASTREQN, LLKRXSRCRDYN
, LLKTXCONFIGREADYN, LLKTXDSTRDYN, MEMSPACEENABLE, MIMDLLBREN, MIMDLLBWEN, MIMRXBREN, MIMRXBWEN, MIMTXBREN, MIMTXBWEN, PARITYERRORRESPONSE, PIPEDESKEWLANESL0, PIPEDESKEWLANESL1, PIPEDESKEWLANESL2, PIPEDESKEWLANESL3, PIPEDESKEWLANESL4, PIPEDESKEWLANESL5, PIPEDESKEWLANESL6, PIPEDESKEWLANESL7, PIPERESETL0, PIPERESETL1, PIPERESETL2
, PIPERESETL3, PIPERESETL4, PIPERESETL5, PIPERESETL6, PIPERESETL7, PIPERXPOLARITYL0, PIPERXPOLARITYL1, PIPERXPOLARITYL2, PIPERXPOLARITYL3, PIPERXPOLARITYL4, PIPERXPOLARITYL5, PIPERXPOLARITYL6, PIPERXPOLARITYL7, PIPETXCOMPLIANCEL0, PIPETXCOMPLIANCEL1, PIPETXCOMPLIANCEL2, PIPETXCOMPLIANCEL3, PIPETXCOMPLIANCEL4, PIPETXCOMPLIANCEL5, PIPETXCOMPLIANCEL6, PIPETXCOMPLIANCEL7
, PIPETXDATAKL0, PIPETXDATAKL1, PIPETXDATAKL2, PIPETXDATAKL3, PIPETXDATAKL4, PIPETXDATAKL5, PIPETXDATAKL6, PIPETXDATAKL7, PIPETXDETECTRXLOOPBACKL0, PIPETXDETECTRXLOOPBACKL1, PIPETXDETECTRXLOOPBACKL2, PIPETXDETECTRXLOOPBACKL3, PIPETXDETECTRXLOOPBACKL4, PIPETXDETECTRXLOOPBACKL5, PIPETXDETECTRXLOOPBACKL6, PIPETXDETECTRXLOOPBACKL7, PIPETXELECIDLEL0, PIPETXELECIDLEL1, PIPETXELECIDLEL2, PIPETXELECIDLEL3, PIPETXELECIDLEL4
, PIPETXELECIDLEL5, PIPETXELECIDLEL6, PIPETXELECIDLEL7, SERRENABLE, URREPORTINGENABLE, MGMTSTATSCREDIT, MIMDLLBRADD, MIMDLLBWADD, L0COMPLETERID, MIMRXBRADD, MIMRXBWADD, MIMTXBRADD, MIMTXBWADD, LLKRXPREFERREDTYPE, MGMTPSO, L0PWRSTATE0, L0RXMACLINKERROR, LLKRXVALIDN, PIPEPOWERDOWNL0, PIPEPOWERDOWNL1, PIPEPOWERDOWNL2
, PIPEPOWERDOWNL3, PIPEPOWERDOWNL4, PIPEPOWERDOWNL5, PIPEPOWERDOWNL6, PIPEPOWERDOWNL7, L0MULTIMSGEN0, L0RXDLLPMTYPE, MAXPAYLOADSIZE, MAXREADREQUESTSIZE, MGMTRDATA, L0LTSSMSTATE, L0MACNEGOTIATEDLINKWIDTH, LLKRXDATA, MIMDLLBWDATA, MIMRXBWDATA, MIMTXBWDATA, L0DLLERRORVECTOR, L0DLLVCSTATUS, L0DLUPDOWN, LLKRXCHCOMPLETIONAVAILABLEN, LLKRXCHNONPOSTEDAVAILABLEN
, LLKRXCHPOSTEDAVAILABLEN, LLKTCSTATUS, LLKTXCHCOMPLETIONREADYN, LLKTXCHNONPOSTEDREADYN, LLKTXCHPOSTEDREADYN, PIPETXDATAL0, PIPETXDATAL1, PIPETXDATAL2, PIPETXDATAL3, PIPETXDATAL4, PIPETXDATAL5, PIPETXDATAL6, PIPETXDATAL7, LLKTXCHANSPACE, AUXPOWER, COMPLIANCEAVOID, CRMCORECLK, CRMCORECLKDLO, CRMCORECLKRXO, CRMCORECLKTXO, CRMLINKRSTN
, CRMMACRSTN, CRMMGMTRSTN, CRMNVRSTN, CRMURSTN, CRMUSERCFGRSTN, CRMUSERCLK, CRMUSERCLKRXO, CRMUSERCLKTXO, L0CFGDISABLESCRAMBLE, L0CFGLOOPBACKMASTER, L0LEGACYINTFUNCT0, L0PMEREQIN, L0SETCOMPLETERABORTERROR, L0SETCOMPLETIONTIMEOUTCORRERROR, L0SETCOMPLETIONTIMEOUTUNCORRERROR, L0SETDETECTEDCORRERROR, L0SETDETECTEDFATALERROR, L0SETDETECTEDNONFATALERROR, L0SETUNEXPECTEDCOMPLETIONCORRERROR, L0SETUNEXPECTEDCOMPLETIONUNCORRERROR, L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR
, L0SETUNSUPPORTEDREQUESTOTHERERROR, L0SETUSERDETECTEDPARITYERROR, L0SETUSERMASTERDATAPARITY, L0SETUSERRECEIVEDMASTERABORT, L0SETUSERRECEIVEDTARGETABORT, L0SETUSERSIGNALLEDTARGETABORT, L0SETUSERSYSTEMERROR, L0TRANSACTIONSPENDING, LLKRXDSTCONTREQN, LLKRXDSTREQN, LLKTXEOFN, LLKTXEOPN, LLKTXSOFN, LLKTXSOPN, LLKTXSRCDSCN, LLKTXSRCRDYN, MGMTRDEN, MGMTWREN, PIPEPHYSTATUSL0, PIPEPHYSTATUSL1, PIPEPHYSTATUSL2
, PIPEPHYSTATUSL3, PIPEPHYSTATUSL4, PIPEPHYSTATUSL5, PIPEPHYSTATUSL6, PIPEPHYSTATUSL7, PIPERXCHANISALIGNEDL0, PIPERXCHANISALIGNEDL1, PIPERXCHANISALIGNEDL2, PIPERXCHANISALIGNEDL3, PIPERXCHANISALIGNEDL4, PIPERXCHANISALIGNEDL5, PIPERXCHANISALIGNEDL6, PIPERXCHANISALIGNEDL7, PIPERXDATAKL0, PIPERXDATAKL1, PIPERXDATAKL2, PIPERXDATAKL3, PIPERXDATAKL4, PIPERXDATAKL5, PIPERXDATAKL6, PIPERXDATAKL7
, PIPERXELECIDLEL0, PIPERXELECIDLEL1, PIPERXELECIDLEL2, PIPERXELECIDLEL3, PIPERXELECIDLEL4, PIPERXELECIDLEL5, PIPERXELECIDLEL6, PIPERXELECIDLEL7, PIPERXVALIDL0, PIPERXVALIDL1, PIPERXVALIDL2, PIPERXVALIDL3, PIPERXVALIDL4, PIPERXVALIDL5, PIPERXVALIDL6, PIPERXVALIDL7, MGMTADDR, L0PACKETHEADERFROMUSER, LLKRXCHFIFO, LLKTXCHFIFO, LLKTXENABLEN
, LLKRXCHTC, LLKTXCHTC, PIPERXSTATUSL0, PIPERXSTATUSL1, PIPERXSTATUSL2, PIPERXSTATUSL3, PIPERXSTATUSL4, PIPERXSTATUSL5, PIPERXSTATUSL6, PIPERXSTATUSL7, MGMTWDATA, L0MSIREQUEST0, MGMTBWREN, LLKTXDATA, MIMDLLBRDATA, MIMRXBRDATA, MIMTXBRDATA, MGMTSTATSCREDITSEL, PIPERXDATAL0, PIPERXDATAL1, PIPERXDATAL2
, PIPERXDATAL3, PIPERXDATAL4, PIPERXDATAL5, PIPERXDATAL6, PIPERXDATAL7);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20419.11-20419.19" *)
  input AUXPOWER;
  wire AUXPOWER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20258.12-20258.27" *)
  output BUSMASTERENABLE;
  wire BUSMASTERENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20420.11-20420.26" *)
  input COMPLIANCEAVOID;
  wire COMPLIANCEAVOID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20421.11-20421.21" *)
  input CRMCORECLK;
  wire CRMCORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20422.11-20422.24" *)
  input CRMCORECLKDLO;
  wire CRMCORECLKDLO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20423.11-20423.24" *)
  input CRMCORECLKRXO;
  wire CRMCORECLKRXO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20424.11-20424.24" *)
  input CRMCORECLKTXO;
  wire CRMCORECLKTXO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20259.12-20259.26" *)
  output CRMDOHOTRESETN;
  wire CRMDOHOTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20425.11-20425.22" *)
  input CRMLINKRSTN;
  wire CRMLINKRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20426.11-20426.21" *)
  input CRMMACRSTN;
  wire CRMMACRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20427.11-20427.22" *)
  input CRMMGMTRSTN;
  wire CRMMGMTRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20428.11-20428.20" *)
  input CRMNVRSTN;
  wire CRMNVRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20260.12-20260.28" *)
  output CRMPWRSOFTRESETN;
  wire CRMPWRSOFTRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20429.11-20429.19" *)
  input CRMURSTN;
  wire CRMURSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20430.11-20430.25" *)
  input CRMUSERCFGRSTN;
  wire CRMUSERCFGRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20431.11-20431.21" *)
  input CRMUSERCLK;
  wire CRMUSERCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20432.11-20432.24" *)
  input CRMUSERCLKRXO;
  wire CRMUSERCLKRXO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20433.11-20433.24" *)
  input CRMUSERCLKTXO;
  wire CRMUSERCLKTXO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20261.12-20261.34" *)
  output DLLTXPMDLLPOUTSTANDING;
  wire DLLTXPMDLLPOUTSTANDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20262.12-20262.28" *)
  output INTERRUPTDISABLE;
  wire INTERRUPTDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20263.12-20263.25" *)
  output IOSPACEENABLE;
  wire IOSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20434.11-20434.31" *)
  input L0CFGDISABLESCRAMBLE;
  wire L0CFGDISABLESCRAMBLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20264.12-20264.28" *)
  output L0CFGLOOPBACKACK;
  wire L0CFGLOOPBACKACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20435.11-20435.30" *)
  input L0CFGLOOPBACKMASTER;
  wire L0CFGLOOPBACKMASTER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20371.19-20371.32" *)
  output [12:0] L0COMPLETERID;
  wire [12:0] L0COMPLETERID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20400.18-20400.34" *)
  output [6:0] L0DLLERRORVECTOR;
  wire [6:0] L0DLLERRORVECTOR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20265.12-20265.33" *)
  output L0DLLRXACKOUTSTANDING;
  wire L0DLLRXACKOUTSTANDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20266.12-20266.35" *)
  output L0DLLTXNONFCOUTSTANDING;
  wire L0DLLTXNONFCOUTSTANDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20267.12-20267.30" *)
  output L0DLLTXOUTSTANDING;
  wire L0DLLTXOUTSTANDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20401.18-20401.31" *)
  output [7:0] L0DLLVCSTATUS;
  wire [7:0] L0DLLVCSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20402.18-20402.28" *)
  output [7:0] L0DLUPDOWN;
  wire [7:0] L0DLUPDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20268.12-20268.35" *)
  output L0FIRSTCFGWRITEOCCURRED;
  wire L0FIRSTCFGWRITEOCCURRED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20436.11-20436.28" *)
  input L0LEGACYINTFUNCT0;
  wire L0LEGACYINTFUNCT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20394.18-20394.30" *)
  output [3:0] L0LTSSMSTATE;
  wire [3:0] L0LTSSMSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20269.12-20269.26" *)
  output L0MACENTEREDL0;
  wire L0MACENTEREDL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20270.12-20270.29" *)
  output L0MACLINKTRAINING;
  wire L0MACLINKTRAINING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20271.12-20271.23" *)
  output L0MACLINKUP;
  wire L0MACLINKUP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20395.18-20395.42" *)
  output [3:0] L0MACNEGOTIATEDLINKWIDTH;
  wire [3:0] L0MACNEGOTIATEDLINKWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20272.12-20272.28" *)
  output L0MACNEWSTATEACK;
  wire L0MACNEWSTATEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20273.12-20273.27" *)
  output L0MACRXL0SSTATE;
  wire L0MACRXL0SSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20274.12-20274.24" *)
  output L0MSIENABLE0;
  wire L0MSIENABLE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20521.17-20521.30" *)
  input [3:0] L0MSIREQUEST0;
  wire [3:0] L0MSIREQUEST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20389.18-20389.31" *)
  output [2:0] L0MULTIMSGEN0;
  wire [2:0] L0MULTIMSGEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20506.19-20506.41" *)
  input [127:0] L0PACKETHEADERFROMUSER;
  wire [127:0] L0PACKETHEADERFROMUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20275.12-20275.20" *)
  output L0PMEACK;
  wire L0PMEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20276.12-20276.19" *)
  output L0PMEEN;
  wire L0PMEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20437.11-20437.21" *)
  input L0PMEREQIN;
  wire L0PMEREQIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20277.12-20277.23" *)
  output L0PMEREQOUT;
  wire L0PMEREQOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20278.12-20278.24" *)
  output L0PWRL1STATE;
  wire L0PWRL1STATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20279.12-20279.30" *)
  output L0PWRL23READYSTATE;
  wire L0PWRL23READYSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20378.18-20378.29" *)
  output [1:0] L0PWRSTATE0;
  wire [1:0] L0PWRSTATE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20280.12-20280.27" *)
  output L0PWRTURNOFFREQ;
  wire L0PWRTURNOFFREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20281.12-20281.27" *)
  output L0PWRTXL0SSTATE;
  wire L0PWRTXL0SSTATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20282.12-20282.21" *)
  output L0RXDLLPM;
  wire L0RXDLLPM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20390.18-20390.31" *)
  output [2:0] L0RXDLLPMTYPE;
  wire [2:0] L0RXDLLPMTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20379.18-20379.34" *)
  output [1:0] L0RXMACLINKERROR;
  wire [1:0] L0RXMACLINKERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20438.11-20438.35" *)
  input L0SETCOMPLETERABORTERROR;
  wire L0SETCOMPLETERABORTERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20439.11-20439.42" *)
  input L0SETCOMPLETIONTIMEOUTCORRERROR;
  wire L0SETCOMPLETIONTIMEOUTCORRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20440.11-20440.44" *)
  input L0SETCOMPLETIONTIMEOUTUNCORRERROR;
  wire L0SETCOMPLETIONTIMEOUTUNCORRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20441.11-20441.33" *)
  input L0SETDETECTEDCORRERROR;
  wire L0SETDETECTEDCORRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20442.11-20442.34" *)
  input L0SETDETECTEDFATALERROR;
  wire L0SETDETECTEDFATALERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20443.11-20443.37" *)
  input L0SETDETECTEDNONFATALERROR;
  wire L0SETDETECTEDNONFATALERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20444.11-20444.45" *)
  input L0SETUNEXPECTEDCOMPLETIONCORRERROR;
  wire L0SETUNEXPECTEDCOMPLETIONCORRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20445.11-20445.47" *)
  input L0SETUNEXPECTEDCOMPLETIONUNCORRERROR;
  wire L0SETUNEXPECTEDCOMPLETIONUNCORRERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20446.11-20446.48" *)
  input L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR;
  wire L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20447.11-20447.44" *)
  input L0SETUNSUPPORTEDREQUESTOTHERERROR;
  wire L0SETUNSUPPORTEDREQUESTOTHERERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20448.11-20448.39" *)
  input L0SETUSERDETECTEDPARITYERROR;
  wire L0SETUSERDETECTEDPARITYERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20449.11-20449.36" *)
  input L0SETUSERMASTERDATAPARITY;
  wire L0SETUSERMASTERDATAPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20450.11-20450.39" *)
  input L0SETUSERRECEIVEDMASTERABORT;
  wire L0SETUSERRECEIVEDMASTERABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20451.11-20451.39" *)
  input L0SETUSERRECEIVEDTARGETABORT;
  wire L0SETUSERRECEIVEDTARGETABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20452.11-20452.40" *)
  input L0SETUSERSIGNALLEDTARGETABORT;
  wire L0SETUSERSIGNALLEDTARGETABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20453.11-20453.31" *)
  input L0SETUSERSYSTEMERROR;
  wire L0SETUSERSYSTEMERROR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20283.12-20283.35" *)
  output L0STATSCFGOTHERRECEIVED;
  wire L0STATSCFGOTHERRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20284.12-20284.38" *)
  output L0STATSCFGOTHERTRANSMITTED;
  wire L0STATSCFGOTHERTRANSMITTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20285.12-20285.30" *)
  output L0STATSCFGRECEIVED;
  wire L0STATSCFGRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20286.12-20286.33" *)
  output L0STATSCFGTRANSMITTED;
  wire L0STATSCFGTRANSMITTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20287.12-20287.31" *)
  output L0STATSDLLPRECEIVED;
  wire L0STATSDLLPRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20288.12-20288.34" *)
  output L0STATSDLLPTRANSMITTED;
  wire L0STATSDLLPTRANSMITTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20289.12-20289.29" *)
  output L0STATSOSRECEIVED;
  wire L0STATSOSRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20290.12-20290.32" *)
  output L0STATSOSTRANSMITTED;
  wire L0STATSOSTRANSMITTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20291.12-20291.30" *)
  output L0STATSTLPRECEIVED;
  wire L0STATSTLPRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20292.12-20292.33" *)
  output L0STATSTLPTRANSMITTED;
  wire L0STATSTLPTRANSMITTED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20454.11-20454.32" *)
  input L0TRANSACTIONSPENDING;
  wire L0TRANSACTIONSPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20293.12-20293.28" *)
  output L0UNLOCKRECEIVED;
  wire L0UNLOCKRECEIVED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20403.18-20403.45" *)
  output [7:0] LLKRXCHCOMPLETIONAVAILABLEN;
  wire [7:0] LLKRXCHCOMPLETIONAVAILABLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20507.17-20507.28" *)
  input [1:0] LLKRXCHFIFO;
  wire [1:0] LLKRXCHFIFO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20404.18-20404.44" *)
  output [7:0] LLKRXCHNONPOSTEDAVAILABLEN;
  wire [7:0] LLKRXCHNONPOSTEDAVAILABLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20405.18-20405.41" *)
  output [7:0] LLKRXCHPOSTEDAVAILABLEN;
  wire [7:0] LLKRXCHPOSTEDAVAILABLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20510.17-20510.26" *)
  input [2:0] LLKRXCHTC;
  wire [2:0] LLKRXCHTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20396.19-20396.28" *)
  output [63:0] LLKRXDATA;
  wire [63:0] LLKRXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20455.11-20455.27" *)
  input LLKRXDSTCONTREQN;
  wire LLKRXDSTCONTREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20456.11-20456.23" *)
  input LLKRXDSTREQN;
  wire LLKRXDSTREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20294.12-20294.21" *)
  output LLKRXEOFN;
  wire LLKRXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20295.12-20295.21" *)
  output LLKRXEOPN;
  wire LLKRXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20376.19-20376.37" *)
  output [15:0] LLKRXPREFERREDTYPE;
  wire [15:0] LLKRXPREFERREDTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20296.12-20296.21" *)
  output LLKRXSOFN;
  wire LLKRXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20297.12-20297.21" *)
  output LLKRXSOPN;
  wire LLKRXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20298.12-20298.28" *)
  output LLKRXSRCLASTREQN;
  wire LLKRXSRCLASTREQN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20299.12-20299.24" *)
  output LLKRXSRCRDYN;
  wire LLKRXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20380.18-20380.29" *)
  output [1:0] LLKRXVALIDN;
  wire [1:0] LLKRXVALIDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20406.18-20406.29" *)
  output [7:0] LLKTCSTATUS;
  wire [7:0] LLKTCSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20418.18-20418.32" *)
  output [9:0] LLKTXCHANSPACE;
  wire [9:0] LLKTXCHANSPACE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20407.18-20407.41" *)
  output [7:0] LLKTXCHCOMPLETIONREADYN;
  wire [7:0] LLKTXCHCOMPLETIONREADYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20508.17-20508.28" *)
  input [1:0] LLKTXCHFIFO;
  wire [1:0] LLKTXCHFIFO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20408.18-20408.40" *)
  output [7:0] LLKTXCHNONPOSTEDREADYN;
  wire [7:0] LLKTXCHNONPOSTEDREADYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20409.18-20409.37" *)
  output [7:0] LLKTXCHPOSTEDREADYN;
  wire [7:0] LLKTXCHPOSTEDREADYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20511.17-20511.26" *)
  input [2:0] LLKTXCHTC;
  wire [2:0] LLKTXCHTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20300.12-20300.29" *)
  output LLKTXCONFIGREADYN;
  wire LLKTXCONFIGREADYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20523.18-20523.27" *)
  input [63:0] LLKTXDATA;
  wire [63:0] LLKTXDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20301.12-20301.24" *)
  output LLKTXDSTRDYN;
  wire LLKTXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20509.17-20509.29" *)
  input [1:0] LLKTXENABLEN;
  wire [1:0] LLKTXENABLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20457.11-20457.20" *)
  input LLKTXEOFN;
  wire LLKTXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20458.11-20458.20" *)
  input LLKTXEOPN;
  wire LLKTXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20459.11-20459.20" *)
  input LLKTXSOFN;
  wire LLKTXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20460.11-20460.20" *)
  input LLKTXSOPN;
  wire LLKTXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20461.11-20461.23" *)
  input LLKTXSRCDSCN;
  wire LLKTXSRCDSCN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20462.11-20462.23" *)
  input LLKTXSRCRDYN;
  wire LLKTXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20391.18-20391.32" *)
  output [2:0] MAXPAYLOADSIZE;
  wire [2:0] MAXPAYLOADSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20392.18-20392.36" *)
  output [2:0] MAXREADREQUESTSIZE;
  wire [2:0] MAXREADREQUESTSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20302.12-20302.26" *)
  output MEMSPACEENABLE;
  wire MEMSPACEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20505.18-20505.26" *)
  input [10:0] MGMTADDR;
  wire [10:0] MGMTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20522.17-20522.26" *)
  input [3:0] MGMTBWREN;
  wire [3:0] MGMTBWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20377.19-20377.26" *)
  output [16:0] MGMTPSO;
  wire [16:0] MGMTPSO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20393.19-20393.28" *)
  output [31:0] MGMTRDATA;
  wire [31:0] MGMTRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20463.11-20463.19" *)
  input MGMTRDEN;
  wire MGMTRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20368.19-20368.34" *)
  output [11:0] MGMTSTATSCREDIT;
  wire [11:0] MGMTSTATSCREDIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20527.17-20527.35" *)
  input [6:0] MGMTSTATSCREDITSEL;
  wire [6:0] MGMTSTATSCREDITSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20520.18-20520.27" *)
  input [31:0] MGMTWDATA;
  wire [31:0] MGMTWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20464.11-20464.19" *)
  input MGMTWREN;
  wire MGMTWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20369.19-20369.30" *)
  output [11:0] MIMDLLBRADD;
  wire [11:0] MIMDLLBRADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20524.18-20524.30" *)
  input [63:0] MIMDLLBRDATA;
  wire [63:0] MIMDLLBRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20303.12-20303.22" *)
  output MIMDLLBREN;
  wire MIMDLLBREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20370.19-20370.30" *)
  output [11:0] MIMDLLBWADD;
  wire [11:0] MIMDLLBWADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20397.19-20397.31" *)
  output [63:0] MIMDLLBWDATA;
  wire [63:0] MIMDLLBWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20304.12-20304.22" *)
  output MIMDLLBWEN;
  wire MIMDLLBWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20372.19-20372.29" *)
  output [12:0] MIMRXBRADD;
  wire [12:0] MIMRXBRADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20525.18-20525.29" *)
  input [63:0] MIMRXBRDATA;
  wire [63:0] MIMRXBRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20305.12-20305.21" *)
  output MIMRXBREN;
  wire MIMRXBREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20373.19-20373.29" *)
  output [12:0] MIMRXBWADD;
  wire [12:0] MIMRXBWADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20398.19-20398.30" *)
  output [63:0] MIMRXBWDATA;
  wire [63:0] MIMRXBWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20306.12-20306.21" *)
  output MIMRXBWEN;
  wire MIMRXBWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20374.19-20374.29" *)
  output [12:0] MIMTXBRADD;
  wire [12:0] MIMTXBRADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20526.18-20526.29" *)
  input [63:0] MIMTXBRDATA;
  wire [63:0] MIMTXBRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20307.12-20307.21" *)
  output MIMTXBREN;
  wire MIMTXBREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20375.19-20375.29" *)
  output [12:0] MIMTXBWADD;
  wire [12:0] MIMTXBWADD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20399.19-20399.30" *)
  output [63:0] MIMTXBWDATA;
  wire [63:0] MIMTXBWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20308.12-20308.21" *)
  output MIMTXBWEN;
  wire MIMTXBWEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20309.12-20309.31" *)
  output PARITYERRORRESPONSE;
  wire PARITYERRORRESPONSE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20310.12-20310.29" *)
  output PIPEDESKEWLANESL0;
  wire PIPEDESKEWLANESL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20311.12-20311.29" *)
  output PIPEDESKEWLANESL1;
  wire PIPEDESKEWLANESL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20312.12-20312.29" *)
  output PIPEDESKEWLANESL2;
  wire PIPEDESKEWLANESL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20313.12-20313.29" *)
  output PIPEDESKEWLANESL3;
  wire PIPEDESKEWLANESL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20314.12-20314.29" *)
  output PIPEDESKEWLANESL4;
  wire PIPEDESKEWLANESL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20315.12-20315.29" *)
  output PIPEDESKEWLANESL5;
  wire PIPEDESKEWLANESL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20316.12-20316.29" *)
  output PIPEDESKEWLANESL6;
  wire PIPEDESKEWLANESL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20317.12-20317.29" *)
  output PIPEDESKEWLANESL7;
  wire PIPEDESKEWLANESL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20465.11-20465.26" *)
  input PIPEPHYSTATUSL0;
  wire PIPEPHYSTATUSL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20466.11-20466.26" *)
  input PIPEPHYSTATUSL1;
  wire PIPEPHYSTATUSL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20467.11-20467.26" *)
  input PIPEPHYSTATUSL2;
  wire PIPEPHYSTATUSL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20468.11-20468.26" *)
  input PIPEPHYSTATUSL3;
  wire PIPEPHYSTATUSL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20469.11-20469.26" *)
  input PIPEPHYSTATUSL4;
  wire PIPEPHYSTATUSL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20470.11-20470.26" *)
  input PIPEPHYSTATUSL5;
  wire PIPEPHYSTATUSL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20471.11-20471.26" *)
  input PIPEPHYSTATUSL6;
  wire PIPEPHYSTATUSL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20472.11-20472.26" *)
  input PIPEPHYSTATUSL7;
  wire PIPEPHYSTATUSL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20381.18-20381.33" *)
  output [1:0] PIPEPOWERDOWNL0;
  wire [1:0] PIPEPOWERDOWNL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20382.18-20382.33" *)
  output [1:0] PIPEPOWERDOWNL1;
  wire [1:0] PIPEPOWERDOWNL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20383.18-20383.33" *)
  output [1:0] PIPEPOWERDOWNL2;
  wire [1:0] PIPEPOWERDOWNL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20384.18-20384.33" *)
  output [1:0] PIPEPOWERDOWNL3;
  wire [1:0] PIPEPOWERDOWNL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20385.18-20385.33" *)
  output [1:0] PIPEPOWERDOWNL4;
  wire [1:0] PIPEPOWERDOWNL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20386.18-20386.33" *)
  output [1:0] PIPEPOWERDOWNL5;
  wire [1:0] PIPEPOWERDOWNL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20387.18-20387.33" *)
  output [1:0] PIPEPOWERDOWNL6;
  wire [1:0] PIPEPOWERDOWNL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20388.18-20388.33" *)
  output [1:0] PIPEPOWERDOWNL7;
  wire [1:0] PIPEPOWERDOWNL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20318.12-20318.23" *)
  output PIPERESETL0;
  wire PIPERESETL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20319.12-20319.23" *)
  output PIPERESETL1;
  wire PIPERESETL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20320.12-20320.23" *)
  output PIPERESETL2;
  wire PIPERESETL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20321.12-20321.23" *)
  output PIPERESETL3;
  wire PIPERESETL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20322.12-20322.23" *)
  output PIPERESETL4;
  wire PIPERESETL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20323.12-20323.23" *)
  output PIPERESETL5;
  wire PIPERESETL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20324.12-20324.23" *)
  output PIPERESETL6;
  wire PIPERESETL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20325.12-20325.23" *)
  output PIPERESETL7;
  wire PIPERESETL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20473.11-20473.32" *)
  input PIPERXCHANISALIGNEDL0;
  wire PIPERXCHANISALIGNEDL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20474.11-20474.32" *)
  input PIPERXCHANISALIGNEDL1;
  wire PIPERXCHANISALIGNEDL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20475.11-20475.32" *)
  input PIPERXCHANISALIGNEDL2;
  wire PIPERXCHANISALIGNEDL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20476.11-20476.32" *)
  input PIPERXCHANISALIGNEDL3;
  wire PIPERXCHANISALIGNEDL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20477.11-20477.32" *)
  input PIPERXCHANISALIGNEDL4;
  wire PIPERXCHANISALIGNEDL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20478.11-20478.32" *)
  input PIPERXCHANISALIGNEDL5;
  wire PIPERXCHANISALIGNEDL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20479.11-20479.32" *)
  input PIPERXCHANISALIGNEDL6;
  wire PIPERXCHANISALIGNEDL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20480.11-20480.32" *)
  input PIPERXCHANISALIGNEDL7;
  wire PIPERXCHANISALIGNEDL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20481.11-20481.24" *)
  input PIPERXDATAKL0;
  wire PIPERXDATAKL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20482.11-20482.24" *)
  input PIPERXDATAKL1;
  wire PIPERXDATAKL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20483.11-20483.24" *)
  input PIPERXDATAKL2;
  wire PIPERXDATAKL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20484.11-20484.24" *)
  input PIPERXDATAKL3;
  wire PIPERXDATAKL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20485.11-20485.24" *)
  input PIPERXDATAKL4;
  wire PIPERXDATAKL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20486.11-20486.24" *)
  input PIPERXDATAKL5;
  wire PIPERXDATAKL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20487.11-20487.24" *)
  input PIPERXDATAKL6;
  wire PIPERXDATAKL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20488.11-20488.24" *)
  input PIPERXDATAKL7;
  wire PIPERXDATAKL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20528.17-20528.29" *)
  input [7:0] PIPERXDATAL0;
  wire [7:0] PIPERXDATAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20529.17-20529.29" *)
  input [7:0] PIPERXDATAL1;
  wire [7:0] PIPERXDATAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20530.17-20530.29" *)
  input [7:0] PIPERXDATAL2;
  wire [7:0] PIPERXDATAL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20531.17-20531.29" *)
  input [7:0] PIPERXDATAL3;
  wire [7:0] PIPERXDATAL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20532.17-20532.29" *)
  input [7:0] PIPERXDATAL4;
  wire [7:0] PIPERXDATAL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20533.17-20533.29" *)
  input [7:0] PIPERXDATAL5;
  wire [7:0] PIPERXDATAL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20534.17-20534.29" *)
  input [7:0] PIPERXDATAL6;
  wire [7:0] PIPERXDATAL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20535.17-20535.29" *)
  input [7:0] PIPERXDATAL7;
  wire [7:0] PIPERXDATAL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20489.11-20489.27" *)
  input PIPERXELECIDLEL0;
  wire PIPERXELECIDLEL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20490.11-20490.27" *)
  input PIPERXELECIDLEL1;
  wire PIPERXELECIDLEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20491.11-20491.27" *)
  input PIPERXELECIDLEL2;
  wire PIPERXELECIDLEL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20492.11-20492.27" *)
  input PIPERXELECIDLEL3;
  wire PIPERXELECIDLEL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20493.11-20493.27" *)
  input PIPERXELECIDLEL4;
  wire PIPERXELECIDLEL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20494.11-20494.27" *)
  input PIPERXELECIDLEL5;
  wire PIPERXELECIDLEL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20495.11-20495.27" *)
  input PIPERXELECIDLEL6;
  wire PIPERXELECIDLEL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20496.11-20496.27" *)
  input PIPERXELECIDLEL7;
  wire PIPERXELECIDLEL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20326.12-20326.28" *)
  output PIPERXPOLARITYL0;
  wire PIPERXPOLARITYL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20327.12-20327.28" *)
  output PIPERXPOLARITYL1;
  wire PIPERXPOLARITYL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20328.12-20328.28" *)
  output PIPERXPOLARITYL2;
  wire PIPERXPOLARITYL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20329.12-20329.28" *)
  output PIPERXPOLARITYL3;
  wire PIPERXPOLARITYL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20330.12-20330.28" *)
  output PIPERXPOLARITYL4;
  wire PIPERXPOLARITYL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20331.12-20331.28" *)
  output PIPERXPOLARITYL5;
  wire PIPERXPOLARITYL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20332.12-20332.28" *)
  output PIPERXPOLARITYL6;
  wire PIPERXPOLARITYL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20333.12-20333.28" *)
  output PIPERXPOLARITYL7;
  wire PIPERXPOLARITYL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20512.17-20512.31" *)
  input [2:0] PIPERXSTATUSL0;
  wire [2:0] PIPERXSTATUSL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20513.17-20513.31" *)
  input [2:0] PIPERXSTATUSL1;
  wire [2:0] PIPERXSTATUSL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20514.17-20514.31" *)
  input [2:0] PIPERXSTATUSL2;
  wire [2:0] PIPERXSTATUSL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20515.17-20515.31" *)
  input [2:0] PIPERXSTATUSL3;
  wire [2:0] PIPERXSTATUSL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20516.17-20516.31" *)
  input [2:0] PIPERXSTATUSL4;
  wire [2:0] PIPERXSTATUSL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20517.17-20517.31" *)
  input [2:0] PIPERXSTATUSL5;
  wire [2:0] PIPERXSTATUSL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20518.17-20518.31" *)
  input [2:0] PIPERXSTATUSL6;
  wire [2:0] PIPERXSTATUSL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20519.17-20519.31" *)
  input [2:0] PIPERXSTATUSL7;
  wire [2:0] PIPERXSTATUSL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20497.11-20497.24" *)
  input PIPERXVALIDL0;
  wire PIPERXVALIDL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20498.11-20498.24" *)
  input PIPERXVALIDL1;
  wire PIPERXVALIDL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20499.11-20499.24" *)
  input PIPERXVALIDL2;
  wire PIPERXVALIDL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20500.11-20500.24" *)
  input PIPERXVALIDL3;
  wire PIPERXVALIDL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20501.11-20501.24" *)
  input PIPERXVALIDL4;
  wire PIPERXVALIDL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20502.11-20502.24" *)
  input PIPERXVALIDL5;
  wire PIPERXVALIDL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20503.11-20503.24" *)
  input PIPERXVALIDL6;
  wire PIPERXVALIDL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20504.11-20504.24" *)
  input PIPERXVALIDL7;
  wire PIPERXVALIDL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20334.12-20334.30" *)
  output PIPETXCOMPLIANCEL0;
  wire PIPETXCOMPLIANCEL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20335.12-20335.30" *)
  output PIPETXCOMPLIANCEL1;
  wire PIPETXCOMPLIANCEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20336.12-20336.30" *)
  output PIPETXCOMPLIANCEL2;
  wire PIPETXCOMPLIANCEL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20337.12-20337.30" *)
  output PIPETXCOMPLIANCEL3;
  wire PIPETXCOMPLIANCEL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20338.12-20338.30" *)
  output PIPETXCOMPLIANCEL4;
  wire PIPETXCOMPLIANCEL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20339.12-20339.30" *)
  output PIPETXCOMPLIANCEL5;
  wire PIPETXCOMPLIANCEL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20340.12-20340.30" *)
  output PIPETXCOMPLIANCEL6;
  wire PIPETXCOMPLIANCEL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20341.12-20341.30" *)
  output PIPETXCOMPLIANCEL7;
  wire PIPETXCOMPLIANCEL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20342.12-20342.25" *)
  output PIPETXDATAKL0;
  wire PIPETXDATAKL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20343.12-20343.25" *)
  output PIPETXDATAKL1;
  wire PIPETXDATAKL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20344.12-20344.25" *)
  output PIPETXDATAKL2;
  wire PIPETXDATAKL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20345.12-20345.25" *)
  output PIPETXDATAKL3;
  wire PIPETXDATAKL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20346.12-20346.25" *)
  output PIPETXDATAKL4;
  wire PIPETXDATAKL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20347.12-20347.25" *)
  output PIPETXDATAKL5;
  wire PIPETXDATAKL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20348.12-20348.25" *)
  output PIPETXDATAKL6;
  wire PIPETXDATAKL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20349.12-20349.25" *)
  output PIPETXDATAKL7;
  wire PIPETXDATAKL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20410.18-20410.30" *)
  output [7:0] PIPETXDATAL0;
  wire [7:0] PIPETXDATAL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20411.18-20411.30" *)
  output [7:0] PIPETXDATAL1;
  wire [7:0] PIPETXDATAL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20412.18-20412.30" *)
  output [7:0] PIPETXDATAL2;
  wire [7:0] PIPETXDATAL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20413.18-20413.30" *)
  output [7:0] PIPETXDATAL3;
  wire [7:0] PIPETXDATAL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20414.18-20414.30" *)
  output [7:0] PIPETXDATAL4;
  wire [7:0] PIPETXDATAL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20415.18-20415.30" *)
  output [7:0] PIPETXDATAL5;
  wire [7:0] PIPETXDATAL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20416.18-20416.30" *)
  output [7:0] PIPETXDATAL6;
  wire [7:0] PIPETXDATAL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20417.18-20417.30" *)
  output [7:0] PIPETXDATAL7;
  wire [7:0] PIPETXDATAL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20350.12-20350.36" *)
  output PIPETXDETECTRXLOOPBACKL0;
  wire PIPETXDETECTRXLOOPBACKL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20351.12-20351.36" *)
  output PIPETXDETECTRXLOOPBACKL1;
  wire PIPETXDETECTRXLOOPBACKL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20352.12-20352.36" *)
  output PIPETXDETECTRXLOOPBACKL2;
  wire PIPETXDETECTRXLOOPBACKL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20353.12-20353.36" *)
  output PIPETXDETECTRXLOOPBACKL3;
  wire PIPETXDETECTRXLOOPBACKL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20354.12-20354.36" *)
  output PIPETXDETECTRXLOOPBACKL4;
  wire PIPETXDETECTRXLOOPBACKL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20355.12-20355.36" *)
  output PIPETXDETECTRXLOOPBACKL5;
  wire PIPETXDETECTRXLOOPBACKL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20356.12-20356.36" *)
  output PIPETXDETECTRXLOOPBACKL6;
  wire PIPETXDETECTRXLOOPBACKL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20357.12-20357.36" *)
  output PIPETXDETECTRXLOOPBACKL7;
  wire PIPETXDETECTRXLOOPBACKL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20358.12-20358.28" *)
  output PIPETXELECIDLEL0;
  wire PIPETXELECIDLEL0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20359.12-20359.28" *)
  output PIPETXELECIDLEL1;
  wire PIPETXELECIDLEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20360.12-20360.28" *)
  output PIPETXELECIDLEL2;
  wire PIPETXELECIDLEL2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20361.12-20361.28" *)
  output PIPETXELECIDLEL3;
  wire PIPETXELECIDLEL3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20362.12-20362.28" *)
  output PIPETXELECIDLEL4;
  wire PIPETXELECIDLEL4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20363.12-20363.28" *)
  output PIPETXELECIDLEL5;
  wire PIPETXELECIDLEL5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20364.12-20364.28" *)
  output PIPETXELECIDLEL6;
  wire PIPETXELECIDLEL6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20365.12-20365.28" *)
  output PIPETXELECIDLEL7;
  wire PIPETXELECIDLEL7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20366.12-20366.22" *)
  output SERRENABLE;
  wire SERRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20367.12-20367.29" *)
  output URREPORTINGENABLE;
  wire URREPORTINGENABLE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6673.1-6707.10" *)
module PHASER_IN(FINEOVERFLOW, ICLK, ICLKDIV, ISERDESRST, RCLK, COUNTERREADVAL, COUNTERLOADEN, COUNTERREADEN, DIVIDERST, EDGEADV, FINEENABLE, FINEINC, FREQREFCLK, MEMREFCLK, PHASEREFCLK, RST, SYNCIN, SYSCLK, RANKSEL, COUNTERLOADVAL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6692.11-6692.24" *)
  input COUNTERLOADEN;
  wire COUNTERLOADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6706.17-6706.31" *)
  input [5:0] COUNTERLOADVAL;
  wire [5:0] COUNTERLOADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6693.11-6693.24" *)
  input COUNTERREADEN;
  wire COUNTERREADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6691.18-6691.32" *)
  output [5:0] COUNTERREADVAL;
  wire [5:0] COUNTERREADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6694.11-6694.20" *)
  input DIVIDERST;
  wire DIVIDERST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6695.11-6695.18" *)
  input EDGEADV;
  wire EDGEADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6696.11-6696.21" *)
  input FINEENABLE;
  wire FINEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6697.11-6697.18" *)
  input FINEINC;
  wire FINEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6686.12-6686.24" *)
  output FINEOVERFLOW;
  wire FINEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6698.11-6698.21" *)
  input FREQREFCLK;
  wire FREQREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6687.12-6687.16" *)
  output ICLK;
  wire ICLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6688.12-6688.19" *)
  output ICLKDIV;
  wire ICLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6689.12-6689.22" *)
  output ISERDESRST;
  wire ISERDESRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6699.11-6699.20" *)
  input MEMREFCLK;
  wire MEMREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6700.11-6700.22" *)
  input PHASEREFCLK;
  wire PHASEREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6705.17-6705.24" *)
  input [1:0] RANKSEL;
  wire [1:0] RANKSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6690.12-6690.16" *)
  output RCLK;
  wire RCLK;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6702.11-6702.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6703.11-6703.17" *)
  input SYNCIN;
  wire SYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6704.11-6704.17" *)
  input SYSCLK;
  wire SYSCLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6710.1-6752.10" *)
module PHASER_IN_PHY(DQSFOUND, DQSOUTOFRANGE, FINEOVERFLOW, ICLK, ICLKDIV, ISERDESRST, PHASELOCKED, RCLK, WRENABLE, COUNTERREADVAL, BURSTPENDINGPHY, COUNTERLOADEN, COUNTERREADEN, FINEENABLE, FINEINC, FREQREFCLK, MEMREFCLK, PHASEREFCLK, RST, RSTDQSFIND, SYNCIN
, SYSCLK, ENCALIBPHY, RANKSELPHY, COUNTERLOADVAL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6736.11-6736.26" *)
  input BURSTPENDINGPHY;
  wire BURSTPENDINGPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6737.11-6737.24" *)
  input COUNTERLOADEN;
  wire COUNTERLOADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6751.17-6751.31" *)
  input [5:0] COUNTERLOADVAL;
  wire [5:0] COUNTERLOADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6738.11-6738.24" *)
  input COUNTERREADEN;
  wire COUNTERREADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6735.18-6735.32" *)
  output [5:0] COUNTERREADVAL;
  wire [5:0] COUNTERREADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6726.12-6726.20" *)
  output DQSFOUND;
  wire DQSFOUND;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6727.12-6727.25" *)
  output DQSOUTOFRANGE;
  wire DQSOUTOFRANGE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6749.17-6749.27" *)
  input [1:0] ENCALIBPHY;
  wire [1:0] ENCALIBPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6739.11-6739.21" *)
  input FINEENABLE;
  wire FINEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6740.11-6740.18" *)
  input FINEINC;
  wire FINEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6728.12-6728.24" *)
  output FINEOVERFLOW;
  wire FINEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6741.11-6741.21" *)
  input FREQREFCLK;
  wire FREQREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6729.12-6729.16" *)
  output ICLK;
  wire ICLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6730.12-6730.19" *)
  output ICLKDIV;
  wire ICLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6731.12-6731.22" *)
  output ISERDESRST;
  wire ISERDESRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6742.11-6742.20" *)
  input MEMREFCLK;
  wire MEMREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6732.12-6732.23" *)
  output PHASELOCKED;
  wire PHASELOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6743.11-6743.22" *)
  input PHASEREFCLK;
  wire PHASEREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6750.17-6750.27" *)
  input [1:0] RANKSELPHY;
  wire [1:0] RANKSELPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6733.12-6733.16" *)
  output RCLK;
  wire RCLK;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6745.11-6745.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6746.11-6746.21" *)
  input RSTDQSFIND;
  wire RSTDQSFIND;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6747.11-6747.17" *)
  input SYNCIN;
  wire SYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6748.11-6748.17" *)
  input SYSCLK;
  wire SYSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6734.12-6734.20" *)
  output WRENABLE;
  wire WRENABLE;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6755.1-6794.10" *)
module PHASER_OUT(COARSEOVERFLOW, FINEOVERFLOW, OCLK, OCLKDELAYED, OCLKDIV, OSERDESRST, COUNTERREADVAL, COARSEENABLE, COARSEINC, COUNTERLOADEN, COUNTERREADEN, DIVIDERST, EDGEADV, FINEENABLE, FINEINC, FREQREFCLK, MEMREFCLK, PHASEREFCLK, RST, SELFINEOCLKDELAY, SYNCIN
, SYSCLK, COUNTERLOADVAL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6777.11-6777.23" *)
  input COARSEENABLE;
  wire COARSEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6778.11-6778.20" *)
  input COARSEINC;
  wire COARSEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6770.12-6770.26" *)
  output COARSEOVERFLOW;
  wire COARSEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6779.11-6779.24" *)
  input COUNTERLOADEN;
  wire COUNTERLOADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6793.17-6793.31" *)
  input [8:0] COUNTERLOADVAL;
  wire [8:0] COUNTERLOADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6780.11-6780.24" *)
  input COUNTERREADEN;
  wire COUNTERREADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6776.18-6776.32" *)
  output [8:0] COUNTERREADVAL;
  wire [8:0] COUNTERREADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6781.11-6781.20" *)
  input DIVIDERST;
  wire DIVIDERST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6782.11-6782.18" *)
  input EDGEADV;
  wire EDGEADV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6783.11-6783.21" *)
  input FINEENABLE;
  wire FINEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6784.11-6784.18" *)
  input FINEINC;
  wire FINEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6771.12-6771.24" *)
  output FINEOVERFLOW;
  wire FINEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6785.11-6785.21" *)
  input FREQREFCLK;
  wire FREQREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6786.11-6786.20" *)
  input MEMREFCLK;
  wire MEMREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6772.12-6772.16" *)
  output OCLK;
  wire OCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6773.12-6773.23" *)
  output OCLKDELAYED;
  wire OCLKDELAYED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6774.12-6774.19" *)
  output OCLKDIV;
  wire OCLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6775.12-6775.22" *)
  output OSERDESRST;
  wire OSERDESRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6787.11-6787.22" *)
  input PHASEREFCLK;
  wire PHASEREFCLK;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6789.11-6789.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6790.11-6790.27" *)
  input SELFINEOCLKDELAY;
  wire SELFINEOCLKDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6791.11-6791.17" *)
  input SYNCIN;
  wire SYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6792.11-6792.17" *)
  input SYSCLK;
  wire SYSCLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6797.1-6841.10" *)
module PHASER_OUT_PHY(COARSEOVERFLOW, FINEOVERFLOW, OCLK, OCLKDELAYED, OCLKDIV, OSERDESRST, RDENABLE, CTSBUS, DQSBUS, DTSBUS, COUNTERREADVAL, BURSTPENDINGPHY, COARSEENABLE, COARSEINC, COUNTERLOADEN, COUNTERREADEN, FINEENABLE, FINEINC, FREQREFCLK, MEMREFCLK, PHASEREFCLK
, RST, SELFINEOCLKDELAY, SYNCIN, SYSCLK, ENCALIBPHY, COUNTERLOADVAL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6824.11-6824.26" *)
  input BURSTPENDINGPHY;
  wire BURSTPENDINGPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6825.11-6825.23" *)
  input COARSEENABLE;
  wire COARSEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6826.11-6826.20" *)
  input COARSEINC;
  wire COARSEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6813.12-6813.26" *)
  output COARSEOVERFLOW;
  wire COARSEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6827.11-6827.24" *)
  input COUNTERLOADEN;
  wire COUNTERLOADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6840.17-6840.31" *)
  input [8:0] COUNTERLOADVAL;
  wire [8:0] COUNTERLOADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6828.11-6828.24" *)
  input COUNTERREADEN;
  wire COUNTERREADEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6823.18-6823.32" *)
  output [8:0] COUNTERREADVAL;
  wire [8:0] COUNTERREADVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6820.18-6820.24" *)
  output [1:0] CTSBUS;
  wire [1:0] CTSBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6821.18-6821.24" *)
  output [1:0] DQSBUS;
  wire [1:0] DQSBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6822.18-6822.24" *)
  output [1:0] DTSBUS;
  wire [1:0] DTSBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6839.17-6839.27" *)
  input [1:0] ENCALIBPHY;
  wire [1:0] ENCALIBPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6829.11-6829.21" *)
  input FINEENABLE;
  wire FINEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6830.11-6830.18" *)
  input FINEINC;
  wire FINEINC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6814.12-6814.24" *)
  output FINEOVERFLOW;
  wire FINEOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6831.11-6831.21" *)
  input FREQREFCLK;
  wire FREQREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6832.11-6832.20" *)
  input MEMREFCLK;
  wire MEMREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6815.12-6815.16" *)
  output OCLK;
  wire OCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6816.12-6816.23" *)
  output OCLKDELAYED;
  wire OCLKDELAYED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6817.12-6817.19" *)
  output OCLKDIV;
  wire OCLKDIV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6818.12-6818.22" *)
  output OSERDESRST;
  wire OSERDESRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6833.11-6833.22" *)
  input PHASEREFCLK;
  wire PHASEREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6819.12-6819.20" *)
  output RDENABLE;
  wire RDENABLE;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6835.11-6835.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6836.11-6836.27" *)
  input SELFINEOCLKDELAY;
  wire SELFINEOCLKDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6837.11-6837.17" *)
  input SYNCIN;
  wire SYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6838.11-6838.17" *)
  input SYSCLK;
  wire SYSCLK;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6844.1-6853.10" *)
module PHASER_REF(LOCKED, CLKIN, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6848.11-6848.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6847.12-6847.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6850.11-6850.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6852.11-6852.14" *)
  input RST;
  wire RST;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6856.1-6914.10" *)
module PHY_CONTROL(PHYCTLALMOSTFULL, PHYCTLEMPTY, PHYCTLFULL, PHYCTLREADY, INRANKA, INRANKB, INRANKC, INRANKD, PCENABLECALIB, AUXOUTPUT, INBURSTPENDING, OUTBURSTPENDING, MEMREFCLK, PHYCLK, PHYCTLMSTREMPTY, PHYCTLWRENABLE, PLLLOCK, READCALIBENABLE, REFDLLLOCK, RESET, SYNCIN
, WRITECALIBENABLE, PHYCTLWD);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6900.18-6900.27" *)
  output [3:0] AUXOUTPUT;
  wire [3:0] AUXOUTPUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6901.18-6901.32" *)
  output [3:0] INBURSTPENDING;
  wire [3:0] INBURSTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6895.18-6895.25" *)
  output [1:0] INRANKA;
  wire [1:0] INRANKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6896.18-6896.25" *)
  output [1:0] INRANKB;
  wire [1:0] INRANKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6897.18-6897.25" *)
  output [1:0] INRANKC;
  wire [1:0] INRANKC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6898.18-6898.25" *)
  output [1:0] INRANKD;
  wire [1:0] INRANKD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6903.11-6903.20" *)
  input MEMREFCLK;
  wire MEMREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6902.18-6902.33" *)
  output [3:0] OUTBURSTPENDING;
  wire [3:0] OUTBURSTPENDING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6899.18-6899.31" *)
  output [1:0] PCENABLECALIB;
  wire [1:0] PCENABLECALIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6904.11-6904.17" *)
  input PHYCLK;
  wire PHYCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6891.12-6891.28" *)
  output PHYCTLALMOSTFULL;
  wire PHYCTLALMOSTFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6892.12-6892.23" *)
  output PHYCTLEMPTY;
  wire PHYCTLEMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6893.12-6893.22" *)
  output PHYCTLFULL;
  wire PHYCTLFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6905.11-6905.26" *)
  input PHYCTLMSTREMPTY;
  wire PHYCTLMSTREMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6894.12-6894.23" *)
  output PHYCTLREADY;
  wire PHYCTLREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6913.18-6913.26" *)
  input [31:0] PHYCTLWD;
  wire [31:0] PHYCTLWD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6906.11-6906.25" *)
  input PHYCTLWRENABLE;
  wire PHYCTLWRENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6907.11-6907.18" *)
  input PLLLOCK;
  wire PLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6908.11-6908.26" *)
  input READCALIBENABLE;
  wire READCALIBENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6909.11-6909.21" *)
  input REFDLLLOCK;
  wire REFDLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6910.11-6910.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6911.11-6911.17" *)
  input SYNCIN;
  wire SYNCIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6912.11-6912.27" *)
  input WRITECALIBENABLE;
  wire WRITECALIBENABLE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8800.1-8862.10" *)
module PLLE2_ADV(CLKFBOUT, CLKOUT0, CLKOUT1, CLKOUT2, CLKOUT3, CLKOUT4, CLKOUT5, DRDY, LOCKED, DO, CLKFBIN, CLKIN1, CLKIN2, CLKINSEL, DCLK, DEN, DWE, PWRDWN, RST, DI, DADDR
);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8848.11-8848.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8838.12-8838.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8849.11-8849.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8850.11-8850.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* invertible_pin = "IS_CLKINSEL_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8852.11-8852.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8839.12-8839.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8840.12-8840.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8841.12-8841.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8842.12-8842.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8843.12-8843.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8844.12-8844.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8861.17-8861.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8853.11-8853.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8854.11-8854.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8860.18-8860.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8847.19-8847.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8845.12-8845.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8855.11-8855.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8846.12-8846.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8857.11-8857.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8859.11-8859.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8864.1-8902.10" *)
module PLLE2_BASE(CLKFBOUT, CLKOUT0, CLKOUT1, CLKOUT2, CLKOUT3, CLKOUT4, CLKOUT5, LOCKED, CLKFBIN, CLKIN1, PWRDWN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8898.11-8898.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8890.12-8890.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8899.11-8899.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8891.12-8891.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8892.12-8892.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8893.12-8893.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8894.12-8894.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8895.12-8895.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8896.12-8896.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8897.12-8897.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8900.11-8900.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8901.11-8901.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9065.1-9113.10" *)
module PLLE3_ADV(CLKFBOUT, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUTPHY, DO, DRDY, LOCKED, CLKFBIN, CLKIN, CLKOUTPHYEN, DADDR, DCLK, DEN, DI, DWE, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9100.11-9100.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9090.12-9090.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* invertible_pin = "IS_CLKIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9102.11-9102.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9091.12-9091.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9092.12-9092.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9093.12-9093.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9094.12-9094.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9095.12-9095.21" *)
  output CLKOUTPHY;
  wire CLKOUTPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9103.11-9103.22" *)
  input CLKOUTPHYEN;
  wire CLKOUTPHYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9104.17-9104.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9105.11-9105.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9106.11-9106.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9107.18-9107.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9096.19-9096.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9097.12-9097.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9108.11-9108.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9098.12-9098.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9110.11-9110.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9112.11-9112.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9115.1-9149.10" *)
module PLLE3_BASE(CLKFBOUT, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUTPHY, LOCKED, CLKFBIN, CLKIN, CLKOUTPHYEN, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9141.11-9141.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9133.12-9133.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* invertible_pin = "IS_CLKIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9143.11-9143.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9134.12-9134.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9135.12-9135.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9136.12-9136.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9137.12-9137.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9138.12-9138.21" *)
  output CLKOUTPHY;
  wire CLKOUTPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9144.11-9144.22" *)
  input CLKOUTPHYEN;
  wire CLKOUTPHYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9139.12-9139.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9146.11-9146.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9148.11-9148.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9312.1-9360.10" *)
module PLLE4_ADV(CLKFBOUT, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUTPHY, DO, DRDY, LOCKED, CLKFBIN, CLKIN, CLKOUTPHYEN, DADDR, DCLK, DEN, DI, DWE, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9347.11-9347.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9337.12-9337.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* invertible_pin = "IS_CLKIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9349.11-9349.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9338.12-9338.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9339.12-9339.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9340.12-9340.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9341.12-9341.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9342.12-9342.21" *)
  output CLKOUTPHY;
  wire CLKOUTPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9350.11-9350.22" *)
  input CLKOUTPHYEN;
  wire CLKOUTPHYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9351.17-9351.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9352.11-9352.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9353.11-9353.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9354.18-9354.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9343.19-9343.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9344.12-9344.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9355.11-9355.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9345.12-9345.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9357.11-9357.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9359.11-9359.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9362.1-9396.10" *)
module PLLE4_BASE(CLKFBOUT, CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B, CLKOUTPHY, LOCKED, CLKFBIN, CLKIN, CLKOUTPHYEN, PWRDWN, RST);
  (* invertible_pin = "IS_CLKFBIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9388.11-9388.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9380.12-9380.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* invertible_pin = "IS_CLKIN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9390.11-9390.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9381.12-9381.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9382.12-9382.20" *)
  output CLKOUT0B;
  wire CLKOUT0B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9383.12-9383.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9384.12-9384.20" *)
  output CLKOUT1B;
  wire CLKOUT1B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9385.12-9385.21" *)
  output CLKOUTPHY;
  wire CLKOUTPHY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9391.11-9391.22" *)
  input CLKOUTPHYEN;
  wire CLKOUTPHYEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9386.12-9386.18" *)
  output LOCKED;
  wire LOCKED;
  (* invertible_pin = "IS_PWRDWN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9393.11-9393.17" *)
  input PWRDWN;
  wire PWRDWN;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9395.11-9395.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8404.1-8478.10" *)
module PLL_ADV(CLKFBDCM, CLKFBOUT, CLKOUT0, CLKOUT1, CLKOUT2, CLKOUT3, CLKOUT4, CLKOUT5, CLKOUTDCM0, CLKOUTDCM1, CLKOUTDCM2, CLKOUTDCM3, CLKOUTDCM4, CLKOUTDCM5, DRDY, LOCKED, DO, CLKFBIN, CLKIN1, CLKIN2, CLKINSEL
, DCLK, DEN, DWE, REL, RST, DI, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8450.12-8450.20" *)
  output CLKFBDCM;
  wire CLKFBDCM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8467.11-8467.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8451.12-8451.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8468.11-8468.17" *)
  input CLKIN1;
  wire CLKIN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8469.11-8469.17" *)
  input CLKIN2;
  wire CLKIN2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8470.11-8470.19" *)
  input CLKINSEL;
  wire CLKINSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8452.12-8452.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8453.12-8453.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8454.12-8454.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8455.12-8455.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8456.12-8456.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8457.12-8457.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8458.12-8458.22" *)
  output CLKOUTDCM0;
  wire CLKOUTDCM0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8459.12-8459.22" *)
  output CLKOUTDCM1;
  wire CLKOUTDCM1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8460.12-8460.22" *)
  output CLKOUTDCM2;
  wire CLKOUTDCM2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8461.12-8461.22" *)
  output CLKOUTDCM3;
  wire CLKOUTDCM3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8462.12-8462.22" *)
  output CLKOUTDCM4;
  wire CLKOUTDCM4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8463.12-8463.22" *)
  output CLKOUTDCM5;
  wire CLKOUTDCM5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8477.17-8477.22" *)
  input [4:0] DADDR;
  wire [4:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8471.11-8471.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8472.11-8472.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8476.18-8476.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8466.19-8466.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8464.12-8464.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8473.11-8473.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8465.12-8465.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8474.11-8474.14" *)
  input REL;
  wire REL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8475.11-8475.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8480.1-8519.10" *)
module PLL_BASE(CLKFBOUT, CLKOUT0, CLKOUT1, CLKOUT2, CLKOUT3, CLKOUT4, CLKOUT5, LOCKED, CLKFBIN, CLKIN, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8516.11-8516.18" *)
  input CLKFBIN;
  wire CLKFBIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8508.12-8508.20" *)
  output CLKFBOUT;
  wire CLKFBOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8517.11-8517.16" *)
  input CLKIN;
  wire CLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8509.12-8509.19" *)
  output CLKOUT0;
  wire CLKOUT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8510.12-8510.19" *)
  output CLKOUT1;
  wire CLKOUT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8511.12-8511.19" *)
  output CLKOUT2;
  wire CLKOUT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8512.12-8512.19" *)
  output CLKOUT3;
  wire CLKOUT3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8513.12-8513.19" *)
  output CLKOUT4;
  wire CLKOUT4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8514.12-8514.19" *)
  output CLKOUT5;
  wire CLKOUT5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8515.12-8515.18" *)
  output LOCKED;
  wire LOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8518.11-8518.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8386.1-8402.10" *)
module PMCD(CLKA1, CLKA1D2, CLKA1D4, CLKA1D8, CLKB1, CLKC1, CLKD1, CLKA, CLKB, CLKC, CLKD, REL, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8396.11-8396.15" *)
  input CLKA;
  wire CLKA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8389.12-8389.17" *)
  output CLKA1;
  wire CLKA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8390.12-8390.19" *)
  output CLKA1D2;
  wire CLKA1D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8391.12-8391.19" *)
  output CLKA1D4;
  wire CLKA1D4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8392.12-8392.19" *)
  output CLKA1D8;
  wire CLKA1D8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8397.11-8397.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8393.12-8393.17" *)
  output CLKB1;
  wire CLKB1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8398.11-8398.15" *)
  input CLKC;
  wire CLKC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8394.12-8394.17" *)
  output CLKC1;
  wire CLKC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8399.11-8399.15" *)
  input CLKD;
  wire CLKD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8395.12-8395.17" *)
  output CLKD1;
  wire CLKD1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8400.11-8400.14" *)
  input REL;
  wire REL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8401.11-8401.14" *)
  input RST;
  wire RST;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9953.1-9955.10" *)
module POST_CRC_INTERNAL(CRCERROR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9954.12-9954.20" *)
  output CRCERROR;
  wire CRCERROR;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31094.1-31298.10" *)
module PPC405_ADV(APUFCMDECODED, APUFCMDECUDIVALID, APUFCMENDIAN, APUFCMFLUSH, APUFCMINSTRVALID, APUFCMLOADDVALID, APUFCMOPERANDVALID, APUFCMWRITEBACKOK, APUFCMXERCA, C405CPMCORESLEEPREQ, C405CPMMSRCE, C405CPMMSREE, C405CPMTIMERIRQ, C405CPMTIMERRESETREQ, C405DBGLOADDATAONAPUDBUS, C405DBGMSRWE, C405DBGSTOPACK, C405DBGWBCOMPLETE, C405DBGWBFULL, C405JTGCAPTUREDR, C405JTGEXTEST
, C405JTGPGMOUT, C405JTGSHIFTDR, C405JTGTDO, C405JTGTDOEN, C405JTGUPDATEDR, C405PLBDCUABORT, C405PLBDCUCACHEABLE, C405PLBDCUGUARDED, C405PLBDCUREQUEST, C405PLBDCURNW, C405PLBDCUSIZE2, C405PLBDCUU0ATTR, C405PLBDCUWRITETHRU, C405PLBICUABORT, C405PLBICUCACHEABLE, C405PLBICUREQUEST, C405PLBICUU0ATTR, C405RSTCHIPRESETREQ, C405RSTCORERESETREQ, C405RSTSYSRESETREQ, C405TRCCYCLE
, C405TRCTRIGGEREVENTOUT, C405XXXMACHINECHECK, DCREMACCLK, DCREMACENABLER, DCREMACREAD, DCREMACWRITE, DSOCMBRAMEN, DSOCMBUSY, DSOCMRDADDRVALID, DSOCMWRADDRVALID, EXTDCRREAD, EXTDCRWRITE, ISOCMBRAMEN, ISOCMBRAMEVENWRITEEN, ISOCMBRAMODDWRITEEN, ISOCMDCRBRAMEVENEN, ISOCMDCRBRAMODDEN, ISOCMDCRBRAMRDSELECT, C405TRCTRIGGEREVENTTYPE, C405PLBDCUPRIORITY, C405PLBICUPRIORITY
, C405TRCEVENEXECUTIONSTATUS, C405TRCODDEXECUTIONSTATUS, C405DBGWBIAR, C405PLBICUABUS, APUFCMDECUDI, APUFCMINSTRUCTION, APUFCMLOADDATA, APUFCMRADATA, APUFCMRBDATA, C405PLBDCUABUS, DCREMACDBUS, DSOCMBRAMWRDBUS, EXTDCRDBUSOUT, ISOCMBRAMWRDBUS, APUFCMLOADBYTEEN, C405TRCTRACESTATUS, DSOCMBRAMBYTEWRITE, C405PLBDCUWRDBUS, C405PLBDCUBE, EXTDCRABUS, C405PLBICUSIZE
, ISOCMBRAMRDABUS, ISOCMBRAMWRABUS, DSOCMBRAMABUS, DCREMACABUS, BRAMDSOCMCLK, BRAMISOCMCLK, CPMC405CLOCK, CPMC405CORECLKINACTIVE, CPMC405CPUCLKEN, CPMC405JTAGCLKEN, CPMC405SYNCBYPASS, CPMC405TIMERCLKEN, CPMC405TIMERTICK, CPMDCRCLK, CPMFCMCLK, DBGC405DEBUGHALT, DBGC405EXTBUSHOLDACK, DBGC405UNCONDDEBUGEVENT, DSOCMRWCOMPLETE, EICC405CRITINPUTIRQ, EICC405EXTINPUTIRQ
, EMACDCRACK, EXTDCRACK, FCMAPUDCDCREN, FCMAPUDCDFORCEALIGN, FCMAPUDCDFORCEBESTEERING, FCMAPUDCDFPUOP, FCMAPUDCDGPRWRITE, FCMAPUDCDLDSTBYTE, FCMAPUDCDLDSTDW, FCMAPUDCDLDSTHW, FCMAPUDCDLDSTQW, FCMAPUDCDLDSTWD, FCMAPUDCDLOAD, FCMAPUDCDPRIVOP, FCMAPUDCDRAEN, FCMAPUDCDRBEN, FCMAPUDCDSTORE, FCMAPUDCDTRAPBE, FCMAPUDCDTRAPLE, FCMAPUDCDUPDATE, FCMAPUDCDXERCAEN
, FCMAPUDCDXEROVEN, FCMAPUDECODEBUSY, FCMAPUDONE, FCMAPUEXCEPTION, FCMAPUEXEBLOCKINGMCO, FCMAPUEXENONBLOCKINGMCO, FCMAPUINSTRACK, FCMAPULOADWAIT, FCMAPURESULTVALID, FCMAPUSLEEPNOTREADY, FCMAPUXERCA, FCMAPUXEROV, JTGC405BNDSCANTDO, JTGC405TCK, JTGC405TDI, JTGC405TMS, JTGC405TRSTNEG, MCBCPUCLKEN, MCBJTAGEN, MCBTIMEREN, MCPPCRST
, PLBC405DCUADDRACK, PLBC405DCUBUSY, PLBC405DCUERR, PLBC405DCURDDACK, PLBC405DCUSSIZE1, PLBC405DCUWRDACK, PLBC405ICUADDRACK, PLBC405ICUBUSY, PLBC405ICUERR, PLBC405ICURDDACK, PLBC405ICUSSIZE1, PLBCLK, RSTC405RESETCHIP, RSTC405RESETCORE, RSTC405RESETSYS, TIEC405DETERMINISTICMULT, TIEC405DISOPERANDFWD, TIEC405MMUEN, TIEPVRBIT10, TIEPVRBIT11, TIEPVRBIT28
, TIEPVRBIT29, TIEPVRBIT30, TIEPVRBIT31, TIEPVRBIT8, TIEPVRBIT9, TRCC405TRACEDISABLE, TRCC405TRIGGEREVENTIN, TIEAPUCONTROL, TIEAPUUDI1, TIEAPUUDI2, TIEAPUUDI3, TIEAPUUDI4, TIEAPUUDI5, TIEAPUUDI6, TIEAPUUDI7, TIEAPUUDI8, FCMAPUEXECRFIELD, BRAMDSOCMRDDBUS, BRAMISOCMDCRRDDBUS, EMACDCRDBUS, EXTDCRDBUSIN
, FCMAPURESULT, FCMAPUCR, TIEDCRADDR, BRAMISOCMRDDBUS, PLBC405DCURDDBUS, PLBC405ICURDDBUS, DSARCVALUE, DSCNTLVALUE, ISARCVALUE, ISCNTLVALUE, PLBC405DCURDWDADDR, PLBC405ICURDWDADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31097.12-31097.25" *)
  output APUFCMDECODED;
  wire APUFCMDECODED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31164.18-31164.30" *)
  output [0:2] APUFCMDECUDI;
  wire [0:2] APUFCMDECUDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31098.12-31098.29" *)
  output APUFCMDECUDIVALID;
  wire APUFCMDECUDIVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31099.12-31099.24" *)
  output APUFCMENDIAN;
  wire APUFCMENDIAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31100.12-31100.23" *)
  output APUFCMFLUSH;
  wire APUFCMFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31165.19-31165.36" *)
  output [0:31] APUFCMINSTRUCTION;
  wire [0:31] APUFCMINSTRUCTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31101.12-31101.28" *)
  output APUFCMINSTRVALID;
  wire APUFCMINSTRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31174.18-31174.34" *)
  output [0:3] APUFCMLOADBYTEEN;
  wire [0:3] APUFCMLOADBYTEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31166.19-31166.33" *)
  output [0:31] APUFCMLOADDATA;
  wire [0:31] APUFCMLOADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31102.12-31102.28" *)
  output APUFCMLOADDVALID;
  wire APUFCMLOADDVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31103.12-31103.30" *)
  output APUFCMOPERANDVALID;
  wire APUFCMOPERANDVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31167.19-31167.31" *)
  output [0:31] APUFCMRADATA;
  wire [0:31] APUFCMRADATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31168.19-31168.31" *)
  output [0:31] APUFCMRBDATA;
  wire [0:31] APUFCMRBDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31104.12-31104.29" *)
  output APUFCMWRITEBACKOK;
  wire APUFCMWRITEBACKOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31105.12-31105.23" *)
  output APUFCMXERCA;
  wire APUFCMXERCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31185.11-31185.23" *)
  input BRAMDSOCMCLK;
  wire BRAMDSOCMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31282.18-31282.33" *)
  input [0:31] BRAMDSOCMRDDBUS;
  wire [0:31] BRAMDSOCMRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31186.11-31186.23" *)
  input BRAMISOCMCLK;
  wire BRAMISOCMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31283.18-31283.36" *)
  input [0:31] BRAMISOCMDCRRDDBUS;
  wire [0:31] BRAMISOCMDCRRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31289.18-31289.33" *)
  input [0:63] BRAMISOCMRDDBUS;
  wire [0:63] BRAMISOCMRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31106.12-31106.31" *)
  output C405CPMCORESLEEPREQ;
  wire C405CPMCORESLEEPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31107.12-31107.24" *)
  output C405CPMMSRCE;
  wire C405CPMMSRCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31108.12-31108.24" *)
  output C405CPMMSREE;
  wire C405CPMMSREE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31109.12-31109.27" *)
  output C405CPMTIMERIRQ;
  wire C405CPMTIMERIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31110.12-31110.32" *)
  output C405CPMTIMERRESETREQ;
  wire C405CPMTIMERRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31111.12-31111.36" *)
  output C405DBGLOADDATAONAPUDBUS;
  wire C405DBGLOADDATAONAPUDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31112.12-31112.24" *)
  output C405DBGMSRWE;
  wire C405DBGMSRWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31113.12-31113.26" *)
  output C405DBGSTOPACK;
  wire C405DBGSTOPACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31114.12-31114.29" *)
  output C405DBGWBCOMPLETE;
  wire C405DBGWBCOMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31115.12-31115.25" *)
  output C405DBGWBFULL;
  wire C405DBGWBFULL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31162.19-31162.31" *)
  output [0:29] C405DBGWBIAR;
  wire [0:29] C405DBGWBIAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31116.12-31116.28" *)
  output C405JTGCAPTUREDR;
  wire C405JTGCAPTUREDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31117.12-31117.25" *)
  output C405JTGEXTEST;
  wire C405JTGEXTEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31118.12-31118.25" *)
  output C405JTGPGMOUT;
  wire C405JTGPGMOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31119.12-31119.26" *)
  output C405JTGSHIFTDR;
  wire C405JTGSHIFTDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31120.12-31120.22" *)
  output C405JTGTDO;
  wire C405JTGTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31121.12-31121.24" *)
  output C405JTGTDOEN;
  wire C405JTGTDOEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31122.12-31122.27" *)
  output C405JTGUPDATEDR;
  wire C405JTGUPDATEDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31123.12-31123.27" *)
  output C405PLBDCUABORT;
  wire C405PLBDCUABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31169.19-31169.33" *)
  output [0:31] C405PLBDCUABUS;
  wire [0:31] C405PLBDCUABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31178.18-31178.30" *)
  output [0:7] C405PLBDCUBE;
  wire [0:7] C405PLBDCUBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31124.12-31124.31" *)
  output C405PLBDCUCACHEABLE;
  wire C405PLBDCUCACHEABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31125.12-31125.29" *)
  output C405PLBDCUGUARDED;
  wire C405PLBDCUGUARDED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31158.18-31158.36" *)
  output [0:1] C405PLBDCUPRIORITY;
  wire [0:1] C405PLBDCUPRIORITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31126.12-31126.29" *)
  output C405PLBDCUREQUEST;
  wire C405PLBDCUREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31127.12-31127.25" *)
  output C405PLBDCURNW;
  wire C405PLBDCURNW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31128.12-31128.27" *)
  output C405PLBDCUSIZE2;
  wire C405PLBDCUSIZE2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31129.12-31129.28" *)
  output C405PLBDCUU0ATTR;
  wire C405PLBDCUU0ATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31177.19-31177.35" *)
  output [0:63] C405PLBDCUWRDBUS;
  wire [0:63] C405PLBDCUWRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31130.12-31130.31" *)
  output C405PLBDCUWRITETHRU;
  wire C405PLBDCUWRITETHRU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31131.12-31131.27" *)
  output C405PLBICUABORT;
  wire C405PLBICUABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31163.19-31163.33" *)
  output [0:29] C405PLBICUABUS;
  wire [0:29] C405PLBICUABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31132.12-31132.31" *)
  output C405PLBICUCACHEABLE;
  wire C405PLBICUCACHEABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31159.18-31159.36" *)
  output [0:1] C405PLBICUPRIORITY;
  wire [0:1] C405PLBICUPRIORITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31133.12-31133.29" *)
  output C405PLBICUREQUEST;
  wire C405PLBICUREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31180.18-31180.32" *)
  output [2:3] C405PLBICUSIZE;
  wire [2:3] C405PLBICUSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31134.12-31134.28" *)
  output C405PLBICUU0ATTR;
  wire C405PLBICUU0ATTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31135.12-31135.31" *)
  output C405RSTCHIPRESETREQ;
  wire C405RSTCHIPRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31136.12-31136.31" *)
  output C405RSTCORERESETREQ;
  wire C405RSTCORERESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31137.12-31137.30" *)
  output C405RSTSYSRESETREQ;
  wire C405RSTSYSRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31138.12-31138.24" *)
  output C405TRCCYCLE;
  wire C405TRCCYCLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31160.18-31160.44" *)
  output [0:1] C405TRCEVENEXECUTIONSTATUS;
  wire [0:1] C405TRCEVENEXECUTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31161.18-31161.43" *)
  output [0:1] C405TRCODDEXECUTIONSTATUS;
  wire [0:1] C405TRCODDEXECUTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31175.18-31175.36" *)
  output [0:3] C405TRCTRACESTATUS;
  wire [0:3] C405TRCTRACESTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31139.12-31139.34" *)
  output C405TRCTRIGGEREVENTOUT;
  wire C405TRCTRIGGEREVENTOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31157.19-31157.42" *)
  output [0:10] C405TRCTRIGGEREVENTTYPE;
  wire [0:10] C405TRCTRIGGEREVENTTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31140.12-31140.31" *)
  output C405XXXMACHINECHECK;
  wire C405XXXMACHINECHECK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31187.11-31187.23" *)
  input CPMC405CLOCK;
  wire CPMC405CLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31188.11-31188.33" *)
  input CPMC405CORECLKINACTIVE;
  wire CPMC405CORECLKINACTIVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31189.11-31189.26" *)
  input CPMC405CPUCLKEN;
  wire CPMC405CPUCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31190.11-31190.27" *)
  input CPMC405JTAGCLKEN;
  wire CPMC405JTAGCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31191.11-31191.28" *)
  input CPMC405SYNCBYPASS;
  wire CPMC405SYNCBYPASS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31192.11-31192.28" *)
  input CPMC405TIMERCLKEN;
  wire CPMC405TIMERCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31193.11-31193.27" *)
  input CPMC405TIMERTICK;
  wire CPMC405TIMERTICK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31194.11-31194.20" *)
  input CPMDCRCLK;
  wire CPMDCRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31195.11-31195.20" *)
  input CPMFCMCLK;
  wire CPMFCMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31196.11-31196.27" *)
  input DBGC405DEBUGHALT;
  wire DBGC405DEBUGHALT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31197.11-31197.31" *)
  input DBGC405EXTBUSHOLDACK;
  wire DBGC405EXTBUSHOLDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31198.11-31198.34" *)
  input DBGC405UNCONDDEBUGEVENT;
  wire DBGC405UNCONDDEBUGEVENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31184.18-31184.29" *)
  output [8:9] DCREMACABUS;
  wire [8:9] DCREMACABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31141.12-31141.22" *)
  output DCREMACCLK;
  wire DCREMACCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31170.19-31170.30" *)
  output [0:31] DCREMACDBUS;
  wire [0:31] DCREMACDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31142.12-31142.26" *)
  output DCREMACENABLER;
  wire DCREMACENABLER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31143.12-31143.23" *)
  output DCREMACREAD;
  wire DCREMACREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31144.12-31144.24" *)
  output DCREMACWRITE;
  wire DCREMACWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31292.17-31292.27" *)
  input [0:7] DSARCVALUE;
  wire [0:7] DSARCVALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31293.17-31293.28" *)
  input [0:7] DSCNTLVALUE;
  wire [0:7] DSCNTLVALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31183.19-31183.32" *)
  output [8:29] DSOCMBRAMABUS;
  wire [8:29] DSOCMBRAMABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31176.18-31176.36" *)
  output [0:3] DSOCMBRAMBYTEWRITE;
  wire [0:3] DSOCMBRAMBYTEWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31145.12-31145.23" *)
  output DSOCMBRAMEN;
  wire DSOCMBRAMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31171.19-31171.34" *)
  output [0:31] DSOCMBRAMWRDBUS;
  wire [0:31] DSOCMBRAMWRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31146.12-31146.21" *)
  output DSOCMBUSY;
  wire DSOCMBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31147.12-31147.28" *)
  output DSOCMRDADDRVALID;
  wire DSOCMRDADDRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31199.11-31199.26" *)
  input DSOCMRWCOMPLETE;
  wire DSOCMRWCOMPLETE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31148.12-31148.28" *)
  output DSOCMWRADDRVALID;
  wire DSOCMWRADDRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31200.11-31200.30" *)
  input EICC405CRITINPUTIRQ;
  wire EICC405CRITINPUTIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31201.11-31201.29" *)
  input EICC405EXTINPUTIRQ;
  wire EICC405EXTINPUTIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31202.11-31202.21" *)
  input EMACDCRACK;
  wire EMACDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31284.18-31284.29" *)
  input [0:31] EMACDCRDBUS;
  wire [0:31] EMACDCRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31179.18-31179.28" *)
  output [0:9] EXTDCRABUS;
  wire [0:9] EXTDCRABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31203.11-31203.20" *)
  input EXTDCRACK;
  wire EXTDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31285.18-31285.30" *)
  input [0:31] EXTDCRDBUSIN;
  wire [0:31] EXTDCRDBUSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31172.19-31172.32" *)
  output [0:31] EXTDCRDBUSOUT;
  wire [0:31] EXTDCRDBUSOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31149.12-31149.22" *)
  output EXTDCRREAD;
  wire EXTDCRREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31150.12-31150.23" *)
  output EXTDCRWRITE;
  wire EXTDCRWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31287.17-31287.25" *)
  input [0:3] FCMAPUCR;
  wire [0:3] FCMAPUCR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31204.11-31204.24" *)
  input FCMAPUDCDCREN;
  wire FCMAPUDCDCREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31205.11-31205.30" *)
  input FCMAPUDCDFORCEALIGN;
  wire FCMAPUDCDFORCEALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31206.11-31206.35" *)
  input FCMAPUDCDFORCEBESTEERING;
  wire FCMAPUDCDFORCEBESTEERING;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31207.11-31207.25" *)
  input FCMAPUDCDFPUOP;
  wire FCMAPUDCDFPUOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31208.11-31208.28" *)
  input FCMAPUDCDGPRWRITE;
  wire FCMAPUDCDGPRWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31209.11-31209.28" *)
  input FCMAPUDCDLDSTBYTE;
  wire FCMAPUDCDLDSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31210.11-31210.26" *)
  input FCMAPUDCDLDSTDW;
  wire FCMAPUDCDLDSTDW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31211.11-31211.26" *)
  input FCMAPUDCDLDSTHW;
  wire FCMAPUDCDLDSTHW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31212.11-31212.26" *)
  input FCMAPUDCDLDSTQW;
  wire FCMAPUDCDLDSTQW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31213.11-31213.26" *)
  input FCMAPUDCDLDSTWD;
  wire FCMAPUDCDLDSTWD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31214.11-31214.24" *)
  input FCMAPUDCDLOAD;
  wire FCMAPUDCDLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31215.11-31215.26" *)
  input FCMAPUDCDPRIVOP;
  wire FCMAPUDCDPRIVOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31216.11-31216.24" *)
  input FCMAPUDCDRAEN;
  wire FCMAPUDCDRAEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31217.11-31217.24" *)
  input FCMAPUDCDRBEN;
  wire FCMAPUDCDRBEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31218.11-31218.25" *)
  input FCMAPUDCDSTORE;
  wire FCMAPUDCDSTORE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31219.11-31219.26" *)
  input FCMAPUDCDTRAPBE;
  wire FCMAPUDCDTRAPBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31220.11-31220.26" *)
  input FCMAPUDCDTRAPLE;
  wire FCMAPUDCDTRAPLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31221.11-31221.26" *)
  input FCMAPUDCDUPDATE;
  wire FCMAPUDCDUPDATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31222.11-31222.27" *)
  input FCMAPUDCDXERCAEN;
  wire FCMAPUDCDXERCAEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31223.11-31223.27" *)
  input FCMAPUDCDXEROVEN;
  wire FCMAPUDCDXEROVEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31224.11-31224.27" *)
  input FCMAPUDECODEBUSY;
  wire FCMAPUDECODEBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31225.11-31225.21" *)
  input FCMAPUDONE;
  wire FCMAPUDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31226.11-31226.26" *)
  input FCMAPUEXCEPTION;
  wire FCMAPUEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31227.11-31227.31" *)
  input FCMAPUEXEBLOCKINGMCO;
  wire FCMAPUEXEBLOCKINGMCO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31281.17-31281.33" *)
  input [0:2] FCMAPUEXECRFIELD;
  wire [0:2] FCMAPUEXECRFIELD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31228.11-31228.34" *)
  input FCMAPUEXENONBLOCKINGMCO;
  wire FCMAPUEXENONBLOCKINGMCO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31229.11-31229.25" *)
  input FCMAPUINSTRACK;
  wire FCMAPUINSTRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31230.11-31230.25" *)
  input FCMAPULOADWAIT;
  wire FCMAPULOADWAIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31286.18-31286.30" *)
  input [0:31] FCMAPURESULT;
  wire [0:31] FCMAPURESULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31231.11-31231.28" *)
  input FCMAPURESULTVALID;
  wire FCMAPURESULTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31232.11-31232.30" *)
  input FCMAPUSLEEPNOTREADY;
  wire FCMAPUSLEEPNOTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31233.11-31233.22" *)
  input FCMAPUXERCA;
  wire FCMAPUXERCA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31234.11-31234.22" *)
  input FCMAPUXEROV;
  wire FCMAPUXEROV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31294.17-31294.27" *)
  input [0:7] ISARCVALUE;
  wire [0:7] ISARCVALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31295.17-31295.28" *)
  input [0:7] ISCNTLVALUE;
  wire [0:7] ISCNTLVALUE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31151.12-31151.23" *)
  output ISOCMBRAMEN;
  wire ISOCMBRAMEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31152.12-31152.32" *)
  output ISOCMBRAMEVENWRITEEN;
  wire ISOCMBRAMEVENWRITEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31153.12-31153.31" *)
  output ISOCMBRAMODDWRITEEN;
  wire ISOCMBRAMODDWRITEEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31181.19-31181.34" *)
  output [8:28] ISOCMBRAMRDABUS;
  wire [8:28] ISOCMBRAMRDABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31182.19-31182.34" *)
  output [8:28] ISOCMBRAMWRABUS;
  wire [8:28] ISOCMBRAMWRABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31173.19-31173.34" *)
  output [0:31] ISOCMBRAMWRDBUS;
  wire [0:31] ISOCMBRAMWRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31154.12-31154.30" *)
  output ISOCMDCRBRAMEVENEN;
  wire ISOCMDCRBRAMEVENEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31155.12-31155.29" *)
  output ISOCMDCRBRAMODDEN;
  wire ISOCMDCRBRAMODDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31156.12-31156.32" *)
  output ISOCMDCRBRAMRDSELECT;
  wire ISOCMDCRBRAMRDSELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31235.11-31235.28" *)
  input JTGC405BNDSCANTDO;
  wire JTGC405BNDSCANTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31236.11-31236.21" *)
  input JTGC405TCK;
  wire JTGC405TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31237.11-31237.21" *)
  input JTGC405TDI;
  wire JTGC405TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31238.11-31238.21" *)
  input JTGC405TMS;
  wire JTGC405TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31239.11-31239.25" *)
  input JTGC405TRSTNEG;
  wire JTGC405TRSTNEG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31240.11-31240.22" *)
  input MCBCPUCLKEN;
  wire MCBCPUCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31241.11-31241.20" *)
  input MCBJTAGEN;
  wire MCBJTAGEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31242.11-31242.21" *)
  input MCBTIMEREN;
  wire MCBTIMEREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31243.11-31243.19" *)
  input MCPPCRST;
  wire MCPPCRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31244.11-31244.28" *)
  input PLBC405DCUADDRACK;
  wire PLBC405DCUADDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31245.11-31245.25" *)
  input PLBC405DCUBUSY;
  wire PLBC405DCUBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31246.11-31246.24" *)
  input PLBC405DCUERR;
  wire PLBC405DCUERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31247.11-31247.27" *)
  input PLBC405DCURDDACK;
  wire PLBC405DCURDDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31290.18-31290.34" *)
  input [0:63] PLBC405DCURDDBUS;
  wire [0:63] PLBC405DCURDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31296.17-31296.35" *)
  input [1:3] PLBC405DCURDWDADDR;
  wire [1:3] PLBC405DCURDWDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31248.11-31248.27" *)
  input PLBC405DCUSSIZE1;
  wire PLBC405DCUSSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31249.11-31249.27" *)
  input PLBC405DCUWRDACK;
  wire PLBC405DCUWRDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31250.11-31250.28" *)
  input PLBC405ICUADDRACK;
  wire PLBC405ICUADDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31251.11-31251.25" *)
  input PLBC405ICUBUSY;
  wire PLBC405ICUBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31252.11-31252.24" *)
  input PLBC405ICUERR;
  wire PLBC405ICUERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31253.11-31253.27" *)
  input PLBC405ICURDDACK;
  wire PLBC405ICURDDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31291.18-31291.34" *)
  input [0:63] PLBC405ICURDDBUS;
  wire [0:63] PLBC405ICURDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31297.17-31297.35" *)
  input [1:3] PLBC405ICURDWDADDR;
  wire [1:3] PLBC405ICURDWDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31254.11-31254.27" *)
  input PLBC405ICUSSIZE1;
  wire PLBC405ICUSSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31255.11-31255.17" *)
  input PLBCLK;
  wire PLBCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31256.11-31256.27" *)
  input RSTC405RESETCHIP;
  wire RSTC405RESETCHIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31257.11-31257.27" *)
  input RSTC405RESETCORE;
  wire RSTC405RESETCORE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31258.11-31258.26" *)
  input RSTC405RESETSYS;
  wire RSTC405RESETSYS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31272.18-31272.31" *)
  input [0:15] TIEAPUCONTROL;
  wire [0:15] TIEAPUCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31273.18-31273.28" *)
  input [0:23] TIEAPUUDI1;
  wire [0:23] TIEAPUUDI1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31274.18-31274.28" *)
  input [0:23] TIEAPUUDI2;
  wire [0:23] TIEAPUUDI2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31275.18-31275.28" *)
  input [0:23] TIEAPUUDI3;
  wire [0:23] TIEAPUUDI3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31276.18-31276.28" *)
  input [0:23] TIEAPUUDI4;
  wire [0:23] TIEAPUUDI4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31277.18-31277.28" *)
  input [0:23] TIEAPUUDI5;
  wire [0:23] TIEAPUUDI5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31278.18-31278.28" *)
  input [0:23] TIEAPUUDI6;
  wire [0:23] TIEAPUUDI6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31279.18-31279.28" *)
  input [0:23] TIEAPUUDI7;
  wire [0:23] TIEAPUUDI7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31280.18-31280.28" *)
  input [0:23] TIEAPUUDI8;
  wire [0:23] TIEAPUUDI8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31259.11-31259.35" *)
  input TIEC405DETERMINISTICMULT;
  wire TIEC405DETERMINISTICMULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31260.11-31260.31" *)
  input TIEC405DISOPERANDFWD;
  wire TIEC405DISOPERANDFWD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31261.11-31261.23" *)
  input TIEC405MMUEN;
  wire TIEC405MMUEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31288.17-31288.27" *)
  input [0:5] TIEDCRADDR;
  wire [0:5] TIEDCRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31262.11-31262.22" *)
  input TIEPVRBIT10;
  wire TIEPVRBIT10;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31263.11-31263.22" *)
  input TIEPVRBIT11;
  wire TIEPVRBIT11;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31264.11-31264.22" *)
  input TIEPVRBIT28;
  wire TIEPVRBIT28;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31265.11-31265.22" *)
  input TIEPVRBIT29;
  wire TIEPVRBIT29;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31266.11-31266.22" *)
  input TIEPVRBIT30;
  wire TIEPVRBIT30;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31267.11-31267.22" *)
  input TIEPVRBIT31;
  wire TIEPVRBIT31;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31268.11-31268.21" *)
  input TIEPVRBIT8;
  wire TIEPVRBIT8;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31269.11-31269.21" *)
  input TIEPVRBIT9;
  wire TIEPVRBIT9;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31270.11-31270.30" *)
  input TRCC405TRACEDISABLE;
  wire TRCC405TRACEDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31271.11-31271.32" *)
  input TRCC405TRIGGEREVENTIN;
  wire TRCC405TRIGGEREVENTIN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31300.1-31687.10" *)
module PPC440(APUFCMDECFPUOP, APUFCMDECLOAD, APUFCMDECNONAUTON, APUFCMDECSTORE, APUFCMDECUDIVALID, APUFCMENDIAN, APUFCMFLUSH, APUFCMINSTRVALID, APUFCMLOADDVALID, APUFCMMSRFE0, APUFCMMSRFE1, APUFCMNEXTINSTRREADY, APUFCMOPERANDVALID, APUFCMWRITEBACKOK, C440CPMCORESLEEPREQ, C440CPMDECIRPTREQ, C440CPMFITIRPTREQ, C440CPMMSRCE, C440CPMMSREE, C440CPMTIMERRESETREQ, C440CPMWDIRPTREQ
, C440JTGTDO, C440JTGTDOEN, C440MACHINECHECK, C440RSTCHIPRESETREQ, C440RSTCORERESETREQ, C440RSTSYSTEMRESETREQ, C440TRCCYCLE, C440TRCTRIGGEREVENTOUT, DMA0LLRSTENGINEACK, DMA0LLRXDSTRDYN, DMA0LLTXEOFN, DMA0LLTXEOPN, DMA0LLTXSOFN, DMA0LLTXSOPN, DMA0LLTXSRCRDYN, DMA0RXIRQ, DMA0TXIRQ, DMA1LLRSTENGINEACK, DMA1LLRXDSTRDYN, DMA1LLTXEOFN, DMA1LLTXEOPN
, DMA1LLTXSOFN, DMA1LLTXSOPN, DMA1LLTXSRCRDYN, DMA1RXIRQ, DMA1TXIRQ, DMA2LLRSTENGINEACK, DMA2LLRXDSTRDYN, DMA2LLTXEOFN, DMA2LLTXEOPN, DMA2LLTXSOFN, DMA2LLTXSOPN, DMA2LLTXSRCRDYN, DMA2RXIRQ, DMA2TXIRQ, DMA3LLRSTENGINEACK, DMA3LLRXDSTRDYN, DMA3LLTXEOFN, DMA3LLTXEOPN, DMA3LLTXSOFN, DMA3LLTXSOPN, DMA3LLTXSRCRDYN
, DMA3RXIRQ, DMA3TXIRQ, MIMCADDRESSVALID, MIMCBANKCONFLICT, MIMCREADNOTWRITE, MIMCROWCONFLICT, MIMCWRITEDATAVALID, PPCCPMINTERCONNECTBUSY, PPCDMDCRREAD, PPCDMDCRWRITE, PPCDSDCRACK, PPCDSDCRTIMEOUTWAIT, PPCEICINTERCONNECTIRQ, PPCMPLBABORT, PPCMPLBBUSLOCK, PPCMPLBLOCKERR, PPCMPLBRDBURST, PPCMPLBREQUEST, PPCMPLBRNW, PPCMPLBWRBURST, PPCS0PLBADDRACK
, PPCS0PLBRDBTERM, PPCS0PLBRDCOMP, PPCS0PLBRDDACK, PPCS0PLBREARBITRATE, PPCS0PLBWAIT, PPCS0PLBWRBTERM, PPCS0PLBWRCOMP, PPCS0PLBWRDACK, PPCS1PLBADDRACK, PPCS1PLBRDBTERM, PPCS1PLBRDCOMP, PPCS1PLBRDDACK, PPCS1PLBREARBITRATE, PPCS1PLBWAIT, PPCS1PLBWRBTERM, PPCS1PLBWRCOMP, PPCS1PLBWRDACK, APUFCMLOADDATA, MIMCWRITEDATA, PPCMPLBWRDBUS, PPCS0PLBRDDBUS
, PPCS1PLBRDDBUS, C440TRCTRIGGEREVENTTYPE, MIMCBYTEENABLE, PPCMPLBBE, PPCMPLBTATTRIBUTE, PPCMPLBPRIORITY, PPCS0PLBSSIZE, PPCS1PLBSSIZE, APUFCMDECLDSTXFERSIZE, C440TRCBRANCHSTATUS, PPCMPLBTYPE, APUFCMINSTRUCTION, APUFCMRADATA, APUFCMRBDATA, DMA0LLTXD, DMA1LLTXD, DMA2LLTXD, DMA3LLTXD, PPCDMDCRDBUSOUT, PPCDSDCRDBUSIN, PPCMPLBABUS
, MIMCADDRESS, APUFCMDECUDI, APUFCMLOADBYTEADDR, DMA0LLTXREM, DMA1LLTXREM, DMA2LLTXREM, DMA3LLTXREM, PPCMPLBSIZE, PPCS0PLBMBUSY, PPCS0PLBMIRQ, PPCS0PLBMRDERR, PPCS0PLBMWRERR, PPCS0PLBRDWDADDR, PPCS1PLBMBUSY, PPCS1PLBMIRQ, PPCS1PLBMRDERR, PPCS1PLBMWRERR, PPCS1PLBRDWDADDR, C440TRCEXECUTIONSTATUS, C440TRCTRACESTATUS, C440DBGSYSTEMCONTROL
, PPCDMDCRABUS, PPCDMDCRUABUS, PPCMPLBUABUS, CPMC440CLK, CPMC440CLKEN, CPMC440CORECLOCKINACTIVE, CPMC440TIMERCLOCK, CPMDCRCLK, CPMDMA0LLCLK, CPMDMA1LLCLK, CPMDMA2LLCLK, CPMDMA3LLCLK, CPMFCMCLK, CPMINTERCONNECTCLK, CPMINTERCONNECTCLKEN, CPMINTERCONNECTCLKNTO1, CPMMCCLK, CPMPPCMPLBCLK, CPMPPCS0PLBCLK, CPMPPCS1PLBCLK, DBGC440DEBUGHALT
, DBGC440UNCONDDEBUGEVENT, DCRPPCDMACK, DCRPPCDMTIMEOUTWAIT, DCRPPCDSREAD, DCRPPCDSWRITE, EICC440CRITIRQ, EICC440EXTIRQ, FCMAPUCONFIRMINSTR, FCMAPUDONE, FCMAPUEXCEPTION, FCMAPUFPSCRFEX, FCMAPURESULTVALID, FCMAPUSLEEPNOTREADY, JTGC440TCK, JTGC440TDI, JTGC440TMS, JTGC440TRSTNEG, LLDMA0RSTENGINEREQ, LLDMA0RXEOFN, LLDMA0RXEOPN, LLDMA0RXSOFN
, LLDMA0RXSOPN, LLDMA0RXSRCRDYN, LLDMA0TXDSTRDYN, LLDMA1RSTENGINEREQ, LLDMA1RXEOFN, LLDMA1RXEOPN, LLDMA1RXSOFN, LLDMA1RXSOPN, LLDMA1RXSRCRDYN, LLDMA1TXDSTRDYN, LLDMA2RSTENGINEREQ, LLDMA2RXEOFN, LLDMA2RXEOPN, LLDMA2RXSOFN, LLDMA2RXSOPN, LLDMA2RXSRCRDYN, LLDMA2TXDSTRDYN, LLDMA3RSTENGINEREQ, LLDMA3RXEOFN, LLDMA3RXEOPN, LLDMA3RXSOFN
, LLDMA3RXSOPN, LLDMA3RXSRCRDYN, LLDMA3TXDSTRDYN, MCMIADDRREADYTOACCEPT, MCMIREADDATAERR, MCMIREADDATAVALID, PLBPPCMADDRACK, PLBPPCMMBUSY, PLBPPCMMIRQ, PLBPPCMMRDERR, PLBPPCMMWRERR, PLBPPCMRDBTERM, PLBPPCMRDDACK, PLBPPCMRDPENDREQ, PLBPPCMREARBITRATE, PLBPPCMTIMEOUT, PLBPPCMWRBTERM, PLBPPCMWRDACK, PLBPPCMWRPENDREQ, PLBPPCS0ABORT, PLBPPCS0BUSLOCK
, PLBPPCS0LOCKERR, PLBPPCS0PAVALID, PLBPPCS0RDBURST, PLBPPCS0RDPENDREQ, PLBPPCS0RDPRIM, PLBPPCS0RNW, PLBPPCS0SAVALID, PLBPPCS0WRBURST, PLBPPCS0WRPENDREQ, PLBPPCS0WRPRIM, PLBPPCS1ABORT, PLBPPCS1BUSLOCK, PLBPPCS1LOCKERR, PLBPPCS1PAVALID, PLBPPCS1RDBURST, PLBPPCS1RDPENDREQ, PLBPPCS1RDPRIM, PLBPPCS1RNW, PLBPPCS1SAVALID, PLBPPCS1WRBURST, PLBPPCS1WRPENDREQ
, PLBPPCS1WRPRIM, RSTC440RESETCHIP, RSTC440RESETCORE, RSTC440RESETSYSTEM, TIEC440ENDIANRESET, TRCC440TRACEDISABLE, TRCC440TRIGGEREVENTIN, FCMAPUSTOREDATA, MCMIREADDATA, PLBPPCMRDDBUS, PLBPPCS0WRDBUS, PLBPPCS1WRDBUS, PLBPPCS0BE, PLBPPCS0TATTRIBUTE, PLBPPCS1BE, PLBPPCS1TATTRIBUTE, PLBPPCMRDPENDPRI, PLBPPCMREQPRI, PLBPPCMSSIZE, PLBPPCMWRPENDPRI, PLBPPCS0MASTERID
, PLBPPCS0MSIZE, PLBPPCS0RDPENDPRI, PLBPPCS0REQPRI, PLBPPCS0WRPENDPRI, PLBPPCS1MASTERID, PLBPPCS1MSIZE, PLBPPCS1RDPENDPRI, PLBPPCS1REQPRI, PLBPPCS1WRPENDPRI, TIEC440DCURDLDCACHEPLBPRIO, TIEC440DCURDNONCACHEPLBPRIO, TIEC440DCURDTOUCHPLBPRIO, TIEC440DCURDURGENTPLBPRIO, TIEC440DCUWRFLUSHPLBPRIO, TIEC440DCUWRSTOREPLBPRIO, TIEC440DCUWRURGENTPLBPRIO, TIEC440ICURDFETCHPLBPRIO, TIEC440ICURDSPECPLBPRIO, TIEC440ICURDTOUCHPLBPRIO, TIEDCRBASEADDR, PLBPPCS0TYPE
, PLBPPCS1TYPE, DCRPPCDMDBUSIN, DCRPPCDSDBUSOUT, FCMAPURESULT, LLDMA0RXD, LLDMA1RXD, LLDMA2RXD, LLDMA3RXD, PLBPPCS0ABUS, PLBPPCS1ABUS, FCMAPUCR, LLDMA0RXREM, LLDMA1RXREM, LLDMA2RXREM, LLDMA3RXREM, PLBPPCMRDWDADDR, PLBPPCS0SIZE, PLBPPCS1SIZE, TIEC440ERPNRESET, TIEC440USERRESET, DBGC440SYSTEMSTATUS
, DCRPPCDSABUS, PLBPPCS0UABUS, PLBPPCS1UABUS, TIEC440PIR, TIEC440PVR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31367.12-31367.26" *)
  output APUFCMDECFPUOP;
  wire APUFCMDECFPUOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31480.18-31480.39" *)
  output [0:2] APUFCMDECLDSTXFERSIZE;
  wire [0:2] APUFCMDECLDSTXFERSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31368.12-31368.25" *)
  output APUFCMDECLOAD;
  wire APUFCMDECLOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31369.12-31369.29" *)
  output APUFCMDECNONAUTON;
  wire APUFCMDECNONAUTON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31370.12-31370.26" *)
  output APUFCMDECSTORE;
  wire APUFCMDECSTORE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31494.18-31494.30" *)
  output [0:3] APUFCMDECUDI;
  wire [0:3] APUFCMDECUDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31371.12-31371.29" *)
  output APUFCMDECUDIVALID;
  wire APUFCMDECUDIVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31372.12-31372.24" *)
  output APUFCMENDIAN;
  wire APUFCMENDIAN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31373.12-31373.23" *)
  output APUFCMFLUSH;
  wire APUFCMFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31483.19-31483.36" *)
  output [0:31] APUFCMINSTRUCTION;
  wire [0:31] APUFCMINSTRUCTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31374.12-31374.28" *)
  output APUFCMINSTRVALID;
  wire APUFCMINSTRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31495.18-31495.36" *)
  output [0:3] APUFCMLOADBYTEADDR;
  wire [0:3] APUFCMLOADBYTEADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31468.20-31468.34" *)
  output [0:127] APUFCMLOADDATA;
  wire [0:127] APUFCMLOADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31375.12-31375.28" *)
  output APUFCMLOADDVALID;
  wire APUFCMLOADDVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31376.12-31376.24" *)
  output APUFCMMSRFE0;
  wire APUFCMMSRFE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31377.12-31377.24" *)
  output APUFCMMSRFE1;
  wire APUFCMMSRFE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31378.12-31378.32" *)
  output APUFCMNEXTINSTRREADY;
  wire APUFCMNEXTINSTRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31379.12-31379.30" *)
  output APUFCMOPERANDVALID;
  wire APUFCMOPERANDVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31484.19-31484.31" *)
  output [0:31] APUFCMRADATA;
  wire [0:31] APUFCMRADATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31485.19-31485.31" *)
  output [0:31] APUFCMRBDATA;
  wire [0:31] APUFCMRBDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31380.12-31380.29" *)
  output APUFCMWRITEBACKOK;
  wire APUFCMWRITEBACKOK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31381.12-31381.31" *)
  output C440CPMCORESLEEPREQ;
  wire C440CPMCORESLEEPREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31382.12-31382.29" *)
  output C440CPMDECIRPTREQ;
  wire C440CPMDECIRPTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31383.12-31383.29" *)
  output C440CPMFITIRPTREQ;
  wire C440CPMFITIRPTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31384.12-31384.24" *)
  output C440CPMMSRCE;
  wire C440CPMMSRCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31385.12-31385.24" *)
  output C440CPMMSREE;
  wire C440CPMMSREE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31386.12-31386.32" *)
  output C440CPMTIMERRESETREQ;
  wire C440CPMTIMERRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31387.12-31387.28" *)
  output C440CPMWDIRPTREQ;
  wire C440CPMWDIRPTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31513.18-31513.38" *)
  output [0:7] C440DBGSYSTEMCONTROL;
  wire [0:7] C440DBGSYSTEMCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31388.12-31388.22" *)
  output C440JTGTDO;
  wire C440JTGTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31389.12-31389.24" *)
  output C440JTGTDOEN;
  wire C440JTGTDOEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31390.12-31390.28" *)
  output C440MACHINECHECK;
  wire C440MACHINECHECK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31391.12-31391.31" *)
  output C440RSTCHIPRESETREQ;
  wire C440RSTCHIPRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31392.12-31392.31" *)
  output C440RSTCORERESETREQ;
  wire C440RSTCORERESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31393.12-31393.33" *)
  output C440RSTSYSTEMRESETREQ;
  wire C440RSTSYSTEMRESETREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31481.18-31481.37" *)
  output [0:2] C440TRCBRANCHSTATUS;
  wire [0:2] C440TRCBRANCHSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31394.12-31394.24" *)
  output C440TRCCYCLE;
  wire C440TRCCYCLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31511.18-31511.40" *)
  output [0:4] C440TRCEXECUTIONSTATUS;
  wire [0:4] C440TRCEXECUTIONSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31512.18-31512.36" *)
  output [0:6] C440TRCTRACESTATUS;
  wire [0:6] C440TRCTRACESTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31395.12-31395.34" *)
  output C440TRCTRIGGEREVENTOUT;
  wire C440TRCTRIGGEREVENTOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31473.19-31473.42" *)
  output [0:13] C440TRCTRIGGEREVENTTYPE;
  wire [0:13] C440TRCTRIGGEREVENTTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31517.11-31517.21" *)
  input CPMC440CLK;
  wire CPMC440CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31518.11-31518.23" *)
  input CPMC440CLKEN;
  wire CPMC440CLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31519.11-31519.35" *)
  input CPMC440CORECLOCKINACTIVE;
  wire CPMC440CORECLOCKINACTIVE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31520.11-31520.28" *)
  input CPMC440TIMERCLOCK;
  wire CPMC440TIMERCLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31521.11-31521.20" *)
  input CPMDCRCLK;
  wire CPMDCRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31522.11-31522.23" *)
  input CPMDMA0LLCLK;
  wire CPMDMA0LLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31523.11-31523.23" *)
  input CPMDMA1LLCLK;
  wire CPMDMA1LLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31524.11-31524.23" *)
  input CPMDMA2LLCLK;
  wire CPMDMA2LLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31525.11-31525.23" *)
  input CPMDMA3LLCLK;
  wire CPMDMA3LLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31526.11-31526.20" *)
  input CPMFCMCLK;
  wire CPMFCMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31527.11-31527.29" *)
  input CPMINTERCONNECTCLK;
  wire CPMINTERCONNECTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31528.11-31528.31" *)
  input CPMINTERCONNECTCLKEN;
  wire CPMINTERCONNECTCLKEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31529.11-31529.33" *)
  input CPMINTERCONNECTCLKNTO1;
  wire CPMINTERCONNECTCLKNTO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31530.11-31530.19" *)
  input CPMMCCLK;
  wire CPMMCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31531.11-31531.24" *)
  input CPMPPCMPLBCLK;
  wire CPMPPCMPLBCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31532.11-31532.25" *)
  input CPMPPCS0PLBCLK;
  wire CPMPPCS0PLBCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31533.11-31533.25" *)
  input CPMPPCS1PLBCLK;
  wire CPMPPCS1PLBCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31534.11-31534.27" *)
  input DBGC440DEBUGHALT;
  wire DBGC440DEBUGHALT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31681.17-31681.36" *)
  input [0:4] DBGC440SYSTEMSTATUS;
  wire [0:4] DBGC440SYSTEMSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31535.11-31535.34" *)
  input DBGC440UNCONDDEBUGEVENT;
  wire DBGC440UNCONDDEBUGEVENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31536.11-31536.22" *)
  input DCRPPCDMACK;
  wire DCRPPCDMACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31662.18-31662.32" *)
  input [0:31] DCRPPCDMDBUSIN;
  wire [0:31] DCRPPCDMDBUSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31537.11-31537.30" *)
  input DCRPPCDMTIMEOUTWAIT;
  wire DCRPPCDMTIMEOUTWAIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31682.17-31682.29" *)
  input [0:9] DCRPPCDSABUS;
  wire [0:9] DCRPPCDSABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31663.18-31663.33" *)
  input [0:31] DCRPPCDSDBUSOUT;
  wire [0:31] DCRPPCDSDBUSOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31538.11-31538.23" *)
  input DCRPPCDSREAD;
  wire DCRPPCDSREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31539.11-31539.24" *)
  input DCRPPCDSWRITE;
  wire DCRPPCDSWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31396.12-31396.30" *)
  output DMA0LLRSTENGINEACK;
  wire DMA0LLRSTENGINEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31397.12-31397.27" *)
  output DMA0LLRXDSTRDYN;
  wire DMA0LLRXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31486.19-31486.28" *)
  output [0:31] DMA0LLTXD;
  wire [0:31] DMA0LLTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31398.12-31398.24" *)
  output DMA0LLTXEOFN;
  wire DMA0LLTXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31399.12-31399.24" *)
  output DMA0LLTXEOPN;
  wire DMA0LLTXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31496.18-31496.29" *)
  output [0:3] DMA0LLTXREM;
  wire [0:3] DMA0LLTXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31400.12-31400.24" *)
  output DMA0LLTXSOFN;
  wire DMA0LLTXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31401.12-31401.24" *)
  output DMA0LLTXSOPN;
  wire DMA0LLTXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31402.12-31402.27" *)
  output DMA0LLTXSRCRDYN;
  wire DMA0LLTXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31403.12-31403.21" *)
  output DMA0RXIRQ;
  wire DMA0RXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31404.12-31404.21" *)
  output DMA0TXIRQ;
  wire DMA0TXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31405.12-31405.30" *)
  output DMA1LLRSTENGINEACK;
  wire DMA1LLRSTENGINEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31406.12-31406.27" *)
  output DMA1LLRXDSTRDYN;
  wire DMA1LLRXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31487.19-31487.28" *)
  output [0:31] DMA1LLTXD;
  wire [0:31] DMA1LLTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31407.12-31407.24" *)
  output DMA1LLTXEOFN;
  wire DMA1LLTXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31408.12-31408.24" *)
  output DMA1LLTXEOPN;
  wire DMA1LLTXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31497.18-31497.29" *)
  output [0:3] DMA1LLTXREM;
  wire [0:3] DMA1LLTXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31409.12-31409.24" *)
  output DMA1LLTXSOFN;
  wire DMA1LLTXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31410.12-31410.24" *)
  output DMA1LLTXSOPN;
  wire DMA1LLTXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31411.12-31411.27" *)
  output DMA1LLTXSRCRDYN;
  wire DMA1LLTXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31412.12-31412.21" *)
  output DMA1RXIRQ;
  wire DMA1RXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31413.12-31413.21" *)
  output DMA1TXIRQ;
  wire DMA1TXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31414.12-31414.30" *)
  output DMA2LLRSTENGINEACK;
  wire DMA2LLRSTENGINEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31415.12-31415.27" *)
  output DMA2LLRXDSTRDYN;
  wire DMA2LLRXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31488.19-31488.28" *)
  output [0:31] DMA2LLTXD;
  wire [0:31] DMA2LLTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31416.12-31416.24" *)
  output DMA2LLTXEOFN;
  wire DMA2LLTXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31417.12-31417.24" *)
  output DMA2LLTXEOPN;
  wire DMA2LLTXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31498.18-31498.29" *)
  output [0:3] DMA2LLTXREM;
  wire [0:3] DMA2LLTXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31418.12-31418.24" *)
  output DMA2LLTXSOFN;
  wire DMA2LLTXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31419.12-31419.24" *)
  output DMA2LLTXSOPN;
  wire DMA2LLTXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31420.12-31420.27" *)
  output DMA2LLTXSRCRDYN;
  wire DMA2LLTXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31421.12-31421.21" *)
  output DMA2RXIRQ;
  wire DMA2RXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31422.12-31422.21" *)
  output DMA2TXIRQ;
  wire DMA2TXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31423.12-31423.30" *)
  output DMA3LLRSTENGINEACK;
  wire DMA3LLRSTENGINEACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31424.12-31424.27" *)
  output DMA3LLRXDSTRDYN;
  wire DMA3LLRXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31489.19-31489.28" *)
  output [0:31] DMA3LLTXD;
  wire [0:31] DMA3LLTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31425.12-31425.24" *)
  output DMA3LLTXEOFN;
  wire DMA3LLTXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31426.12-31426.24" *)
  output DMA3LLTXEOPN;
  wire DMA3LLTXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31499.18-31499.29" *)
  output [0:3] DMA3LLTXREM;
  wire [0:3] DMA3LLTXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31427.12-31427.24" *)
  output DMA3LLTXSOFN;
  wire DMA3LLTXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31428.12-31428.24" *)
  output DMA3LLTXSOPN;
  wire DMA3LLTXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31429.12-31429.27" *)
  output DMA3LLTXSRCRDYN;
  wire DMA3LLTXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31430.12-31430.21" *)
  output DMA3RXIRQ;
  wire DMA3RXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31431.12-31431.21" *)
  output DMA3TXIRQ;
  wire DMA3TXIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31540.11-31540.25" *)
  input EICC440CRITIRQ;
  wire EICC440CRITIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31541.11-31541.24" *)
  input EICC440EXTIRQ;
  wire EICC440EXTIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31542.11-31542.29" *)
  input FCMAPUCONFIRMINSTR;
  wire FCMAPUCONFIRMINSTR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31671.17-31671.25" *)
  input [0:3] FCMAPUCR;
  wire [0:3] FCMAPUCR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31543.11-31543.21" *)
  input FCMAPUDONE;
  wire FCMAPUDONE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31544.11-31544.26" *)
  input FCMAPUEXCEPTION;
  wire FCMAPUEXCEPTION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31545.11-31545.25" *)
  input FCMAPUFPSCRFEX;
  wire FCMAPUFPSCRFEX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31664.18-31664.30" *)
  input [0:31] FCMAPURESULT;
  wire [0:31] FCMAPURESULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31546.11-31546.28" *)
  input FCMAPURESULTVALID;
  wire FCMAPURESULTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31547.11-31547.30" *)
  input FCMAPUSLEEPNOTREADY;
  wire FCMAPUSLEEPNOTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31626.19-31626.34" *)
  input [0:127] FCMAPUSTOREDATA;
  wire [0:127] FCMAPUSTOREDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31548.11-31548.21" *)
  input JTGC440TCK;
  wire JTGC440TCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31549.11-31549.21" *)
  input JTGC440TDI;
  wire JTGC440TDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31550.11-31550.21" *)
  input JTGC440TMS;
  wire JTGC440TMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31551.11-31551.25" *)
  input JTGC440TRSTNEG;
  wire JTGC440TRSTNEG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31552.11-31552.29" *)
  input LLDMA0RSTENGINEREQ;
  wire LLDMA0RSTENGINEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31665.18-31665.27" *)
  input [0:31] LLDMA0RXD;
  wire [0:31] LLDMA0RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31553.11-31553.23" *)
  input LLDMA0RXEOFN;
  wire LLDMA0RXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31554.11-31554.23" *)
  input LLDMA0RXEOPN;
  wire LLDMA0RXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31672.17-31672.28" *)
  input [0:3] LLDMA0RXREM;
  wire [0:3] LLDMA0RXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31555.11-31555.23" *)
  input LLDMA0RXSOFN;
  wire LLDMA0RXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31556.11-31556.23" *)
  input LLDMA0RXSOPN;
  wire LLDMA0RXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31557.11-31557.26" *)
  input LLDMA0RXSRCRDYN;
  wire LLDMA0RXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31558.11-31558.26" *)
  input LLDMA0TXDSTRDYN;
  wire LLDMA0TXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31559.11-31559.29" *)
  input LLDMA1RSTENGINEREQ;
  wire LLDMA1RSTENGINEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31666.18-31666.27" *)
  input [0:31] LLDMA1RXD;
  wire [0:31] LLDMA1RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31560.11-31560.23" *)
  input LLDMA1RXEOFN;
  wire LLDMA1RXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31561.11-31561.23" *)
  input LLDMA1RXEOPN;
  wire LLDMA1RXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31673.17-31673.28" *)
  input [0:3] LLDMA1RXREM;
  wire [0:3] LLDMA1RXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31562.11-31562.23" *)
  input LLDMA1RXSOFN;
  wire LLDMA1RXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31563.11-31563.23" *)
  input LLDMA1RXSOPN;
  wire LLDMA1RXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31564.11-31564.26" *)
  input LLDMA1RXSRCRDYN;
  wire LLDMA1RXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31565.11-31565.26" *)
  input LLDMA1TXDSTRDYN;
  wire LLDMA1TXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31566.11-31566.29" *)
  input LLDMA2RSTENGINEREQ;
  wire LLDMA2RSTENGINEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31667.18-31667.27" *)
  input [0:31] LLDMA2RXD;
  wire [0:31] LLDMA2RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31567.11-31567.23" *)
  input LLDMA2RXEOFN;
  wire LLDMA2RXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31568.11-31568.23" *)
  input LLDMA2RXEOPN;
  wire LLDMA2RXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31674.17-31674.28" *)
  input [0:3] LLDMA2RXREM;
  wire [0:3] LLDMA2RXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31569.11-31569.23" *)
  input LLDMA2RXSOFN;
  wire LLDMA2RXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31570.11-31570.23" *)
  input LLDMA2RXSOPN;
  wire LLDMA2RXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31571.11-31571.26" *)
  input LLDMA2RXSRCRDYN;
  wire LLDMA2RXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31572.11-31572.26" *)
  input LLDMA2TXDSTRDYN;
  wire LLDMA2TXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31573.11-31573.29" *)
  input LLDMA3RSTENGINEREQ;
  wire LLDMA3RSTENGINEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31668.18-31668.27" *)
  input [0:31] LLDMA3RXD;
  wire [0:31] LLDMA3RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31574.11-31574.23" *)
  input LLDMA3RXEOFN;
  wire LLDMA3RXEOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31575.11-31575.23" *)
  input LLDMA3RXEOPN;
  wire LLDMA3RXEOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31675.17-31675.28" *)
  input [0:3] LLDMA3RXREM;
  wire [0:3] LLDMA3RXREM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31576.11-31576.23" *)
  input LLDMA3RXSOFN;
  wire LLDMA3RXSOFN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31577.11-31577.23" *)
  input LLDMA3RXSOPN;
  wire LLDMA3RXSOPN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31578.11-31578.26" *)
  input LLDMA3RXSRCRDYN;
  wire LLDMA3RXSRCRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31579.11-31579.26" *)
  input LLDMA3TXDSTRDYN;
  wire LLDMA3TXDSTRDYN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31580.11-31580.32" *)
  input MCMIADDRREADYTOACCEPT;
  wire MCMIADDRREADYTOACCEPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31627.19-31627.31" *)
  input [0:127] MCMIREADDATA;
  wire [0:127] MCMIREADDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31581.11-31581.26" *)
  input MCMIREADDATAERR;
  wire MCMIREADDATAERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31582.11-31582.28" *)
  input MCMIREADDATAVALID;
  wire MCMIREADDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31493.19-31493.30" *)
  output [0:35] MIMCADDRESS;
  wire [0:35] MIMCADDRESS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31432.12-31432.28" *)
  output MIMCADDRESSVALID;
  wire MIMCADDRESSVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31433.12-31433.28" *)
  output MIMCBANKCONFLICT;
  wire MIMCBANKCONFLICT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31474.19-31474.33" *)
  output [0:15] MIMCBYTEENABLE;
  wire [0:15] MIMCBYTEENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31434.12-31434.28" *)
  output MIMCREADNOTWRITE;
  wire MIMCREADNOTWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31435.12-31435.27" *)
  output MIMCROWCONFLICT;
  wire MIMCROWCONFLICT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31469.20-31469.33" *)
  output [0:127] MIMCWRITEDATA;
  wire [0:127] MIMCWRITEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31436.12-31436.30" *)
  output MIMCWRITEDATAVALID;
  wire MIMCWRITEDATAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31583.11-31583.25" *)
  input PLBPPCMADDRACK;
  wire PLBPPCMADDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31584.11-31584.23" *)
  input PLBPPCMMBUSY;
  wire PLBPPCMMBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31585.11-31585.22" *)
  input PLBPPCMMIRQ;
  wire PLBPPCMMIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31586.11-31586.24" *)
  input PLBPPCMMRDERR;
  wire PLBPPCMMRDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31587.11-31587.24" *)
  input PLBPPCMMWRERR;
  wire PLBPPCMMWRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31588.11-31588.25" *)
  input PLBPPCMRDBTERM;
  wire PLBPPCMRDBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31589.11-31589.24" *)
  input PLBPPCMRDDACK;
  wire PLBPPCMRDDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31628.19-31628.32" *)
  input [0:127] PLBPPCMRDDBUS;
  wire [0:127] PLBPPCMRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31635.17-31635.33" *)
  input [0:1] PLBPPCMRDPENDPRI;
  wire [0:1] PLBPPCMRDPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31590.11-31590.27" *)
  input PLBPPCMRDPENDREQ;
  wire PLBPPCMRDPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31676.17-31676.32" *)
  input [0:3] PLBPPCMRDWDADDR;
  wire [0:3] PLBPPCMRDWDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31591.11-31591.29" *)
  input PLBPPCMREARBITRATE;
  wire PLBPPCMREARBITRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31636.17-31636.30" *)
  input [0:1] PLBPPCMREQPRI;
  wire [0:1] PLBPPCMREQPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31637.17-31637.29" *)
  input [0:1] PLBPPCMSSIZE;
  wire [0:1] PLBPPCMSSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31592.11-31592.25" *)
  input PLBPPCMTIMEOUT;
  wire PLBPPCMTIMEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31593.11-31593.25" *)
  input PLBPPCMWRBTERM;
  wire PLBPPCMWRBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31594.11-31594.24" *)
  input PLBPPCMWRDACK;
  wire PLBPPCMWRDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31638.17-31638.33" *)
  input [0:1] PLBPPCMWRPENDPRI;
  wire [0:1] PLBPPCMWRPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31595.11-31595.27" *)
  input PLBPPCMWRPENDREQ;
  wire PLBPPCMWRPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31596.11-31596.24" *)
  input PLBPPCS0ABORT;
  wire PLBPPCS0ABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31669.18-31669.30" *)
  input [0:31] PLBPPCS0ABUS;
  wire [0:31] PLBPPCS0ABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31631.18-31631.28" *)
  input [0:15] PLBPPCS0BE;
  wire [0:15] PLBPPCS0BE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31597.11-31597.26" *)
  input PLBPPCS0BUSLOCK;
  wire PLBPPCS0BUSLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31598.11-31598.26" *)
  input PLBPPCS0LOCKERR;
  wire PLBPPCS0LOCKERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31639.17-31639.33" *)
  input [0:1] PLBPPCS0MASTERID;
  wire [0:1] PLBPPCS0MASTERID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31640.17-31640.30" *)
  input [0:1] PLBPPCS0MSIZE;
  wire [0:1] PLBPPCS0MSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31599.11-31599.26" *)
  input PLBPPCS0PAVALID;
  wire PLBPPCS0PAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31600.11-31600.26" *)
  input PLBPPCS0RDBURST;
  wire PLBPPCS0RDBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31641.17-31641.34" *)
  input [0:1] PLBPPCS0RDPENDPRI;
  wire [0:1] PLBPPCS0RDPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31601.11-31601.28" *)
  input PLBPPCS0RDPENDREQ;
  wire PLBPPCS0RDPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31602.11-31602.25" *)
  input PLBPPCS0RDPRIM;
  wire PLBPPCS0RDPRIM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31642.17-31642.31" *)
  input [0:1] PLBPPCS0REQPRI;
  wire [0:1] PLBPPCS0REQPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31603.11-31603.22" *)
  input PLBPPCS0RNW;
  wire PLBPPCS0RNW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31604.11-31604.26" *)
  input PLBPPCS0SAVALID;
  wire PLBPPCS0SAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31677.17-31677.29" *)
  input [0:3] PLBPPCS0SIZE;
  wire [0:3] PLBPPCS0SIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31632.18-31632.36" *)
  input [0:15] PLBPPCS0TATTRIBUTE;
  wire [0:15] PLBPPCS0TATTRIBUTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31660.17-31660.29" *)
  input [0:2] PLBPPCS0TYPE;
  wire [0:2] PLBPPCS0TYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31683.19-31683.32" *)
  input [28:31] PLBPPCS0UABUS;
  wire [28:31] PLBPPCS0UABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31605.11-31605.26" *)
  input PLBPPCS0WRBURST;
  wire PLBPPCS0WRBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31629.19-31629.33" *)
  input [0:127] PLBPPCS0WRDBUS;
  wire [0:127] PLBPPCS0WRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31643.17-31643.34" *)
  input [0:1] PLBPPCS0WRPENDPRI;
  wire [0:1] PLBPPCS0WRPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31606.11-31606.28" *)
  input PLBPPCS0WRPENDREQ;
  wire PLBPPCS0WRPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31607.11-31607.25" *)
  input PLBPPCS0WRPRIM;
  wire PLBPPCS0WRPRIM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31608.11-31608.24" *)
  input PLBPPCS1ABORT;
  wire PLBPPCS1ABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31670.18-31670.30" *)
  input [0:31] PLBPPCS1ABUS;
  wire [0:31] PLBPPCS1ABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31633.18-31633.28" *)
  input [0:15] PLBPPCS1BE;
  wire [0:15] PLBPPCS1BE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31609.11-31609.26" *)
  input PLBPPCS1BUSLOCK;
  wire PLBPPCS1BUSLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31610.11-31610.26" *)
  input PLBPPCS1LOCKERR;
  wire PLBPPCS1LOCKERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31644.17-31644.33" *)
  input [0:1] PLBPPCS1MASTERID;
  wire [0:1] PLBPPCS1MASTERID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31645.17-31645.30" *)
  input [0:1] PLBPPCS1MSIZE;
  wire [0:1] PLBPPCS1MSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31611.11-31611.26" *)
  input PLBPPCS1PAVALID;
  wire PLBPPCS1PAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31612.11-31612.26" *)
  input PLBPPCS1RDBURST;
  wire PLBPPCS1RDBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31646.17-31646.34" *)
  input [0:1] PLBPPCS1RDPENDPRI;
  wire [0:1] PLBPPCS1RDPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31613.11-31613.28" *)
  input PLBPPCS1RDPENDREQ;
  wire PLBPPCS1RDPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31614.11-31614.25" *)
  input PLBPPCS1RDPRIM;
  wire PLBPPCS1RDPRIM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31647.17-31647.31" *)
  input [0:1] PLBPPCS1REQPRI;
  wire [0:1] PLBPPCS1REQPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31615.11-31615.22" *)
  input PLBPPCS1RNW;
  wire PLBPPCS1RNW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31616.11-31616.26" *)
  input PLBPPCS1SAVALID;
  wire PLBPPCS1SAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31678.17-31678.29" *)
  input [0:3] PLBPPCS1SIZE;
  wire [0:3] PLBPPCS1SIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31634.18-31634.36" *)
  input [0:15] PLBPPCS1TATTRIBUTE;
  wire [0:15] PLBPPCS1TATTRIBUTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31661.17-31661.29" *)
  input [0:2] PLBPPCS1TYPE;
  wire [0:2] PLBPPCS1TYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31684.19-31684.32" *)
  input [28:31] PLBPPCS1UABUS;
  wire [28:31] PLBPPCS1UABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31617.11-31617.26" *)
  input PLBPPCS1WRBURST;
  wire PLBPPCS1WRBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31630.19-31630.33" *)
  input [0:127] PLBPPCS1WRDBUS;
  wire [0:127] PLBPPCS1WRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31648.17-31648.34" *)
  input [0:1] PLBPPCS1WRPENDPRI;
  wire [0:1] PLBPPCS1WRPENDPRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31618.11-31618.28" *)
  input PLBPPCS1WRPENDREQ;
  wire PLBPPCS1WRPENDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31619.11-31619.25" *)
  input PLBPPCS1WRPRIM;
  wire PLBPPCS1WRPRIM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31437.12-31437.34" *)
  output PPCCPMINTERCONNECTBUSY;
  wire PPCCPMINTERCONNECTBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31514.18-31514.30" *)
  output [0:9] PPCDMDCRABUS;
  wire [0:9] PPCDMDCRABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31490.19-31490.34" *)
  output [0:31] PPCDMDCRDBUSOUT;
  wire [0:31] PPCDMDCRDBUSOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31438.12-31438.24" *)
  output PPCDMDCRREAD;
  wire PPCDMDCRREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31515.20-31515.33" *)
  output [20:21] PPCDMDCRUABUS;
  wire [20:21] PPCDMDCRUABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31439.12-31439.25" *)
  output PPCDMDCRWRITE;
  wire PPCDMDCRWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31440.12-31440.23" *)
  output PPCDSDCRACK;
  wire PPCDSDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31491.19-31491.33" *)
  output [0:31] PPCDSDCRDBUSIN;
  wire [0:31] PPCDSDCRDBUSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31441.12-31441.31" *)
  output PPCDSDCRTIMEOUTWAIT;
  wire PPCDSDCRTIMEOUTWAIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31442.12-31442.33" *)
  output PPCEICINTERCONNECTIRQ;
  wire PPCEICINTERCONNECTIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31443.12-31443.24" *)
  output PPCMPLBABORT;
  wire PPCMPLBABORT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31492.19-31492.30" *)
  output [0:31] PPCMPLBABUS;
  wire [0:31] PPCMPLBABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31475.19-31475.28" *)
  output [0:15] PPCMPLBBE;
  wire [0:15] PPCMPLBBE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31444.12-31444.26" *)
  output PPCMPLBBUSLOCK;
  wire PPCMPLBBUSLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31445.12-31445.26" *)
  output PPCMPLBLOCKERR;
  wire PPCMPLBLOCKERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31477.18-31477.33" *)
  output [0:1] PPCMPLBPRIORITY;
  wire [0:1] PPCMPLBPRIORITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31446.12-31446.26" *)
  output PPCMPLBRDBURST;
  wire PPCMPLBRDBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31447.12-31447.26" *)
  output PPCMPLBREQUEST;
  wire PPCMPLBREQUEST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31448.12-31448.22" *)
  output PPCMPLBRNW;
  wire PPCMPLBRNW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31500.18-31500.29" *)
  output [0:3] PPCMPLBSIZE;
  wire [0:3] PPCMPLBSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31476.19-31476.36" *)
  output [0:15] PPCMPLBTATTRIBUTE;
  wire [0:15] PPCMPLBTATTRIBUTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31482.18-31482.29" *)
  output [0:2] PPCMPLBTYPE;
  wire [0:2] PPCMPLBTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31516.20-31516.32" *)
  output [28:31] PPCMPLBUABUS;
  wire [28:31] PPCMPLBUABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31449.12-31449.26" *)
  output PPCMPLBWRBURST;
  wire PPCMPLBWRBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31470.20-31470.33" *)
  output [0:127] PPCMPLBWRDBUS;
  wire [0:127] PPCMPLBWRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31450.12-31450.27" *)
  output PPCS0PLBADDRACK;
  wire PPCS0PLBADDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31501.18-31501.31" *)
  output [0:3] PPCS0PLBMBUSY;
  wire [0:3] PPCS0PLBMBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31502.18-31502.30" *)
  output [0:3] PPCS0PLBMIRQ;
  wire [0:3] PPCS0PLBMIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31503.18-31503.32" *)
  output [0:3] PPCS0PLBMRDERR;
  wire [0:3] PPCS0PLBMRDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31504.18-31504.32" *)
  output [0:3] PPCS0PLBMWRERR;
  wire [0:3] PPCS0PLBMWRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31451.12-31451.27" *)
  output PPCS0PLBRDBTERM;
  wire PPCS0PLBRDBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31452.12-31452.26" *)
  output PPCS0PLBRDCOMP;
  wire PPCS0PLBRDCOMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31453.12-31453.26" *)
  output PPCS0PLBRDDACK;
  wire PPCS0PLBRDDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31471.20-31471.34" *)
  output [0:127] PPCS0PLBRDDBUS;
  wire [0:127] PPCS0PLBRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31505.18-31505.34" *)
  output [0:3] PPCS0PLBRDWDADDR;
  wire [0:3] PPCS0PLBRDWDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31454.12-31454.31" *)
  output PPCS0PLBREARBITRATE;
  wire PPCS0PLBREARBITRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31478.18-31478.31" *)
  output [0:1] PPCS0PLBSSIZE;
  wire [0:1] PPCS0PLBSSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31455.12-31455.24" *)
  output PPCS0PLBWAIT;
  wire PPCS0PLBWAIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31456.12-31456.27" *)
  output PPCS0PLBWRBTERM;
  wire PPCS0PLBWRBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31457.12-31457.26" *)
  output PPCS0PLBWRCOMP;
  wire PPCS0PLBWRCOMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31458.12-31458.26" *)
  output PPCS0PLBWRDACK;
  wire PPCS0PLBWRDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31459.12-31459.27" *)
  output PPCS1PLBADDRACK;
  wire PPCS1PLBADDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31506.18-31506.31" *)
  output [0:3] PPCS1PLBMBUSY;
  wire [0:3] PPCS1PLBMBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31507.18-31507.30" *)
  output [0:3] PPCS1PLBMIRQ;
  wire [0:3] PPCS1PLBMIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31508.18-31508.32" *)
  output [0:3] PPCS1PLBMRDERR;
  wire [0:3] PPCS1PLBMRDERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31509.18-31509.32" *)
  output [0:3] PPCS1PLBMWRERR;
  wire [0:3] PPCS1PLBMWRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31460.12-31460.27" *)
  output PPCS1PLBRDBTERM;
  wire PPCS1PLBRDBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31461.12-31461.26" *)
  output PPCS1PLBRDCOMP;
  wire PPCS1PLBRDCOMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31462.12-31462.26" *)
  output PPCS1PLBRDDACK;
  wire PPCS1PLBRDDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31472.20-31472.34" *)
  output [0:127] PPCS1PLBRDDBUS;
  wire [0:127] PPCS1PLBRDDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31510.18-31510.34" *)
  output [0:3] PPCS1PLBRDWDADDR;
  wire [0:3] PPCS1PLBRDWDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31463.12-31463.31" *)
  output PPCS1PLBREARBITRATE;
  wire PPCS1PLBREARBITRATE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31479.18-31479.31" *)
  output [0:1] PPCS1PLBSSIZE;
  wire [0:1] PPCS1PLBSSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31464.12-31464.24" *)
  output PPCS1PLBWAIT;
  wire PPCS1PLBWAIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31465.12-31465.27" *)
  output PPCS1PLBWRBTERM;
  wire PPCS1PLBWRBTERM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31466.12-31466.26" *)
  output PPCS1PLBWRCOMP;
  wire PPCS1PLBWRCOMP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31467.12-31467.26" *)
  output PPCS1PLBWRDACK;
  wire PPCS1PLBWRDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31620.11-31620.27" *)
  input RSTC440RESETCHIP;
  wire RSTC440RESETCHIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31621.11-31621.27" *)
  input RSTC440RESETCORE;
  wire RSTC440RESETCORE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31622.11-31622.29" *)
  input RSTC440RESETSYSTEM;
  wire RSTC440RESETSYSTEM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31649.17-31649.43" *)
  input [0:1] TIEC440DCURDLDCACHEPLBPRIO;
  wire [0:1] TIEC440DCURDLDCACHEPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31650.17-31650.44" *)
  input [0:1] TIEC440DCURDNONCACHEPLBPRIO;
  wire [0:1] TIEC440DCURDNONCACHEPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31651.17-31651.41" *)
  input [0:1] TIEC440DCURDTOUCHPLBPRIO;
  wire [0:1] TIEC440DCURDTOUCHPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31652.17-31652.42" *)
  input [0:1] TIEC440DCURDURGENTPLBPRIO;
  wire [0:1] TIEC440DCURDURGENTPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31653.17-31653.41" *)
  input [0:1] TIEC440DCUWRFLUSHPLBPRIO;
  wire [0:1] TIEC440DCUWRFLUSHPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31654.17-31654.41" *)
  input [0:1] TIEC440DCUWRSTOREPLBPRIO;
  wire [0:1] TIEC440DCUWRSTOREPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31655.17-31655.42" *)
  input [0:1] TIEC440DCUWRURGENTPLBPRIO;
  wire [0:1] TIEC440DCUWRURGENTPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31623.11-31623.29" *)
  input TIEC440ENDIANRESET;
  wire TIEC440ENDIANRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31679.17-31679.33" *)
  input [0:3] TIEC440ERPNRESET;
  wire [0:3] TIEC440ERPNRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31656.17-31656.41" *)
  input [0:1] TIEC440ICURDFETCHPLBPRIO;
  wire [0:1] TIEC440ICURDFETCHPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31657.17-31657.40" *)
  input [0:1] TIEC440ICURDSPECPLBPRIO;
  wire [0:1] TIEC440ICURDSPECPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31658.17-31658.41" *)
  input [0:1] TIEC440ICURDTOUCHPLBPRIO;
  wire [0:1] TIEC440ICURDTOUCHPLBPRIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31685.19-31685.29" *)
  input [28:31] TIEC440PIR;
  wire [28:31] TIEC440PIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31686.19-31686.29" *)
  input [28:31] TIEC440PVR;
  wire [28:31] TIEC440PVR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31680.17-31680.33" *)
  input [0:3] TIEC440USERRESET;
  wire [0:3] TIEC440USERRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31659.17-31659.31" *)
  input [0:1] TIEDCRBASEADDR;
  wire [0:1] TIEDCRBASEADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31624.11-31624.30" *)
  input TRCC440TRACEDISABLE;
  wire TRCC440TRACEDISABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31625.11-31625.32" *)
  input TRCC440TRIGGEREVENTIN;
  wire TRCC440TRIGGEREVENTIN;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31690.1-32311.10" *)
module PS7(DMA0DAVALID, DMA0DRREADY, DMA0RSTN, DMA1DAVALID, DMA1DRREADY, DMA1RSTN, DMA2DAVALID, DMA2DRREADY, DMA2RSTN, DMA3DAVALID, DMA3DRREADY, DMA3RSTN, EMIOCAN0PHYTX, EMIOCAN1PHYTX, EMIOENET0GMIITXEN, EMIOENET0GMIITXER, EMIOENET0MDIOMDC, EMIOENET0MDIOO, EMIOENET0MDIOTN, EMIOENET0PTPDELAYREQRX, EMIOENET0PTPDELAYREQTX
, EMIOENET0PTPPDELAYREQRX, EMIOENET0PTPPDELAYREQTX, EMIOENET0PTPPDELAYRESPRX, EMIOENET0PTPPDELAYRESPTX, EMIOENET0PTPSYNCFRAMERX, EMIOENET0PTPSYNCFRAMETX, EMIOENET0SOFRX, EMIOENET0SOFTX, EMIOENET1GMIITXEN, EMIOENET1GMIITXER, EMIOENET1MDIOMDC, EMIOENET1MDIOO, EMIOENET1MDIOTN, EMIOENET1PTPDELAYREQRX, EMIOENET1PTPDELAYREQTX, EMIOENET1PTPPDELAYREQRX, EMIOENET1PTPPDELAYREQTX, EMIOENET1PTPPDELAYRESPRX, EMIOENET1PTPPDELAYRESPTX, EMIOENET1PTPSYNCFRAMERX, EMIOENET1PTPSYNCFRAMETX
, EMIOENET1SOFRX, EMIOENET1SOFTX, EMIOI2C0SCLO, EMIOI2C0SCLTN, EMIOI2C0SDAO, EMIOI2C0SDATN, EMIOI2C1SCLO, EMIOI2C1SCLTN, EMIOI2C1SDAO, EMIOI2C1SDATN, EMIOPJTAGTDO, EMIOPJTAGTDTN, EMIOSDIO0BUSPOW, EMIOSDIO0CLK, EMIOSDIO0CMDO, EMIOSDIO0CMDTN, EMIOSDIO0LED, EMIOSDIO1BUSPOW, EMIOSDIO1CLK, EMIOSDIO1CMDO, EMIOSDIO1CMDTN
, EMIOSDIO1LED, EMIOSPI0MO, EMIOSPI0MOTN, EMIOSPI0SCLKO, EMIOSPI0SCLKTN, EMIOSPI0SO, EMIOSPI0SSNTN, EMIOSPI0STN, EMIOSPI1MO, EMIOSPI1MOTN, EMIOSPI1SCLKO, EMIOSPI1SCLKTN, EMIOSPI1SO, EMIOSPI1SSNTN, EMIOSPI1STN, EMIOTRACECTL, EMIOUART0DTRN, EMIOUART0RTSN, EMIOUART0TX, EMIOUART1DTRN, EMIOUART1RTSN
, EMIOUART1TX, EMIOUSB0VBUSPWRSELECT, EMIOUSB1VBUSPWRSELECT, EMIOWDTRSTO, EVENTEVENTO, MAXIGP0ARESETN, MAXIGP0ARVALID, MAXIGP0AWVALID, MAXIGP0BREADY, MAXIGP0RREADY, MAXIGP0WLAST, MAXIGP0WVALID, MAXIGP1ARESETN, MAXIGP1ARVALID, MAXIGP1AWVALID, MAXIGP1BREADY, MAXIGP1RREADY, MAXIGP1WLAST, MAXIGP1WVALID, SAXIACPARESETN, SAXIACPARREADY
, SAXIACPAWREADY, SAXIACPBVALID, SAXIACPRLAST, SAXIACPRVALID, SAXIACPWREADY, SAXIGP0ARESETN, SAXIGP0ARREADY, SAXIGP0AWREADY, SAXIGP0BVALID, SAXIGP0RLAST, SAXIGP0RVALID, SAXIGP0WREADY, SAXIGP1ARESETN, SAXIGP1ARREADY, SAXIGP1AWREADY, SAXIGP1BVALID, SAXIGP1RLAST, SAXIGP1RVALID, SAXIGP1WREADY, SAXIHP0ARESETN, SAXIHP0ARREADY
, SAXIHP0AWREADY, SAXIHP0BVALID, SAXIHP0RLAST, SAXIHP0RVALID, SAXIHP0WREADY, SAXIHP1ARESETN, SAXIHP1ARREADY, SAXIHP1AWREADY, SAXIHP1BVALID, SAXIHP1RLAST, SAXIHP1RVALID, SAXIHP1WREADY, SAXIHP2ARESETN, SAXIHP2ARREADY, SAXIHP2AWREADY, SAXIHP2BVALID, SAXIHP2RLAST, SAXIHP2RVALID, SAXIHP2WREADY, SAXIHP3ARESETN, SAXIHP3ARREADY
, SAXIHP3AWREADY, SAXIHP3BVALID, SAXIHP3RLAST, SAXIHP3RVALID, SAXIHP3WREADY, MAXIGP0ARID, MAXIGP0AWID, MAXIGP0WID, MAXIGP1ARID, MAXIGP1AWID, MAXIGP1WID, DMA0DATYPE, DMA1DATYPE, DMA2DATYPE, DMA3DATYPE, EMIOUSB0PORTINDCTL, EMIOUSB1PORTINDCTL, EVENTSTANDBYWFE, EVENTSTANDBYWFI, MAXIGP0ARBURST, MAXIGP0ARLOCK
, MAXIGP0ARSIZE, MAXIGP0AWBURST, MAXIGP0AWLOCK, MAXIGP0AWSIZE, MAXIGP1ARBURST, MAXIGP1ARLOCK, MAXIGP1ARSIZE, MAXIGP1AWBURST, MAXIGP1AWLOCK, MAXIGP1AWSIZE, SAXIACPBRESP, SAXIACPRRESP, SAXIGP0BRESP, SAXIGP0RRESP, SAXIGP1BRESP, SAXIGP1RRESP, SAXIHP0BRESP, SAXIHP0RRESP, SAXIHP1BRESP, SAXIHP1RRESP, SAXIHP2BRESP
, SAXIHP2RRESP, SAXIHP3BRESP, SAXIHP3RRESP, IRQP2F, EMIOSDIO0BUSVOLT, EMIOSDIO1BUSVOLT, EMIOSPI0SSON, EMIOSPI1SSON, EMIOTTC0WAVEO, EMIOTTC1WAVEO, MAXIGP0ARPROT, MAXIGP0AWPROT, MAXIGP1ARPROT, MAXIGP1AWPROT, SAXIACPBID, SAXIACPRID, SAXIHP0RACOUNT, SAXIHP1RACOUNT, SAXIHP2RACOUNT, SAXIHP3RACOUNT, EMIOTRACEDATA
, FTMTP2FDEBUG, MAXIGP0ARADDR, MAXIGP0AWADDR, MAXIGP0WDATA, MAXIGP1ARADDR, MAXIGP1AWADDR, MAXIGP1WDATA, SAXIGP0RDATA, SAXIGP1RDATA, EMIOSDIO0DATAO, EMIOSDIO0DATATN, EMIOSDIO1DATAO, EMIOSDIO1DATATN, FCLKCLK, FCLKRESETN, FTMTF2PTRIGACK, FTMTP2FTRIG, MAXIGP0ARCACHE, MAXIGP0ARLEN, MAXIGP0ARQOS, MAXIGP0AWCACHE
, MAXIGP0AWLEN, MAXIGP0AWQOS, MAXIGP0WSTRB, MAXIGP1ARCACHE, MAXIGP1ARLEN, MAXIGP1ARQOS, MAXIGP1AWCACHE, MAXIGP1AWLEN, MAXIGP1AWQOS, MAXIGP1WSTRB, SAXIGP0BID, SAXIGP0RID, SAXIGP1BID, SAXIGP1RID, SAXIHP0BID, SAXIHP0RID, SAXIHP0WACOUNT, SAXIHP1BID, SAXIHP1RID, SAXIHP1WACOUNT, SAXIHP2BID
, SAXIHP2RID, SAXIHP2WACOUNT, SAXIHP3BID, SAXIHP3RID, SAXIHP3WACOUNT, EMIOGPIOO, EMIOGPIOTN, SAXIACPRDATA, SAXIHP0RDATA, SAXIHP1RDATA, SAXIHP2RDATA, SAXIHP3RDATA, EMIOENET0GMIITXD, EMIOENET1GMIITXD, SAXIHP0RCOUNT, SAXIHP0WCOUNT, SAXIHP1RCOUNT, SAXIHP1WCOUNT, SAXIHP2RCOUNT, SAXIHP2WCOUNT, SAXIHP3RCOUNT
, SAXIHP3WCOUNT, DDRCASB, DDRCKE, DDRCKN, DDRCKP, DDRCSB, DDRDRSTB, DDRODT, DDRRASB, DDRVRN, DDRVRP, DDRWEB, PSCLK, PSPORB, PSSRSTB, DDRA, DDRBA, DDRDQ, DDRDM, DDRDQSN, DDRDQSP
, MIO, DMA0ACLK, DMA0DAREADY, DMA0DRLAST, DMA0DRVALID, DMA1ACLK, DMA1DAREADY, DMA1DRLAST, DMA1DRVALID, DMA2ACLK, DMA2DAREADY, DMA2DRLAST, DMA2DRVALID, DMA3ACLK, DMA3DAREADY, DMA3DRLAST, DMA3DRVALID, EMIOCAN0PHYRX, EMIOCAN1PHYRX, EMIOENET0EXTINTIN, EMIOENET0GMIICOL
, EMIOENET0GMIICRS, EMIOENET0GMIIRXCLK, EMIOENET0GMIIRXDV, EMIOENET0GMIIRXER, EMIOENET0GMIITXCLK, EMIOENET0MDIOI, EMIOENET1EXTINTIN, EMIOENET1GMIICOL, EMIOENET1GMIICRS, EMIOENET1GMIIRXCLK, EMIOENET1GMIIRXDV, EMIOENET1GMIIRXER, EMIOENET1GMIITXCLK, EMIOENET1MDIOI, EMIOI2C0SCLI, EMIOI2C0SDAI, EMIOI2C1SCLI, EMIOI2C1SDAI, EMIOPJTAGTCK, EMIOPJTAGTDI, EMIOPJTAGTMS
, EMIOSDIO0CDN, EMIOSDIO0CLKFB, EMIOSDIO0CMDI, EMIOSDIO0WP, EMIOSDIO1CDN, EMIOSDIO1CLKFB, EMIOSDIO1CMDI, EMIOSDIO1WP, EMIOSPI0MI, EMIOSPI0SCLKI, EMIOSPI0SI, EMIOSPI0SSIN, EMIOSPI1MI, EMIOSPI1SCLKI, EMIOSPI1SI, EMIOSPI1SSIN, EMIOSRAMINTIN, EMIOTRACECLK, EMIOUART0CTSN, EMIOUART0DCDN, EMIOUART0DSRN
, EMIOUART0RIN, EMIOUART0RX, EMIOUART1CTSN, EMIOUART1DCDN, EMIOUART1DSRN, EMIOUART1RIN, EMIOUART1RX, EMIOUSB0VBUSPWRFAULT, EMIOUSB1VBUSPWRFAULT, EMIOWDTCLKI, EVENTEVENTI, FPGAIDLEN, FTMDTRACEINCLOCK, FTMDTRACEINVALID, MAXIGP0ACLK, MAXIGP0ARREADY, MAXIGP0AWREADY, MAXIGP0BVALID, MAXIGP0RLAST, MAXIGP0RVALID, MAXIGP0WREADY
, MAXIGP1ACLK, MAXIGP1ARREADY, MAXIGP1AWREADY, MAXIGP1BVALID, MAXIGP1RLAST, MAXIGP1RVALID, MAXIGP1WREADY, SAXIACPACLK, SAXIACPARVALID, SAXIACPAWVALID, SAXIACPBREADY, SAXIACPRREADY, SAXIACPWLAST, SAXIACPWVALID, SAXIGP0ACLK, SAXIGP0ARVALID, SAXIGP0AWVALID, SAXIGP0BREADY, SAXIGP0RREADY, SAXIGP0WLAST, SAXIGP0WVALID
, SAXIGP1ACLK, SAXIGP1ARVALID, SAXIGP1AWVALID, SAXIGP1BREADY, SAXIGP1RREADY, SAXIGP1WLAST, SAXIGP1WVALID, SAXIHP0ACLK, SAXIHP0ARVALID, SAXIHP0AWVALID, SAXIHP0BREADY, SAXIHP0RDISSUECAP1EN, SAXIHP0RREADY, SAXIHP0WLAST, SAXIHP0WRISSUECAP1EN, SAXIHP0WVALID, SAXIHP1ACLK, SAXIHP1ARVALID, SAXIHP1AWVALID, SAXIHP1BREADY, SAXIHP1RDISSUECAP1EN
, SAXIHP1RREADY, SAXIHP1WLAST, SAXIHP1WRISSUECAP1EN, SAXIHP1WVALID, SAXIHP2ACLK, SAXIHP2ARVALID, SAXIHP2AWVALID, SAXIHP2BREADY, SAXIHP2RDISSUECAP1EN, SAXIHP2RREADY, SAXIHP2WLAST, SAXIHP2WRISSUECAP1EN, SAXIHP2WVALID, SAXIHP3ACLK, SAXIHP3ARVALID, SAXIHP3AWVALID, SAXIHP3BREADY, SAXIHP3RDISSUECAP1EN, SAXIHP3RREADY, SAXIHP3WLAST, SAXIHP3WRISSUECAP1EN
, SAXIHP3WVALID, MAXIGP0BID, MAXIGP0RID, MAXIGP1BID, MAXIGP1RID, IRQF2P, DMA0DRTYPE, DMA1DRTYPE, DMA2DRTYPE, DMA3DRTYPE, MAXIGP0BRESP, MAXIGP0RRESP, MAXIGP1BRESP, MAXIGP1RRESP, SAXIACPARBURST, SAXIACPARLOCK, SAXIACPARSIZE, SAXIACPAWBURST, SAXIACPAWLOCK, SAXIACPAWSIZE, SAXIGP0ARBURST
, SAXIGP0ARLOCK, SAXIGP0ARSIZE, SAXIGP0AWBURST, SAXIGP0AWLOCK, SAXIGP0AWSIZE, SAXIGP1ARBURST, SAXIGP1ARLOCK, SAXIGP1ARSIZE, SAXIGP1AWBURST, SAXIGP1AWLOCK, SAXIGP1AWSIZE, SAXIHP0ARBURST, SAXIHP0ARLOCK, SAXIHP0ARSIZE, SAXIHP0AWBURST, SAXIHP0AWLOCK, SAXIHP0AWSIZE, SAXIHP1ARBURST, SAXIHP1ARLOCK, SAXIHP1ARSIZE, SAXIHP1AWBURST
, SAXIHP1AWLOCK, SAXIHP1AWSIZE, SAXIHP2ARBURST, SAXIHP2ARLOCK, SAXIHP2ARSIZE, SAXIHP2AWBURST, SAXIHP2AWLOCK, SAXIHP2AWSIZE, SAXIHP3ARBURST, SAXIHP3ARLOCK, SAXIHP3ARSIZE, SAXIHP3AWBURST, SAXIHP3AWLOCK, SAXIHP3AWSIZE, EMIOTTC0CLKI, EMIOTTC1CLKI, SAXIACPARID, SAXIACPARPROT, SAXIACPAWID, SAXIACPAWPROT, SAXIACPWID
, SAXIGP0ARPROT, SAXIGP0AWPROT, SAXIGP1ARPROT, SAXIGP1AWPROT, SAXIHP0ARPROT, SAXIHP0AWPROT, SAXIHP1ARPROT, SAXIHP1AWPROT, SAXIHP2ARPROT, SAXIHP2AWPROT, SAXIHP3ARPROT, SAXIHP3AWPROT, FTMDTRACEINDATA, FTMTF2PDEBUG, MAXIGP0RDATA, MAXIGP1RDATA, SAXIACPARADDR, SAXIACPAWADDR, SAXIGP0ARADDR, SAXIGP0AWADDR, SAXIGP0WDATA
, SAXIGP1ARADDR, SAXIGP1AWADDR, SAXIGP1WDATA, SAXIHP0ARADDR, SAXIHP0AWADDR, SAXIHP1ARADDR, SAXIHP1AWADDR, SAXIHP2ARADDR, SAXIHP2AWADDR, SAXIHP3ARADDR, SAXIHP3AWADDR, DDRARB, EMIOSDIO0DATAI, EMIOSDIO1DATAI, FCLKCLKTRIGN, FTMDTRACEINATID, FTMTF2PTRIG, FTMTP2FTRIGACK, SAXIACPARCACHE, SAXIACPARLEN, SAXIACPARQOS
, SAXIACPAWCACHE, SAXIACPAWLEN, SAXIACPAWQOS, SAXIGP0ARCACHE, SAXIGP0ARLEN, SAXIGP0ARQOS, SAXIGP0AWCACHE, SAXIGP0AWLEN, SAXIGP0AWQOS, SAXIGP0WSTRB, SAXIGP1ARCACHE, SAXIGP1ARLEN, SAXIGP1ARQOS, SAXIGP1AWCACHE, SAXIGP1AWLEN, SAXIGP1AWQOS, SAXIGP1WSTRB, SAXIHP0ARCACHE, SAXIHP0ARLEN, SAXIHP0ARQOS, SAXIHP0AWCACHE
, SAXIHP0AWLEN, SAXIHP0AWQOS, SAXIHP1ARCACHE, SAXIHP1ARLEN, SAXIHP1ARQOS, SAXIHP1AWCACHE, SAXIHP1AWLEN, SAXIHP1AWQOS, SAXIHP2ARCACHE, SAXIHP2ARLEN, SAXIHP2ARQOS, SAXIHP2AWCACHE, SAXIHP2AWLEN, SAXIHP2AWQOS, SAXIHP3ARCACHE, SAXIHP3ARLEN, SAXIHP3ARQOS, SAXIHP3AWCACHE, SAXIHP3AWLEN, SAXIHP3AWQOS, SAXIACPARUSER
, SAXIACPAWUSER, SAXIGP0ARID, SAXIGP0AWID, SAXIGP0WID, SAXIGP1ARID, SAXIGP1AWID, SAXIGP1WID, SAXIHP0ARID, SAXIHP0AWID, SAXIHP0WID, SAXIHP1ARID, SAXIHP1AWID, SAXIHP1WID, SAXIHP2ARID, SAXIHP2AWID, SAXIHP2WID, SAXIHP3ARID, SAXIHP3AWID, SAXIHP3WID, EMIOGPIOI, SAXIACPWDATA
, SAXIHP0WDATA, SAXIHP1WDATA, SAXIHP2WDATA, SAXIHP3WDATA, EMIOENET0GMIIRXD, EMIOENET1GMIIRXD, SAXIACPWSTRB, SAXIHP0WSTRB, SAXIHP1WSTRB, SAXIHP2WSTRB, SAXIHP3WSTRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31979.18-31979.22" *)
  inout [14:0] DDRA;
  wire [14:0] DDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32227.17-32227.23" *)
  input [3:0] DDRARB;
  wire [3:0] DDRARB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31980.17-31980.22" *)
  inout [2:0] DDRBA;
  wire [2:0] DDRBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31965.11-31965.18" *)
  inout DDRCASB;
  wire DDRCASB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31966.11-31966.17" *)
  inout DDRCKE;
  wire DDRCKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31967.11-31967.17" *)
  inout DDRCKN;
  wire DDRCKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31968.11-31968.17" *)
  inout DDRCKP;
  wire DDRCKP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31969.11-31969.17" *)
  inout DDRCSB;
  wire DDRCSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31982.17-31982.22" *)
  inout [3:0] DDRDM;
  wire [3:0] DDRDM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31981.18-31981.23" *)
  inout [31:0] DDRDQ;
  wire [31:0] DDRDQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31983.17-31983.24" *)
  inout [3:0] DDRDQSN;
  wire [3:0] DDRDQSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31984.17-31984.24" *)
  inout [3:0] DDRDQSP;
  wire [3:0] DDRDQSP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31970.11-31970.19" *)
  inout DDRDRSTB;
  wire DDRDRSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31971.11-31971.17" *)
  inout DDRODT;
  wire DDRODT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31972.11-31972.18" *)
  inout DDRRASB;
  wire DDRRASB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31973.11-31973.17" *)
  inout DDRVRN;
  wire DDRVRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31974.11-31974.17" *)
  inout DDRVRP;
  wire DDRVRP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31975.11-31975.17" *)
  inout DDRWEB;
  wire DDRWEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31986.11-31986.19" *)
  input DMA0ACLK;
  wire DMA0ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31987.11-31987.22" *)
  input DMA0DAREADY;
  wire DMA0DAREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31849.18-31849.28" *)
  output [1:0] DMA0DATYPE;
  wire [1:0] DMA0DATYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31691.12-31691.23" *)
  output DMA0DAVALID;
  wire DMA0DAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31988.11-31988.21" *)
  input DMA0DRLAST;
  wire DMA0DRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31692.12-31692.23" *)
  output DMA0DRREADY;
  wire DMA0DRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32138.17-32138.27" *)
  input [1:0] DMA0DRTYPE;
  wire [1:0] DMA0DRTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31989.11-31989.22" *)
  input DMA0DRVALID;
  wire DMA0DRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31693.12-31693.20" *)
  output DMA0RSTN;
  wire DMA0RSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31990.11-31990.19" *)
  input DMA1ACLK;
  wire DMA1ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31991.11-31991.22" *)
  input DMA1DAREADY;
  wire DMA1DAREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31850.18-31850.28" *)
  output [1:0] DMA1DATYPE;
  wire [1:0] DMA1DATYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31694.12-31694.23" *)
  output DMA1DAVALID;
  wire DMA1DAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31992.11-31992.21" *)
  input DMA1DRLAST;
  wire DMA1DRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31695.12-31695.23" *)
  output DMA1DRREADY;
  wire DMA1DRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32139.17-32139.27" *)
  input [1:0] DMA1DRTYPE;
  wire [1:0] DMA1DRTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31993.11-31993.22" *)
  input DMA1DRVALID;
  wire DMA1DRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31696.12-31696.20" *)
  output DMA1RSTN;
  wire DMA1RSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31994.11-31994.19" *)
  input DMA2ACLK;
  wire DMA2ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31995.11-31995.22" *)
  input DMA2DAREADY;
  wire DMA2DAREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31851.18-31851.28" *)
  output [1:0] DMA2DATYPE;
  wire [1:0] DMA2DATYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31697.12-31697.23" *)
  output DMA2DAVALID;
  wire DMA2DAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31996.11-31996.21" *)
  input DMA2DRLAST;
  wire DMA2DRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31698.12-31698.23" *)
  output DMA2DRREADY;
  wire DMA2DRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32140.17-32140.27" *)
  input [1:0] DMA2DRTYPE;
  wire [1:0] DMA2DRTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31997.11-31997.22" *)
  input DMA2DRVALID;
  wire DMA2DRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31699.12-31699.20" *)
  output DMA2RSTN;
  wire DMA2RSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31998.11-31998.19" *)
  input DMA3ACLK;
  wire DMA3ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31999.11-31999.22" *)
  input DMA3DAREADY;
  wire DMA3DAREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31852.18-31852.28" *)
  output [1:0] DMA3DATYPE;
  wire [1:0] DMA3DATYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31700.12-31700.23" *)
  output DMA3DAVALID;
  wire DMA3DAVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32000.11-32000.21" *)
  input DMA3DRLAST;
  wire DMA3DRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31701.12-31701.23" *)
  output DMA3DRREADY;
  wire DMA3DRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32141.17-32141.27" *)
  input [1:0] DMA3DRTYPE;
  wire [1:0] DMA3DRTYPE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32001.11-32001.22" *)
  input DMA3DRVALID;
  wire DMA3DRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31702.12-31702.20" *)
  output DMA3RSTN;
  wire DMA3RSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32002.11-32002.24" *)
  input EMIOCAN0PHYRX;
  wire EMIOCAN0PHYRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31703.12-31703.25" *)
  output EMIOCAN0PHYTX;
  wire EMIOCAN0PHYTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32003.11-32003.24" *)
  input EMIOCAN1PHYRX;
  wire EMIOCAN1PHYRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31704.12-31704.25" *)
  output EMIOCAN1PHYTX;
  wire EMIOCAN1PHYTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32004.11-32004.28" *)
  input EMIOENET0EXTINTIN;
  wire EMIOENET0EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32005.11-32005.27" *)
  input EMIOENET0GMIICOL;
  wire EMIOENET0GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32006.11-32006.27" *)
  input EMIOENET0GMIICRS;
  wire EMIOENET0GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32007.11-32007.29" *)
  input EMIOENET0GMIIRXCLK;
  wire EMIOENET0GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32304.17-32304.33" *)
  input [7:0] EMIOENET0GMIIRXD;
  wire [7:0] EMIOENET0GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32008.11-32008.28" *)
  input EMIOENET0GMIIRXDV;
  wire EMIOENET0GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32009.11-32009.28" *)
  input EMIOENET0GMIIRXER;
  wire EMIOENET0GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32010.11-32010.29" *)
  input EMIOENET0GMIITXCLK;
  wire EMIOENET0GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31955.18-31955.34" *)
  output [7:0] EMIOENET0GMIITXD;
  wire [7:0] EMIOENET0GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31705.12-31705.29" *)
  output EMIOENET0GMIITXEN;
  wire EMIOENET0GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31706.12-31706.29" *)
  output EMIOENET0GMIITXER;
  wire EMIOENET0GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32011.11-32011.25" *)
  input EMIOENET0MDIOI;
  wire EMIOENET0MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31707.12-31707.28" *)
  output EMIOENET0MDIOMDC;
  wire EMIOENET0MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31708.12-31708.26" *)
  output EMIOENET0MDIOO;
  wire EMIOENET0MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31709.12-31709.27" *)
  output EMIOENET0MDIOTN;
  wire EMIOENET0MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31710.12-31710.34" *)
  output EMIOENET0PTPDELAYREQRX;
  wire EMIOENET0PTPDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31711.12-31711.34" *)
  output EMIOENET0PTPDELAYREQTX;
  wire EMIOENET0PTPDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31712.12-31712.35" *)
  output EMIOENET0PTPPDELAYREQRX;
  wire EMIOENET0PTPPDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31713.12-31713.35" *)
  output EMIOENET0PTPPDELAYREQTX;
  wire EMIOENET0PTPPDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31714.12-31714.36" *)
  output EMIOENET0PTPPDELAYRESPRX;
  wire EMIOENET0PTPPDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31715.12-31715.36" *)
  output EMIOENET0PTPPDELAYRESPTX;
  wire EMIOENET0PTPPDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31716.12-31716.35" *)
  output EMIOENET0PTPSYNCFRAMERX;
  wire EMIOENET0PTPSYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31717.12-31717.35" *)
  output EMIOENET0PTPSYNCFRAMETX;
  wire EMIOENET0PTPSYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31718.12-31718.26" *)
  output EMIOENET0SOFRX;
  wire EMIOENET0SOFRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31719.12-31719.26" *)
  output EMIOENET0SOFTX;
  wire EMIOENET0SOFTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32012.11-32012.28" *)
  input EMIOENET1EXTINTIN;
  wire EMIOENET1EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32013.11-32013.27" *)
  input EMIOENET1GMIICOL;
  wire EMIOENET1GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32014.11-32014.27" *)
  input EMIOENET1GMIICRS;
  wire EMIOENET1GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32015.11-32015.29" *)
  input EMIOENET1GMIIRXCLK;
  wire EMIOENET1GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32305.17-32305.33" *)
  input [7:0] EMIOENET1GMIIRXD;
  wire [7:0] EMIOENET1GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32016.11-32016.28" *)
  input EMIOENET1GMIIRXDV;
  wire EMIOENET1GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32017.11-32017.28" *)
  input EMIOENET1GMIIRXER;
  wire EMIOENET1GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32018.11-32018.29" *)
  input EMIOENET1GMIITXCLK;
  wire EMIOENET1GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31956.18-31956.34" *)
  output [7:0] EMIOENET1GMIITXD;
  wire [7:0] EMIOENET1GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31720.12-31720.29" *)
  output EMIOENET1GMIITXEN;
  wire EMIOENET1GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31721.12-31721.29" *)
  output EMIOENET1GMIITXER;
  wire EMIOENET1GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32019.11-32019.25" *)
  input EMIOENET1MDIOI;
  wire EMIOENET1MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31722.12-31722.28" *)
  output EMIOENET1MDIOMDC;
  wire EMIOENET1MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31723.12-31723.26" *)
  output EMIOENET1MDIOO;
  wire EMIOENET1MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31724.12-31724.27" *)
  output EMIOENET1MDIOTN;
  wire EMIOENET1MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31725.12-31725.34" *)
  output EMIOENET1PTPDELAYREQRX;
  wire EMIOENET1PTPDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31726.12-31726.34" *)
  output EMIOENET1PTPDELAYREQTX;
  wire EMIOENET1PTPDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31727.12-31727.35" *)
  output EMIOENET1PTPPDELAYREQRX;
  wire EMIOENET1PTPPDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31728.12-31728.35" *)
  output EMIOENET1PTPPDELAYREQTX;
  wire EMIOENET1PTPPDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31729.12-31729.36" *)
  output EMIOENET1PTPPDELAYRESPRX;
  wire EMIOENET1PTPPDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31730.12-31730.36" *)
  output EMIOENET1PTPPDELAYRESPTX;
  wire EMIOENET1PTPPDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31731.12-31731.35" *)
  output EMIOENET1PTPSYNCFRAMERX;
  wire EMIOENET1PTPSYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31732.12-31732.35" *)
  output EMIOENET1PTPSYNCFRAMETX;
  wire EMIOENET1PTPSYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31733.12-31733.26" *)
  output EMIOENET1SOFRX;
  wire EMIOENET1SOFRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31734.12-31734.26" *)
  output EMIOENET1SOFTX;
  wire EMIOENET1SOFTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32298.18-32298.27" *)
  input [63:0] EMIOGPIOI;
  wire [63:0] EMIOGPIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31948.19-31948.28" *)
  output [63:0] EMIOGPIOO;
  wire [63:0] EMIOGPIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31949.19-31949.29" *)
  output [63:0] EMIOGPIOTN;
  wire [63:0] EMIOGPIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32020.11-32020.23" *)
  input EMIOI2C0SCLI;
  wire EMIOI2C0SCLI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31735.12-31735.24" *)
  output EMIOI2C0SCLO;
  wire EMIOI2C0SCLO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31736.12-31736.25" *)
  output EMIOI2C0SCLTN;
  wire EMIOI2C0SCLTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32021.11-32021.23" *)
  input EMIOI2C0SDAI;
  wire EMIOI2C0SDAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31737.12-31737.24" *)
  output EMIOI2C0SDAO;
  wire EMIOI2C0SDAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31738.12-31738.25" *)
  output EMIOI2C0SDATN;
  wire EMIOI2C0SDATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32022.11-32022.23" *)
  input EMIOI2C1SCLI;
  wire EMIOI2C1SCLI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31739.12-31739.24" *)
  output EMIOI2C1SCLO;
  wire EMIOI2C1SCLO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31740.12-31740.25" *)
  output EMIOI2C1SCLTN;
  wire EMIOI2C1SCLTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32023.11-32023.23" *)
  input EMIOI2C1SDAI;
  wire EMIOI2C1SDAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31741.12-31741.24" *)
  output EMIOI2C1SDAO;
  wire EMIOI2C1SDAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31742.12-31742.25" *)
  output EMIOI2C1SDATN;
  wire EMIOI2C1SDATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32024.11-32024.23" *)
  input EMIOPJTAGTCK;
  wire EMIOPJTAGTCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32025.11-32025.23" *)
  input EMIOPJTAGTDI;
  wire EMIOPJTAGTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31743.12-31743.24" *)
  output EMIOPJTAGTDO;
  wire EMIOPJTAGTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31744.12-31744.25" *)
  output EMIOPJTAGTDTN;
  wire EMIOPJTAGTDTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32026.11-32026.23" *)
  input EMIOPJTAGTMS;
  wire EMIOPJTAGTMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31745.12-31745.27" *)
  output EMIOSDIO0BUSPOW;
  wire EMIOSDIO0BUSPOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31884.18-31884.34" *)
  output [2:0] EMIOSDIO0BUSVOLT;
  wire [2:0] EMIOSDIO0BUSVOLT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32027.11-32027.23" *)
  input EMIOSDIO0CDN;
  wire EMIOSDIO0CDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31746.12-31746.24" *)
  output EMIOSDIO0CLK;
  wire EMIOSDIO0CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32028.11-32028.25" *)
  input EMIOSDIO0CLKFB;
  wire EMIOSDIO0CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32029.11-32029.24" *)
  input EMIOSDIO0CMDI;
  wire EMIOSDIO0CMDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31747.12-31747.25" *)
  output EMIOSDIO0CMDO;
  wire EMIOSDIO0CMDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31748.12-31748.26" *)
  output EMIOSDIO0CMDTN;
  wire EMIOSDIO0CMDTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32228.17-32228.31" *)
  input [3:0] EMIOSDIO0DATAI;
  wire [3:0] EMIOSDIO0DATAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31910.18-31910.32" *)
  output [3:0] EMIOSDIO0DATAO;
  wire [3:0] EMIOSDIO0DATAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31911.18-31911.33" *)
  output [3:0] EMIOSDIO0DATATN;
  wire [3:0] EMIOSDIO0DATATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31749.12-31749.24" *)
  output EMIOSDIO0LED;
  wire EMIOSDIO0LED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32030.11-32030.22" *)
  input EMIOSDIO0WP;
  wire EMIOSDIO0WP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31750.12-31750.27" *)
  output EMIOSDIO1BUSPOW;
  wire EMIOSDIO1BUSPOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31885.18-31885.34" *)
  output [2:0] EMIOSDIO1BUSVOLT;
  wire [2:0] EMIOSDIO1BUSVOLT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32031.11-32031.23" *)
  input EMIOSDIO1CDN;
  wire EMIOSDIO1CDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31751.12-31751.24" *)
  output EMIOSDIO1CLK;
  wire EMIOSDIO1CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32032.11-32032.25" *)
  input EMIOSDIO1CLKFB;
  wire EMIOSDIO1CLKFB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32033.11-32033.24" *)
  input EMIOSDIO1CMDI;
  wire EMIOSDIO1CMDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31752.12-31752.25" *)
  output EMIOSDIO1CMDO;
  wire EMIOSDIO1CMDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31753.12-31753.26" *)
  output EMIOSDIO1CMDTN;
  wire EMIOSDIO1CMDTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32229.17-32229.31" *)
  input [3:0] EMIOSDIO1DATAI;
  wire [3:0] EMIOSDIO1DATAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31912.18-31912.32" *)
  output [3:0] EMIOSDIO1DATAO;
  wire [3:0] EMIOSDIO1DATAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31913.18-31913.33" *)
  output [3:0] EMIOSDIO1DATATN;
  wire [3:0] EMIOSDIO1DATATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31754.12-31754.24" *)
  output EMIOSDIO1LED;
  wire EMIOSDIO1LED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32034.11-32034.22" *)
  input EMIOSDIO1WP;
  wire EMIOSDIO1WP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32035.11-32035.21" *)
  input EMIOSPI0MI;
  wire EMIOSPI0MI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31755.12-31755.22" *)
  output EMIOSPI0MO;
  wire EMIOSPI0MO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31756.12-31756.24" *)
  output EMIOSPI0MOTN;
  wire EMIOSPI0MOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32036.11-32036.24" *)
  input EMIOSPI0SCLKI;
  wire EMIOSPI0SCLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31757.12-31757.25" *)
  output EMIOSPI0SCLKO;
  wire EMIOSPI0SCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31758.12-31758.26" *)
  output EMIOSPI0SCLKTN;
  wire EMIOSPI0SCLKTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32037.11-32037.21" *)
  input EMIOSPI0SI;
  wire EMIOSPI0SI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31759.12-31759.22" *)
  output EMIOSPI0SO;
  wire EMIOSPI0SO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32038.11-32038.23" *)
  input EMIOSPI0SSIN;
  wire EMIOSPI0SSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31760.12-31760.25" *)
  output EMIOSPI0SSNTN;
  wire EMIOSPI0SSNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31886.18-31886.30" *)
  output [2:0] EMIOSPI0SSON;
  wire [2:0] EMIOSPI0SSON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31761.12-31761.23" *)
  output EMIOSPI0STN;
  wire EMIOSPI0STN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32039.11-32039.21" *)
  input EMIOSPI1MI;
  wire EMIOSPI1MI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31762.12-31762.22" *)
  output EMIOSPI1MO;
  wire EMIOSPI1MO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31763.12-31763.24" *)
  output EMIOSPI1MOTN;
  wire EMIOSPI1MOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32040.11-32040.24" *)
  input EMIOSPI1SCLKI;
  wire EMIOSPI1SCLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31764.12-31764.25" *)
  output EMIOSPI1SCLKO;
  wire EMIOSPI1SCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31765.12-31765.26" *)
  output EMIOSPI1SCLKTN;
  wire EMIOSPI1SCLKTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32041.11-32041.21" *)
  input EMIOSPI1SI;
  wire EMIOSPI1SI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31766.12-31766.22" *)
  output EMIOSPI1SO;
  wire EMIOSPI1SO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32042.11-32042.23" *)
  input EMIOSPI1SSIN;
  wire EMIOSPI1SSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31767.12-31767.25" *)
  output EMIOSPI1SSNTN;
  wire EMIOSPI1SSNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31887.18-31887.30" *)
  output [2:0] EMIOSPI1SSON;
  wire [2:0] EMIOSPI1SSON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31768.12-31768.23" *)
  output EMIOSPI1STN;
  wire EMIOSPI1STN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32043.11-32043.24" *)
  input EMIOSRAMINTIN;
  wire EMIOSRAMINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32044.11-32044.23" *)
  input EMIOTRACECLK;
  wire EMIOTRACECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31769.12-31769.24" *)
  output EMIOTRACECTL;
  wire EMIOTRACECTL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31900.19-31900.32" *)
  output [31:0] EMIOTRACEDATA;
  wire [31:0] EMIOTRACEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32188.17-32188.29" *)
  input [2:0] EMIOTTC0CLKI;
  wire [2:0] EMIOTTC0CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31888.18-31888.31" *)
  output [2:0] EMIOTTC0WAVEO;
  wire [2:0] EMIOTTC0WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32189.17-32189.29" *)
  input [2:0] EMIOTTC1CLKI;
  wire [2:0] EMIOTTC1CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31889.18-31889.31" *)
  output [2:0] EMIOTTC1WAVEO;
  wire [2:0] EMIOTTC1WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32045.11-32045.24" *)
  input EMIOUART0CTSN;
  wire EMIOUART0CTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32046.11-32046.24" *)
  input EMIOUART0DCDN;
  wire EMIOUART0DCDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32047.11-32047.24" *)
  input EMIOUART0DSRN;
  wire EMIOUART0DSRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31770.12-31770.25" *)
  output EMIOUART0DTRN;
  wire EMIOUART0DTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32048.11-32048.23" *)
  input EMIOUART0RIN;
  wire EMIOUART0RIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31771.12-31771.25" *)
  output EMIOUART0RTSN;
  wire EMIOUART0RTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32049.11-32049.22" *)
  input EMIOUART0RX;
  wire EMIOUART0RX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31772.12-31772.23" *)
  output EMIOUART0TX;
  wire EMIOUART0TX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32050.11-32050.24" *)
  input EMIOUART1CTSN;
  wire EMIOUART1CTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32051.11-32051.24" *)
  input EMIOUART1DCDN;
  wire EMIOUART1DCDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32052.11-32052.24" *)
  input EMIOUART1DSRN;
  wire EMIOUART1DSRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31773.12-31773.25" *)
  output EMIOUART1DTRN;
  wire EMIOUART1DTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32053.11-32053.23" *)
  input EMIOUART1RIN;
  wire EMIOUART1RIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31774.12-31774.25" *)
  output EMIOUART1RTSN;
  wire EMIOUART1RTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32054.11-32054.22" *)
  input EMIOUART1RX;
  wire EMIOUART1RX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31775.12-31775.23" *)
  output EMIOUART1TX;
  wire EMIOUART1TX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31853.18-31853.36" *)
  output [1:0] EMIOUSB0PORTINDCTL;
  wire [1:0] EMIOUSB0PORTINDCTL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32055.11-32055.31" *)
  input EMIOUSB0VBUSPWRFAULT;
  wire EMIOUSB0VBUSPWRFAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31776.12-31776.33" *)
  output EMIOUSB0VBUSPWRSELECT;
  wire EMIOUSB0VBUSPWRSELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31854.18-31854.36" *)
  output [1:0] EMIOUSB1PORTINDCTL;
  wire [1:0] EMIOUSB1PORTINDCTL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32056.11-32056.31" *)
  input EMIOUSB1VBUSPWRFAULT;
  wire EMIOUSB1VBUSPWRFAULT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31777.12-31777.33" *)
  output EMIOUSB1VBUSPWRSELECT;
  wire EMIOUSB1VBUSPWRSELECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32057.11-32057.22" *)
  input EMIOWDTCLKI;
  wire EMIOWDTCLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31778.12-31778.23" *)
  output EMIOWDTRSTO;
  wire EMIOWDTRSTO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32058.11-32058.22" *)
  input EVENTEVENTI;
  wire EVENTEVENTI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31779.12-31779.23" *)
  output EVENTEVENTO;
  wire EVENTEVENTO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31855.18-31855.33" *)
  output [1:0] EVENTSTANDBYWFE;
  wire [1:0] EVENTSTANDBYWFE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31856.18-31856.33" *)
  output [1:0] EVENTSTANDBYWFI;
  wire [1:0] EVENTSTANDBYWFI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31914.18-31914.25" *)
  output [3:0] FCLKCLK;
  wire [3:0] FCLKCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32230.17-32230.29" *)
  input [3:0] FCLKCLKTRIGN;
  wire [3:0] FCLKCLKTRIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31915.18-31915.28" *)
  output [3:0] FCLKRESETN;
  wire [3:0] FCLKRESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32059.11-32059.20" *)
  input FPGAIDLEN;
  wire FPGAIDLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32231.17-32231.32" *)
  input [3:0] FTMDTRACEINATID;
  wire [3:0] FTMDTRACEINATID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32060.11-32060.27" *)
  input FTMDTRACEINCLOCK;
  wire FTMDTRACEINCLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32207.18-32207.33" *)
  input [31:0] FTMDTRACEINDATA;
  wire [31:0] FTMDTRACEINDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32061.11-32061.27" *)
  input FTMDTRACEINVALID;
  wire FTMDTRACEINVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32208.18-32208.30" *)
  input [31:0] FTMTF2PDEBUG;
  wire [31:0] FTMTF2PDEBUG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32232.17-32232.28" *)
  input [3:0] FTMTF2PTRIG;
  wire [3:0] FTMTF2PTRIG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31916.18-31916.32" *)
  output [3:0] FTMTF2PTRIGACK;
  wire [3:0] FTMTF2PTRIGACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31901.19-31901.31" *)
  output [31:0] FTMTP2FDEBUG;
  wire [31:0] FTMTP2FDEBUG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31917.18-31917.29" *)
  output [3:0] FTMTP2FTRIG;
  wire [3:0] FTMTP2FTRIG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32233.17-32233.31" *)
  input [3:0] FTMTP2FTRIGACK;
  wire [3:0] FTMTP2FTRIGACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32137.18-32137.24" *)
  input [19:0] IRQF2P;
  wire [19:0] IRQF2P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31883.19-31883.25" *)
  output [28:0] IRQP2F;
  wire [28:0] IRQP2F;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32062.11-32062.22" *)
  input MAXIGP0ACLK;
  wire MAXIGP0ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31902.19-31902.32" *)
  output [31:0] MAXIGP0ARADDR;
  wire [31:0] MAXIGP0ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31857.18-31857.32" *)
  output [1:0] MAXIGP0ARBURST;
  wire [1:0] MAXIGP0ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31918.18-31918.32" *)
  output [3:0] MAXIGP0ARCACHE;
  wire [3:0] MAXIGP0ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31780.12-31780.26" *)
  output MAXIGP0ARESETN;
  wire MAXIGP0ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31843.19-31843.30" *)
  output [11:0] MAXIGP0ARID;
  wire [11:0] MAXIGP0ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31919.18-31919.30" *)
  output [3:0] MAXIGP0ARLEN;
  wire [3:0] MAXIGP0ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31858.18-31858.31" *)
  output [1:0] MAXIGP0ARLOCK;
  wire [1:0] MAXIGP0ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31890.18-31890.31" *)
  output [2:0] MAXIGP0ARPROT;
  wire [2:0] MAXIGP0ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31920.18-31920.30" *)
  output [3:0] MAXIGP0ARQOS;
  wire [3:0] MAXIGP0ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32063.11-32063.25" *)
  input MAXIGP0ARREADY;
  wire MAXIGP0ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31859.18-31859.31" *)
  output [1:0] MAXIGP0ARSIZE;
  wire [1:0] MAXIGP0ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31781.12-31781.26" *)
  output MAXIGP0ARVALID;
  wire MAXIGP0ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31903.19-31903.32" *)
  output [31:0] MAXIGP0AWADDR;
  wire [31:0] MAXIGP0AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31860.18-31860.32" *)
  output [1:0] MAXIGP0AWBURST;
  wire [1:0] MAXIGP0AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31921.18-31921.32" *)
  output [3:0] MAXIGP0AWCACHE;
  wire [3:0] MAXIGP0AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31844.19-31844.30" *)
  output [11:0] MAXIGP0AWID;
  wire [11:0] MAXIGP0AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31922.18-31922.30" *)
  output [3:0] MAXIGP0AWLEN;
  wire [3:0] MAXIGP0AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31861.18-31861.31" *)
  output [1:0] MAXIGP0AWLOCK;
  wire [1:0] MAXIGP0AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31891.18-31891.31" *)
  output [2:0] MAXIGP0AWPROT;
  wire [2:0] MAXIGP0AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31923.18-31923.30" *)
  output [3:0] MAXIGP0AWQOS;
  wire [3:0] MAXIGP0AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32064.11-32064.25" *)
  input MAXIGP0AWREADY;
  wire MAXIGP0AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31862.18-31862.31" *)
  output [1:0] MAXIGP0AWSIZE;
  wire [1:0] MAXIGP0AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31782.12-31782.26" *)
  output MAXIGP0AWVALID;
  wire MAXIGP0AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32133.18-32133.28" *)
  input [11:0] MAXIGP0BID;
  wire [11:0] MAXIGP0BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31783.12-31783.25" *)
  output MAXIGP0BREADY;
  wire MAXIGP0BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32142.17-32142.29" *)
  input [1:0] MAXIGP0BRESP;
  wire [1:0] MAXIGP0BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32065.11-32065.24" *)
  input MAXIGP0BVALID;
  wire MAXIGP0BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32209.18-32209.30" *)
  input [31:0] MAXIGP0RDATA;
  wire [31:0] MAXIGP0RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32134.18-32134.28" *)
  input [11:0] MAXIGP0RID;
  wire [11:0] MAXIGP0RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32066.11-32066.23" *)
  input MAXIGP0RLAST;
  wire MAXIGP0RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31784.12-31784.25" *)
  output MAXIGP0RREADY;
  wire MAXIGP0RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32143.17-32143.29" *)
  input [1:0] MAXIGP0RRESP;
  wire [1:0] MAXIGP0RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32067.11-32067.24" *)
  input MAXIGP0RVALID;
  wire MAXIGP0RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31904.19-31904.31" *)
  output [31:0] MAXIGP0WDATA;
  wire [31:0] MAXIGP0WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31845.19-31845.29" *)
  output [11:0] MAXIGP0WID;
  wire [11:0] MAXIGP0WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31785.12-31785.24" *)
  output MAXIGP0WLAST;
  wire MAXIGP0WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32068.11-32068.24" *)
  input MAXIGP0WREADY;
  wire MAXIGP0WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31924.18-31924.30" *)
  output [3:0] MAXIGP0WSTRB;
  wire [3:0] MAXIGP0WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31786.12-31786.25" *)
  output MAXIGP0WVALID;
  wire MAXIGP0WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32069.11-32069.22" *)
  input MAXIGP1ACLK;
  wire MAXIGP1ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31905.19-31905.32" *)
  output [31:0] MAXIGP1ARADDR;
  wire [31:0] MAXIGP1ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31863.18-31863.32" *)
  output [1:0] MAXIGP1ARBURST;
  wire [1:0] MAXIGP1ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31925.18-31925.32" *)
  output [3:0] MAXIGP1ARCACHE;
  wire [3:0] MAXIGP1ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31787.12-31787.26" *)
  output MAXIGP1ARESETN;
  wire MAXIGP1ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31846.19-31846.30" *)
  output [11:0] MAXIGP1ARID;
  wire [11:0] MAXIGP1ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31926.18-31926.30" *)
  output [3:0] MAXIGP1ARLEN;
  wire [3:0] MAXIGP1ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31864.18-31864.31" *)
  output [1:0] MAXIGP1ARLOCK;
  wire [1:0] MAXIGP1ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31892.18-31892.31" *)
  output [2:0] MAXIGP1ARPROT;
  wire [2:0] MAXIGP1ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31927.18-31927.30" *)
  output [3:0] MAXIGP1ARQOS;
  wire [3:0] MAXIGP1ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32070.11-32070.25" *)
  input MAXIGP1ARREADY;
  wire MAXIGP1ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31865.18-31865.31" *)
  output [1:0] MAXIGP1ARSIZE;
  wire [1:0] MAXIGP1ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31788.12-31788.26" *)
  output MAXIGP1ARVALID;
  wire MAXIGP1ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31906.19-31906.32" *)
  output [31:0] MAXIGP1AWADDR;
  wire [31:0] MAXIGP1AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31866.18-31866.32" *)
  output [1:0] MAXIGP1AWBURST;
  wire [1:0] MAXIGP1AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31928.18-31928.32" *)
  output [3:0] MAXIGP1AWCACHE;
  wire [3:0] MAXIGP1AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31847.19-31847.30" *)
  output [11:0] MAXIGP1AWID;
  wire [11:0] MAXIGP1AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31929.18-31929.30" *)
  output [3:0] MAXIGP1AWLEN;
  wire [3:0] MAXIGP1AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31867.18-31867.31" *)
  output [1:0] MAXIGP1AWLOCK;
  wire [1:0] MAXIGP1AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31893.18-31893.31" *)
  output [2:0] MAXIGP1AWPROT;
  wire [2:0] MAXIGP1AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31930.18-31930.30" *)
  output [3:0] MAXIGP1AWQOS;
  wire [3:0] MAXIGP1AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32071.11-32071.25" *)
  input MAXIGP1AWREADY;
  wire MAXIGP1AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31868.18-31868.31" *)
  output [1:0] MAXIGP1AWSIZE;
  wire [1:0] MAXIGP1AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31789.12-31789.26" *)
  output MAXIGP1AWVALID;
  wire MAXIGP1AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32135.18-32135.28" *)
  input [11:0] MAXIGP1BID;
  wire [11:0] MAXIGP1BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31790.12-31790.25" *)
  output MAXIGP1BREADY;
  wire MAXIGP1BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32144.17-32144.29" *)
  input [1:0] MAXIGP1BRESP;
  wire [1:0] MAXIGP1BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32072.11-32072.24" *)
  input MAXIGP1BVALID;
  wire MAXIGP1BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32210.18-32210.30" *)
  input [31:0] MAXIGP1RDATA;
  wire [31:0] MAXIGP1RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32136.18-32136.28" *)
  input [11:0] MAXIGP1RID;
  wire [11:0] MAXIGP1RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32073.11-32073.23" *)
  input MAXIGP1RLAST;
  wire MAXIGP1RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31791.12-31791.25" *)
  output MAXIGP1RREADY;
  wire MAXIGP1RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32145.17-32145.29" *)
  input [1:0] MAXIGP1RRESP;
  wire [1:0] MAXIGP1RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32074.11-32074.24" *)
  input MAXIGP1RVALID;
  wire MAXIGP1RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31907.19-31907.31" *)
  output [31:0] MAXIGP1WDATA;
  wire [31:0] MAXIGP1WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31848.19-31848.29" *)
  output [11:0] MAXIGP1WID;
  wire [11:0] MAXIGP1WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31792.12-31792.24" *)
  output MAXIGP1WLAST;
  wire MAXIGP1WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32075.11-32075.24" *)
  input MAXIGP1WREADY;
  wire MAXIGP1WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31931.18-31931.30" *)
  output [3:0] MAXIGP1WSTRB;
  wire [3:0] MAXIGP1WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31793.12-31793.25" *)
  output MAXIGP1WVALID;
  wire MAXIGP1WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31985.18-31985.21" *)
  inout [53:0] MIO;
  wire [53:0] MIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31976.11-31976.16" *)
  inout PSCLK;
  wire PSCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31977.11-31977.17" *)
  inout PSPORB;
  wire PSPORB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31978.11-31978.18" *)
  inout PSSRSTB;
  wire PSSRSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32076.11-32076.22" *)
  input SAXIACPACLK;
  wire SAXIACPACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32211.18-32211.31" *)
  input [31:0] SAXIACPARADDR;
  wire [31:0] SAXIACPARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32146.17-32146.31" *)
  input [1:0] SAXIACPARBURST;
  wire [1:0] SAXIACPARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32234.17-32234.31" *)
  input [3:0] SAXIACPARCACHE;
  wire [3:0] SAXIACPARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31794.12-31794.26" *)
  output SAXIACPARESETN;
  wire SAXIACPARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32190.17-32190.28" *)
  input [2:0] SAXIACPARID;
  wire [2:0] SAXIACPARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32235.17-32235.29" *)
  input [3:0] SAXIACPARLEN;
  wire [3:0] SAXIACPARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32147.17-32147.30" *)
  input [1:0] SAXIACPARLOCK;
  wire [1:0] SAXIACPARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32191.17-32191.30" *)
  input [2:0] SAXIACPARPROT;
  wire [2:0] SAXIACPARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32236.17-32236.29" *)
  input [3:0] SAXIACPARQOS;
  wire [3:0] SAXIACPARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31795.12-31795.26" *)
  output SAXIACPARREADY;
  wire SAXIACPARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32148.17-32148.30" *)
  input [1:0] SAXIACPARSIZE;
  wire [1:0] SAXIACPARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32278.17-32278.30" *)
  input [4:0] SAXIACPARUSER;
  wire [4:0] SAXIACPARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32077.11-32077.25" *)
  input SAXIACPARVALID;
  wire SAXIACPARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32212.18-32212.31" *)
  input [31:0] SAXIACPAWADDR;
  wire [31:0] SAXIACPAWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32149.17-32149.31" *)
  input [1:0] SAXIACPAWBURST;
  wire [1:0] SAXIACPAWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32237.17-32237.31" *)
  input [3:0] SAXIACPAWCACHE;
  wire [3:0] SAXIACPAWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32192.17-32192.28" *)
  input [2:0] SAXIACPAWID;
  wire [2:0] SAXIACPAWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32238.17-32238.29" *)
  input [3:0] SAXIACPAWLEN;
  wire [3:0] SAXIACPAWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32150.17-32150.30" *)
  input [1:0] SAXIACPAWLOCK;
  wire [1:0] SAXIACPAWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32193.17-32193.30" *)
  input [2:0] SAXIACPAWPROT;
  wire [2:0] SAXIACPAWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32239.17-32239.29" *)
  input [3:0] SAXIACPAWQOS;
  wire [3:0] SAXIACPAWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31796.12-31796.26" *)
  output SAXIACPAWREADY;
  wire SAXIACPAWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32151.17-32151.30" *)
  input [1:0] SAXIACPAWSIZE;
  wire [1:0] SAXIACPAWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32279.17-32279.30" *)
  input [4:0] SAXIACPAWUSER;
  wire [4:0] SAXIACPAWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32078.11-32078.25" *)
  input SAXIACPAWVALID;
  wire SAXIACPAWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31894.18-31894.28" *)
  output [2:0] SAXIACPBID;
  wire [2:0] SAXIACPBID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32079.11-32079.24" *)
  input SAXIACPBREADY;
  wire SAXIACPBREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31869.18-31869.30" *)
  output [1:0] SAXIACPBRESP;
  wire [1:0] SAXIACPBRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31797.12-31797.25" *)
  output SAXIACPBVALID;
  wire SAXIACPBVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31950.19-31950.31" *)
  output [63:0] SAXIACPRDATA;
  wire [63:0] SAXIACPRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31895.18-31895.28" *)
  output [2:0] SAXIACPRID;
  wire [2:0] SAXIACPRID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31798.12-31798.24" *)
  output SAXIACPRLAST;
  wire SAXIACPRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32080.11-32080.24" *)
  input SAXIACPRREADY;
  wire SAXIACPRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31870.18-31870.30" *)
  output [1:0] SAXIACPRRESP;
  wire [1:0] SAXIACPRRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31799.12-31799.25" *)
  output SAXIACPRVALID;
  wire SAXIACPRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32299.18-32299.30" *)
  input [63:0] SAXIACPWDATA;
  wire [63:0] SAXIACPWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32194.17-32194.27" *)
  input [2:0] SAXIACPWID;
  wire [2:0] SAXIACPWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32081.11-32081.23" *)
  input SAXIACPWLAST;
  wire SAXIACPWLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31800.12-31800.25" *)
  output SAXIACPWREADY;
  wire SAXIACPWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32306.17-32306.29" *)
  input [7:0] SAXIACPWSTRB;
  wire [7:0] SAXIACPWSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32082.11-32082.24" *)
  input SAXIACPWVALID;
  wire SAXIACPWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32083.11-32083.22" *)
  input SAXIGP0ACLK;
  wire SAXIGP0ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32213.18-32213.31" *)
  input [31:0] SAXIGP0ARADDR;
  wire [31:0] SAXIGP0ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32152.17-32152.31" *)
  input [1:0] SAXIGP0ARBURST;
  wire [1:0] SAXIGP0ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32240.17-32240.31" *)
  input [3:0] SAXIGP0ARCACHE;
  wire [3:0] SAXIGP0ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31801.12-31801.26" *)
  output SAXIGP0ARESETN;
  wire SAXIGP0ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32280.17-32280.28" *)
  input [5:0] SAXIGP0ARID;
  wire [5:0] SAXIGP0ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32241.17-32241.29" *)
  input [3:0] SAXIGP0ARLEN;
  wire [3:0] SAXIGP0ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32153.17-32153.30" *)
  input [1:0] SAXIGP0ARLOCK;
  wire [1:0] SAXIGP0ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32195.17-32195.30" *)
  input [2:0] SAXIGP0ARPROT;
  wire [2:0] SAXIGP0ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32242.17-32242.29" *)
  input [3:0] SAXIGP0ARQOS;
  wire [3:0] SAXIGP0ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31802.12-31802.26" *)
  output SAXIGP0ARREADY;
  wire SAXIGP0ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32154.17-32154.30" *)
  input [1:0] SAXIGP0ARSIZE;
  wire [1:0] SAXIGP0ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32084.11-32084.25" *)
  input SAXIGP0ARVALID;
  wire SAXIGP0ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32214.18-32214.31" *)
  input [31:0] SAXIGP0AWADDR;
  wire [31:0] SAXIGP0AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32155.17-32155.31" *)
  input [1:0] SAXIGP0AWBURST;
  wire [1:0] SAXIGP0AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32243.17-32243.31" *)
  input [3:0] SAXIGP0AWCACHE;
  wire [3:0] SAXIGP0AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32281.17-32281.28" *)
  input [5:0] SAXIGP0AWID;
  wire [5:0] SAXIGP0AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32244.17-32244.29" *)
  input [3:0] SAXIGP0AWLEN;
  wire [3:0] SAXIGP0AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32156.17-32156.30" *)
  input [1:0] SAXIGP0AWLOCK;
  wire [1:0] SAXIGP0AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32196.17-32196.30" *)
  input [2:0] SAXIGP0AWPROT;
  wire [2:0] SAXIGP0AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32245.17-32245.29" *)
  input [3:0] SAXIGP0AWQOS;
  wire [3:0] SAXIGP0AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31803.12-31803.26" *)
  output SAXIGP0AWREADY;
  wire SAXIGP0AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32157.17-32157.30" *)
  input [1:0] SAXIGP0AWSIZE;
  wire [1:0] SAXIGP0AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32085.11-32085.25" *)
  input SAXIGP0AWVALID;
  wire SAXIGP0AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31932.18-31932.28" *)
  output [5:0] SAXIGP0BID;
  wire [5:0] SAXIGP0BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32086.11-32086.24" *)
  input SAXIGP0BREADY;
  wire SAXIGP0BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31871.18-31871.30" *)
  output [1:0] SAXIGP0BRESP;
  wire [1:0] SAXIGP0BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31804.12-31804.25" *)
  output SAXIGP0BVALID;
  wire SAXIGP0BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31908.19-31908.31" *)
  output [31:0] SAXIGP0RDATA;
  wire [31:0] SAXIGP0RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31933.18-31933.28" *)
  output [5:0] SAXIGP0RID;
  wire [5:0] SAXIGP0RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31805.12-31805.24" *)
  output SAXIGP0RLAST;
  wire SAXIGP0RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32087.11-32087.24" *)
  input SAXIGP0RREADY;
  wire SAXIGP0RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31872.18-31872.30" *)
  output [1:0] SAXIGP0RRESP;
  wire [1:0] SAXIGP0RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31806.12-31806.25" *)
  output SAXIGP0RVALID;
  wire SAXIGP0RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32215.18-32215.30" *)
  input [31:0] SAXIGP0WDATA;
  wire [31:0] SAXIGP0WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32282.17-32282.27" *)
  input [5:0] SAXIGP0WID;
  wire [5:0] SAXIGP0WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32088.11-32088.23" *)
  input SAXIGP0WLAST;
  wire SAXIGP0WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31807.12-31807.25" *)
  output SAXIGP0WREADY;
  wire SAXIGP0WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32246.17-32246.29" *)
  input [3:0] SAXIGP0WSTRB;
  wire [3:0] SAXIGP0WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32089.11-32089.24" *)
  input SAXIGP0WVALID;
  wire SAXIGP0WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32090.11-32090.22" *)
  input SAXIGP1ACLK;
  wire SAXIGP1ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32216.18-32216.31" *)
  input [31:0] SAXIGP1ARADDR;
  wire [31:0] SAXIGP1ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32158.17-32158.31" *)
  input [1:0] SAXIGP1ARBURST;
  wire [1:0] SAXIGP1ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32247.17-32247.31" *)
  input [3:0] SAXIGP1ARCACHE;
  wire [3:0] SAXIGP1ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31808.12-31808.26" *)
  output SAXIGP1ARESETN;
  wire SAXIGP1ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32283.17-32283.28" *)
  input [5:0] SAXIGP1ARID;
  wire [5:0] SAXIGP1ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32248.17-32248.29" *)
  input [3:0] SAXIGP1ARLEN;
  wire [3:0] SAXIGP1ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32159.17-32159.30" *)
  input [1:0] SAXIGP1ARLOCK;
  wire [1:0] SAXIGP1ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32197.17-32197.30" *)
  input [2:0] SAXIGP1ARPROT;
  wire [2:0] SAXIGP1ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32249.17-32249.29" *)
  input [3:0] SAXIGP1ARQOS;
  wire [3:0] SAXIGP1ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31809.12-31809.26" *)
  output SAXIGP1ARREADY;
  wire SAXIGP1ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32160.17-32160.30" *)
  input [1:0] SAXIGP1ARSIZE;
  wire [1:0] SAXIGP1ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32091.11-32091.25" *)
  input SAXIGP1ARVALID;
  wire SAXIGP1ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32217.18-32217.31" *)
  input [31:0] SAXIGP1AWADDR;
  wire [31:0] SAXIGP1AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32161.17-32161.31" *)
  input [1:0] SAXIGP1AWBURST;
  wire [1:0] SAXIGP1AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32250.17-32250.31" *)
  input [3:0] SAXIGP1AWCACHE;
  wire [3:0] SAXIGP1AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32284.17-32284.28" *)
  input [5:0] SAXIGP1AWID;
  wire [5:0] SAXIGP1AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32251.17-32251.29" *)
  input [3:0] SAXIGP1AWLEN;
  wire [3:0] SAXIGP1AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32162.17-32162.30" *)
  input [1:0] SAXIGP1AWLOCK;
  wire [1:0] SAXIGP1AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32198.17-32198.30" *)
  input [2:0] SAXIGP1AWPROT;
  wire [2:0] SAXIGP1AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32252.17-32252.29" *)
  input [3:0] SAXIGP1AWQOS;
  wire [3:0] SAXIGP1AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31810.12-31810.26" *)
  output SAXIGP1AWREADY;
  wire SAXIGP1AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32163.17-32163.30" *)
  input [1:0] SAXIGP1AWSIZE;
  wire [1:0] SAXIGP1AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32092.11-32092.25" *)
  input SAXIGP1AWVALID;
  wire SAXIGP1AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31934.18-31934.28" *)
  output [5:0] SAXIGP1BID;
  wire [5:0] SAXIGP1BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32093.11-32093.24" *)
  input SAXIGP1BREADY;
  wire SAXIGP1BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31873.18-31873.30" *)
  output [1:0] SAXIGP1BRESP;
  wire [1:0] SAXIGP1BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31811.12-31811.25" *)
  output SAXIGP1BVALID;
  wire SAXIGP1BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31909.19-31909.31" *)
  output [31:0] SAXIGP1RDATA;
  wire [31:0] SAXIGP1RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31935.18-31935.28" *)
  output [5:0] SAXIGP1RID;
  wire [5:0] SAXIGP1RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31812.12-31812.24" *)
  output SAXIGP1RLAST;
  wire SAXIGP1RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32094.11-32094.24" *)
  input SAXIGP1RREADY;
  wire SAXIGP1RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31874.18-31874.30" *)
  output [1:0] SAXIGP1RRESP;
  wire [1:0] SAXIGP1RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31813.12-31813.25" *)
  output SAXIGP1RVALID;
  wire SAXIGP1RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32218.18-32218.30" *)
  input [31:0] SAXIGP1WDATA;
  wire [31:0] SAXIGP1WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32285.17-32285.27" *)
  input [5:0] SAXIGP1WID;
  wire [5:0] SAXIGP1WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32095.11-32095.23" *)
  input SAXIGP1WLAST;
  wire SAXIGP1WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31814.12-31814.25" *)
  output SAXIGP1WREADY;
  wire SAXIGP1WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32253.17-32253.29" *)
  input [3:0] SAXIGP1WSTRB;
  wire [3:0] SAXIGP1WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32096.11-32096.24" *)
  input SAXIGP1WVALID;
  wire SAXIGP1WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32097.11-32097.22" *)
  input SAXIHP0ACLK;
  wire SAXIHP0ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32219.18-32219.31" *)
  input [31:0] SAXIHP0ARADDR;
  wire [31:0] SAXIHP0ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32164.17-32164.31" *)
  input [1:0] SAXIHP0ARBURST;
  wire [1:0] SAXIHP0ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32254.17-32254.31" *)
  input [3:0] SAXIHP0ARCACHE;
  wire [3:0] SAXIHP0ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31815.12-31815.26" *)
  output SAXIHP0ARESETN;
  wire SAXIHP0ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32286.17-32286.28" *)
  input [5:0] SAXIHP0ARID;
  wire [5:0] SAXIHP0ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32255.17-32255.29" *)
  input [3:0] SAXIHP0ARLEN;
  wire [3:0] SAXIHP0ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32165.17-32165.30" *)
  input [1:0] SAXIHP0ARLOCK;
  wire [1:0] SAXIHP0ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32199.17-32199.30" *)
  input [2:0] SAXIHP0ARPROT;
  wire [2:0] SAXIHP0ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32256.17-32256.29" *)
  input [3:0] SAXIHP0ARQOS;
  wire [3:0] SAXIHP0ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31816.12-31816.26" *)
  output SAXIHP0ARREADY;
  wire SAXIHP0ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32166.17-32166.30" *)
  input [1:0] SAXIHP0ARSIZE;
  wire [1:0] SAXIHP0ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32098.11-32098.25" *)
  input SAXIHP0ARVALID;
  wire SAXIHP0ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32220.18-32220.31" *)
  input [31:0] SAXIHP0AWADDR;
  wire [31:0] SAXIHP0AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32167.17-32167.31" *)
  input [1:0] SAXIHP0AWBURST;
  wire [1:0] SAXIHP0AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32257.17-32257.31" *)
  input [3:0] SAXIHP0AWCACHE;
  wire [3:0] SAXIHP0AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32287.17-32287.28" *)
  input [5:0] SAXIHP0AWID;
  wire [5:0] SAXIHP0AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32258.17-32258.29" *)
  input [3:0] SAXIHP0AWLEN;
  wire [3:0] SAXIHP0AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32168.17-32168.30" *)
  input [1:0] SAXIHP0AWLOCK;
  wire [1:0] SAXIHP0AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32200.17-32200.30" *)
  input [2:0] SAXIHP0AWPROT;
  wire [2:0] SAXIHP0AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32259.17-32259.29" *)
  input [3:0] SAXIHP0AWQOS;
  wire [3:0] SAXIHP0AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31817.12-31817.26" *)
  output SAXIHP0AWREADY;
  wire SAXIHP0AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32169.17-32169.30" *)
  input [1:0] SAXIHP0AWSIZE;
  wire [1:0] SAXIHP0AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32099.11-32099.25" *)
  input SAXIHP0AWVALID;
  wire SAXIHP0AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31936.18-31936.28" *)
  output [5:0] SAXIHP0BID;
  wire [5:0] SAXIHP0BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32100.11-32100.24" *)
  input SAXIHP0BREADY;
  wire SAXIHP0BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31875.18-31875.30" *)
  output [1:0] SAXIHP0BRESP;
  wire [1:0] SAXIHP0BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31818.12-31818.25" *)
  output SAXIHP0BVALID;
  wire SAXIHP0BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31896.18-31896.32" *)
  output [2:0] SAXIHP0RACOUNT;
  wire [2:0] SAXIHP0RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31957.18-31957.31" *)
  output [7:0] SAXIHP0RCOUNT;
  wire [7:0] SAXIHP0RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31951.19-31951.31" *)
  output [63:0] SAXIHP0RDATA;
  wire [63:0] SAXIHP0RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32101.11-32101.31" *)
  input SAXIHP0RDISSUECAP1EN;
  wire SAXIHP0RDISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31937.18-31937.28" *)
  output [5:0] SAXIHP0RID;
  wire [5:0] SAXIHP0RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31819.12-31819.24" *)
  output SAXIHP0RLAST;
  wire SAXIHP0RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32102.11-32102.24" *)
  input SAXIHP0RREADY;
  wire SAXIHP0RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31876.18-31876.30" *)
  output [1:0] SAXIHP0RRESP;
  wire [1:0] SAXIHP0RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31820.12-31820.25" *)
  output SAXIHP0RVALID;
  wire SAXIHP0RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31938.18-31938.32" *)
  output [5:0] SAXIHP0WACOUNT;
  wire [5:0] SAXIHP0WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31958.18-31958.31" *)
  output [7:0] SAXIHP0WCOUNT;
  wire [7:0] SAXIHP0WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32300.18-32300.30" *)
  input [63:0] SAXIHP0WDATA;
  wire [63:0] SAXIHP0WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32288.17-32288.27" *)
  input [5:0] SAXIHP0WID;
  wire [5:0] SAXIHP0WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32103.11-32103.23" *)
  input SAXIHP0WLAST;
  wire SAXIHP0WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31821.12-31821.25" *)
  output SAXIHP0WREADY;
  wire SAXIHP0WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32104.11-32104.31" *)
  input SAXIHP0WRISSUECAP1EN;
  wire SAXIHP0WRISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32307.17-32307.29" *)
  input [7:0] SAXIHP0WSTRB;
  wire [7:0] SAXIHP0WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32105.11-32105.24" *)
  input SAXIHP0WVALID;
  wire SAXIHP0WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32106.11-32106.22" *)
  input SAXIHP1ACLK;
  wire SAXIHP1ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32221.18-32221.31" *)
  input [31:0] SAXIHP1ARADDR;
  wire [31:0] SAXIHP1ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32170.17-32170.31" *)
  input [1:0] SAXIHP1ARBURST;
  wire [1:0] SAXIHP1ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32260.17-32260.31" *)
  input [3:0] SAXIHP1ARCACHE;
  wire [3:0] SAXIHP1ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31822.12-31822.26" *)
  output SAXIHP1ARESETN;
  wire SAXIHP1ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32289.17-32289.28" *)
  input [5:0] SAXIHP1ARID;
  wire [5:0] SAXIHP1ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32261.17-32261.29" *)
  input [3:0] SAXIHP1ARLEN;
  wire [3:0] SAXIHP1ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32171.17-32171.30" *)
  input [1:0] SAXIHP1ARLOCK;
  wire [1:0] SAXIHP1ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32201.17-32201.30" *)
  input [2:0] SAXIHP1ARPROT;
  wire [2:0] SAXIHP1ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32262.17-32262.29" *)
  input [3:0] SAXIHP1ARQOS;
  wire [3:0] SAXIHP1ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31823.12-31823.26" *)
  output SAXIHP1ARREADY;
  wire SAXIHP1ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32172.17-32172.30" *)
  input [1:0] SAXIHP1ARSIZE;
  wire [1:0] SAXIHP1ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32107.11-32107.25" *)
  input SAXIHP1ARVALID;
  wire SAXIHP1ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32222.18-32222.31" *)
  input [31:0] SAXIHP1AWADDR;
  wire [31:0] SAXIHP1AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32173.17-32173.31" *)
  input [1:0] SAXIHP1AWBURST;
  wire [1:0] SAXIHP1AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32263.17-32263.31" *)
  input [3:0] SAXIHP1AWCACHE;
  wire [3:0] SAXIHP1AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32290.17-32290.28" *)
  input [5:0] SAXIHP1AWID;
  wire [5:0] SAXIHP1AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32264.17-32264.29" *)
  input [3:0] SAXIHP1AWLEN;
  wire [3:0] SAXIHP1AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32174.17-32174.30" *)
  input [1:0] SAXIHP1AWLOCK;
  wire [1:0] SAXIHP1AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32202.17-32202.30" *)
  input [2:0] SAXIHP1AWPROT;
  wire [2:0] SAXIHP1AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32265.17-32265.29" *)
  input [3:0] SAXIHP1AWQOS;
  wire [3:0] SAXIHP1AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31824.12-31824.26" *)
  output SAXIHP1AWREADY;
  wire SAXIHP1AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32175.17-32175.30" *)
  input [1:0] SAXIHP1AWSIZE;
  wire [1:0] SAXIHP1AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32108.11-32108.25" *)
  input SAXIHP1AWVALID;
  wire SAXIHP1AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31939.18-31939.28" *)
  output [5:0] SAXIHP1BID;
  wire [5:0] SAXIHP1BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32109.11-32109.24" *)
  input SAXIHP1BREADY;
  wire SAXIHP1BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31877.18-31877.30" *)
  output [1:0] SAXIHP1BRESP;
  wire [1:0] SAXIHP1BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31825.12-31825.25" *)
  output SAXIHP1BVALID;
  wire SAXIHP1BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31897.18-31897.32" *)
  output [2:0] SAXIHP1RACOUNT;
  wire [2:0] SAXIHP1RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31959.18-31959.31" *)
  output [7:0] SAXIHP1RCOUNT;
  wire [7:0] SAXIHP1RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31952.19-31952.31" *)
  output [63:0] SAXIHP1RDATA;
  wire [63:0] SAXIHP1RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32110.11-32110.31" *)
  input SAXIHP1RDISSUECAP1EN;
  wire SAXIHP1RDISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31940.18-31940.28" *)
  output [5:0] SAXIHP1RID;
  wire [5:0] SAXIHP1RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31826.12-31826.24" *)
  output SAXIHP1RLAST;
  wire SAXIHP1RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32111.11-32111.24" *)
  input SAXIHP1RREADY;
  wire SAXIHP1RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31878.18-31878.30" *)
  output [1:0] SAXIHP1RRESP;
  wire [1:0] SAXIHP1RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31827.12-31827.25" *)
  output SAXIHP1RVALID;
  wire SAXIHP1RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31941.18-31941.32" *)
  output [5:0] SAXIHP1WACOUNT;
  wire [5:0] SAXIHP1WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31960.18-31960.31" *)
  output [7:0] SAXIHP1WCOUNT;
  wire [7:0] SAXIHP1WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32301.18-32301.30" *)
  input [63:0] SAXIHP1WDATA;
  wire [63:0] SAXIHP1WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32291.17-32291.27" *)
  input [5:0] SAXIHP1WID;
  wire [5:0] SAXIHP1WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32112.11-32112.23" *)
  input SAXIHP1WLAST;
  wire SAXIHP1WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31828.12-31828.25" *)
  output SAXIHP1WREADY;
  wire SAXIHP1WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32113.11-32113.31" *)
  input SAXIHP1WRISSUECAP1EN;
  wire SAXIHP1WRISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32308.17-32308.29" *)
  input [7:0] SAXIHP1WSTRB;
  wire [7:0] SAXIHP1WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32114.11-32114.24" *)
  input SAXIHP1WVALID;
  wire SAXIHP1WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32115.11-32115.22" *)
  input SAXIHP2ACLK;
  wire SAXIHP2ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32223.18-32223.31" *)
  input [31:0] SAXIHP2ARADDR;
  wire [31:0] SAXIHP2ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32176.17-32176.31" *)
  input [1:0] SAXIHP2ARBURST;
  wire [1:0] SAXIHP2ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32266.17-32266.31" *)
  input [3:0] SAXIHP2ARCACHE;
  wire [3:0] SAXIHP2ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31829.12-31829.26" *)
  output SAXIHP2ARESETN;
  wire SAXIHP2ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32292.17-32292.28" *)
  input [5:0] SAXIHP2ARID;
  wire [5:0] SAXIHP2ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32267.17-32267.29" *)
  input [3:0] SAXIHP2ARLEN;
  wire [3:0] SAXIHP2ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32177.17-32177.30" *)
  input [1:0] SAXIHP2ARLOCK;
  wire [1:0] SAXIHP2ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32203.17-32203.30" *)
  input [2:0] SAXIHP2ARPROT;
  wire [2:0] SAXIHP2ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32268.17-32268.29" *)
  input [3:0] SAXIHP2ARQOS;
  wire [3:0] SAXIHP2ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31830.12-31830.26" *)
  output SAXIHP2ARREADY;
  wire SAXIHP2ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32178.17-32178.30" *)
  input [1:0] SAXIHP2ARSIZE;
  wire [1:0] SAXIHP2ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32116.11-32116.25" *)
  input SAXIHP2ARVALID;
  wire SAXIHP2ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32224.18-32224.31" *)
  input [31:0] SAXIHP2AWADDR;
  wire [31:0] SAXIHP2AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32179.17-32179.31" *)
  input [1:0] SAXIHP2AWBURST;
  wire [1:0] SAXIHP2AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32269.17-32269.31" *)
  input [3:0] SAXIHP2AWCACHE;
  wire [3:0] SAXIHP2AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32293.17-32293.28" *)
  input [5:0] SAXIHP2AWID;
  wire [5:0] SAXIHP2AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32270.17-32270.29" *)
  input [3:0] SAXIHP2AWLEN;
  wire [3:0] SAXIHP2AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32180.17-32180.30" *)
  input [1:0] SAXIHP2AWLOCK;
  wire [1:0] SAXIHP2AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32204.17-32204.30" *)
  input [2:0] SAXIHP2AWPROT;
  wire [2:0] SAXIHP2AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32271.17-32271.29" *)
  input [3:0] SAXIHP2AWQOS;
  wire [3:0] SAXIHP2AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31831.12-31831.26" *)
  output SAXIHP2AWREADY;
  wire SAXIHP2AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32181.17-32181.30" *)
  input [1:0] SAXIHP2AWSIZE;
  wire [1:0] SAXIHP2AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32117.11-32117.25" *)
  input SAXIHP2AWVALID;
  wire SAXIHP2AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31942.18-31942.28" *)
  output [5:0] SAXIHP2BID;
  wire [5:0] SAXIHP2BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32118.11-32118.24" *)
  input SAXIHP2BREADY;
  wire SAXIHP2BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31879.18-31879.30" *)
  output [1:0] SAXIHP2BRESP;
  wire [1:0] SAXIHP2BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31832.12-31832.25" *)
  output SAXIHP2BVALID;
  wire SAXIHP2BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31898.18-31898.32" *)
  output [2:0] SAXIHP2RACOUNT;
  wire [2:0] SAXIHP2RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31961.18-31961.31" *)
  output [7:0] SAXIHP2RCOUNT;
  wire [7:0] SAXIHP2RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31953.19-31953.31" *)
  output [63:0] SAXIHP2RDATA;
  wire [63:0] SAXIHP2RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32119.11-32119.31" *)
  input SAXIHP2RDISSUECAP1EN;
  wire SAXIHP2RDISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31943.18-31943.28" *)
  output [5:0] SAXIHP2RID;
  wire [5:0] SAXIHP2RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31833.12-31833.24" *)
  output SAXIHP2RLAST;
  wire SAXIHP2RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32120.11-32120.24" *)
  input SAXIHP2RREADY;
  wire SAXIHP2RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31880.18-31880.30" *)
  output [1:0] SAXIHP2RRESP;
  wire [1:0] SAXIHP2RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31834.12-31834.25" *)
  output SAXIHP2RVALID;
  wire SAXIHP2RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31944.18-31944.32" *)
  output [5:0] SAXIHP2WACOUNT;
  wire [5:0] SAXIHP2WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31962.18-31962.31" *)
  output [7:0] SAXIHP2WCOUNT;
  wire [7:0] SAXIHP2WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32302.18-32302.30" *)
  input [63:0] SAXIHP2WDATA;
  wire [63:0] SAXIHP2WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32294.17-32294.27" *)
  input [5:0] SAXIHP2WID;
  wire [5:0] SAXIHP2WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32121.11-32121.23" *)
  input SAXIHP2WLAST;
  wire SAXIHP2WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31835.12-31835.25" *)
  output SAXIHP2WREADY;
  wire SAXIHP2WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32122.11-32122.31" *)
  input SAXIHP2WRISSUECAP1EN;
  wire SAXIHP2WRISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32309.17-32309.29" *)
  input [7:0] SAXIHP2WSTRB;
  wire [7:0] SAXIHP2WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32123.11-32123.24" *)
  input SAXIHP2WVALID;
  wire SAXIHP2WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32124.11-32124.22" *)
  input SAXIHP3ACLK;
  wire SAXIHP3ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32225.18-32225.31" *)
  input [31:0] SAXIHP3ARADDR;
  wire [31:0] SAXIHP3ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32182.17-32182.31" *)
  input [1:0] SAXIHP3ARBURST;
  wire [1:0] SAXIHP3ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32272.17-32272.31" *)
  input [3:0] SAXIHP3ARCACHE;
  wire [3:0] SAXIHP3ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31836.12-31836.26" *)
  output SAXIHP3ARESETN;
  wire SAXIHP3ARESETN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32295.17-32295.28" *)
  input [5:0] SAXIHP3ARID;
  wire [5:0] SAXIHP3ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32273.17-32273.29" *)
  input [3:0] SAXIHP3ARLEN;
  wire [3:0] SAXIHP3ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32183.17-32183.30" *)
  input [1:0] SAXIHP3ARLOCK;
  wire [1:0] SAXIHP3ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32205.17-32205.30" *)
  input [2:0] SAXIHP3ARPROT;
  wire [2:0] SAXIHP3ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32274.17-32274.29" *)
  input [3:0] SAXIHP3ARQOS;
  wire [3:0] SAXIHP3ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31837.12-31837.26" *)
  output SAXIHP3ARREADY;
  wire SAXIHP3ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32184.17-32184.30" *)
  input [1:0] SAXIHP3ARSIZE;
  wire [1:0] SAXIHP3ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32125.11-32125.25" *)
  input SAXIHP3ARVALID;
  wire SAXIHP3ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32226.18-32226.31" *)
  input [31:0] SAXIHP3AWADDR;
  wire [31:0] SAXIHP3AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32185.17-32185.31" *)
  input [1:0] SAXIHP3AWBURST;
  wire [1:0] SAXIHP3AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32275.17-32275.31" *)
  input [3:0] SAXIHP3AWCACHE;
  wire [3:0] SAXIHP3AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32296.17-32296.28" *)
  input [5:0] SAXIHP3AWID;
  wire [5:0] SAXIHP3AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32276.17-32276.29" *)
  input [3:0] SAXIHP3AWLEN;
  wire [3:0] SAXIHP3AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32186.17-32186.30" *)
  input [1:0] SAXIHP3AWLOCK;
  wire [1:0] SAXIHP3AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32206.17-32206.30" *)
  input [2:0] SAXIHP3AWPROT;
  wire [2:0] SAXIHP3AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32277.17-32277.29" *)
  input [3:0] SAXIHP3AWQOS;
  wire [3:0] SAXIHP3AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31838.12-31838.26" *)
  output SAXIHP3AWREADY;
  wire SAXIHP3AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32187.17-32187.30" *)
  input [1:0] SAXIHP3AWSIZE;
  wire [1:0] SAXIHP3AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32126.11-32126.25" *)
  input SAXIHP3AWVALID;
  wire SAXIHP3AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31945.18-31945.28" *)
  output [5:0] SAXIHP3BID;
  wire [5:0] SAXIHP3BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32127.11-32127.24" *)
  input SAXIHP3BREADY;
  wire SAXIHP3BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31881.18-31881.30" *)
  output [1:0] SAXIHP3BRESP;
  wire [1:0] SAXIHP3BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31839.12-31839.25" *)
  output SAXIHP3BVALID;
  wire SAXIHP3BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31899.18-31899.32" *)
  output [2:0] SAXIHP3RACOUNT;
  wire [2:0] SAXIHP3RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31963.18-31963.31" *)
  output [7:0] SAXIHP3RCOUNT;
  wire [7:0] SAXIHP3RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31954.19-31954.31" *)
  output [63:0] SAXIHP3RDATA;
  wire [63:0] SAXIHP3RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32128.11-32128.31" *)
  input SAXIHP3RDISSUECAP1EN;
  wire SAXIHP3RDISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31946.18-31946.28" *)
  output [5:0] SAXIHP3RID;
  wire [5:0] SAXIHP3RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31840.12-31840.24" *)
  output SAXIHP3RLAST;
  wire SAXIHP3RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32129.11-32129.24" *)
  input SAXIHP3RREADY;
  wire SAXIHP3RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31882.18-31882.30" *)
  output [1:0] SAXIHP3RRESP;
  wire [1:0] SAXIHP3RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31841.12-31841.25" *)
  output SAXIHP3RVALID;
  wire SAXIHP3RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31947.18-31947.32" *)
  output [5:0] SAXIHP3WACOUNT;
  wire [5:0] SAXIHP3WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31964.18-31964.31" *)
  output [7:0] SAXIHP3WCOUNT;
  wire [7:0] SAXIHP3WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32303.18-32303.30" *)
  input [63:0] SAXIHP3WDATA;
  wire [63:0] SAXIHP3WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32297.17-32297.27" *)
  input [5:0] SAXIHP3WID;
  wire [5:0] SAXIHP3WID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32130.11-32130.23" *)
  input SAXIHP3WLAST;
  wire SAXIHP3WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31842.12-31842.25" *)
  output SAXIHP3WREADY;
  wire SAXIHP3WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32131.11-32131.31" *)
  input SAXIHP3WRISSUECAP1EN;
  wire SAXIHP3WRISSUECAP1EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32310.17-32310.29" *)
  input [7:0] SAXIHP3WSTRB;
  wire [7:0] SAXIHP3WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32132.11-32132.24" *)
  input SAXIHP3WVALID;
  wire SAXIHP3WVALID;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32314.1-33330.10" *)
module PS8(ADMA2PLCACK, ADMA2PLTVLD, DPAUDIOREFCLK, DPAUXDATAOEN, DPAUXDATAOUT, DPLIVEVIDEODEOUT, DPMAXISMIXEDAUDIOTDATA, DPMAXISMIXEDAUDIOTID, DPMAXISMIXEDAUDIOTVALID, DPSAXISAUDIOTREADY, DPVIDEOOUTHSYNC, DPVIDEOOUTPIXEL1, DPVIDEOOUTVSYNC, DPVIDEOREFCLK, EMIOCAN0PHYTX, EMIOCAN1PHYTX, EMIOENET0DMABUSWIDTH, EMIOENET0DMATXENDTOG, EMIOENET0GEMTSUTIMERCNT, EMIOENET0GMIITXD, EMIOENET0GMIITXEN
, EMIOENET0GMIITXER, EMIOENET0MDIOMDC, EMIOENET0MDIOO, EMIOENET0MDIOTN, EMIOENET0RXWDATA, EMIOENET0RXWEOP, EMIOENET0RXWERR, EMIOENET0RXWFLUSH, EMIOENET0RXWSOP, EMIOENET0RXWSTATUS, EMIOENET0RXWWR, EMIOENET0SPEEDMODE, EMIOENET0TXRRD, EMIOENET0TXRSTATUS, EMIOENET1DMABUSWIDTH, EMIOENET1DMATXENDTOG, EMIOENET1GMIITXD, EMIOENET1GMIITXEN, EMIOENET1GMIITXER, EMIOENET1MDIOMDC, EMIOENET1MDIOO
, EMIOENET1MDIOTN, EMIOENET1RXWDATA, EMIOENET1RXWEOP, EMIOENET1RXWERR, EMIOENET1RXWFLUSH, EMIOENET1RXWSOP, EMIOENET1RXWSTATUS, EMIOENET1RXWWR, EMIOENET1SPEEDMODE, EMIOENET1TXRRD, EMIOENET1TXRSTATUS, EMIOENET2DMABUSWIDTH, EMIOENET2DMATXENDTOG, EMIOENET2GMIITXD, EMIOENET2GMIITXEN, EMIOENET2GMIITXER, EMIOENET2MDIOMDC, EMIOENET2MDIOO, EMIOENET2MDIOTN, EMIOENET2RXWDATA, EMIOENET2RXWEOP
, EMIOENET2RXWERR, EMIOENET2RXWFLUSH, EMIOENET2RXWSOP, EMIOENET2RXWSTATUS, EMIOENET2RXWWR, EMIOENET2SPEEDMODE, EMIOENET2TXRRD, EMIOENET2TXRSTATUS, EMIOENET3DMABUSWIDTH, EMIOENET3DMATXENDTOG, EMIOENET3GMIITXD, EMIOENET3GMIITXEN, EMIOENET3GMIITXER, EMIOENET3MDIOMDC, EMIOENET3MDIOO, EMIOENET3MDIOTN, EMIOENET3RXWDATA, EMIOENET3RXWEOP, EMIOENET3RXWERR, EMIOENET3RXWFLUSH, EMIOENET3RXWSOP
, EMIOENET3RXWSTATUS, EMIOENET3RXWWR, EMIOENET3SPEEDMODE, EMIOENET3TXRRD, EMIOENET3TXRSTATUS, EMIOGEM0DELAYREQRX, EMIOGEM0DELAYREQTX, EMIOGEM0PDELAYREQRX, EMIOGEM0PDELAYREQTX, EMIOGEM0PDELAYRESPRX, EMIOGEM0PDELAYRESPTX, EMIOGEM0RXSOF, EMIOGEM0SYNCFRAMERX, EMIOGEM0SYNCFRAMETX, EMIOGEM0TSUTIMERCMPVAL, EMIOGEM0TXRFIXEDLAT, EMIOGEM0TXSOF, EMIOGEM1DELAYREQRX, EMIOGEM1DELAYREQTX, EMIOGEM1PDELAYREQRX, EMIOGEM1PDELAYREQTX
, EMIOGEM1PDELAYRESPRX, EMIOGEM1PDELAYRESPTX, EMIOGEM1RXSOF, EMIOGEM1SYNCFRAMERX, EMIOGEM1SYNCFRAMETX, EMIOGEM1TSUTIMERCMPVAL, EMIOGEM1TXRFIXEDLAT, EMIOGEM1TXSOF, EMIOGEM2DELAYREQRX, EMIOGEM2DELAYREQTX, EMIOGEM2PDELAYREQRX, EMIOGEM2PDELAYREQTX, EMIOGEM2PDELAYRESPRX, EMIOGEM2PDELAYRESPTX, EMIOGEM2RXSOF, EMIOGEM2SYNCFRAMERX, EMIOGEM2SYNCFRAMETX, EMIOGEM2TSUTIMERCMPVAL, EMIOGEM2TXRFIXEDLAT, EMIOGEM2TXSOF, EMIOGEM3DELAYREQRX
, EMIOGEM3DELAYREQTX, EMIOGEM3PDELAYREQRX, EMIOGEM3PDELAYREQTX, EMIOGEM3PDELAYRESPRX, EMIOGEM3PDELAYRESPTX, EMIOGEM3RXSOF, EMIOGEM3SYNCFRAMERX, EMIOGEM3SYNCFRAMETX, EMIOGEM3TSUTIMERCMPVAL, EMIOGEM3TXRFIXEDLAT, EMIOGEM3TXSOF, EMIOGPIOO, EMIOGPIOTN, EMIOI2C0SCLO, EMIOI2C0SCLTN, EMIOI2C0SDAO, EMIOI2C0SDATN, EMIOI2C1SCLO, EMIOI2C1SCLTN, EMIOI2C1SDAO, EMIOI2C1SDATN
, EMIOSDIO0BUSPOWER, EMIOSDIO0BUSVOLT, EMIOSDIO0CLKOUT, EMIOSDIO0CMDENA, EMIOSDIO0CMDOUT, EMIOSDIO0DATAENA, EMIOSDIO0DATAOUT, EMIOSDIO0LEDCONTROL, EMIOSDIO1BUSPOWER, EMIOSDIO1BUSVOLT, EMIOSDIO1CLKOUT, EMIOSDIO1CMDENA, EMIOSDIO1CMDOUT, EMIOSDIO1DATAENA, EMIOSDIO1DATAOUT, EMIOSDIO1LEDCONTROL, EMIOSPI0MO, EMIOSPI0MOTN, EMIOSPI0SCLKO, EMIOSPI0SCLKTN, EMIOSPI0SO
, EMIOSPI0SSNTN, EMIOSPI0SSON, EMIOSPI0STN, EMIOSPI1MO, EMIOSPI1MOTN, EMIOSPI1SCLKO, EMIOSPI1SCLKTN, EMIOSPI1SO, EMIOSPI1SSNTN, EMIOSPI1SSON, EMIOSPI1STN, EMIOTTC0WAVEO, EMIOTTC1WAVEO, EMIOTTC2WAVEO, EMIOTTC3WAVEO, EMIOU2DSPORTVBUSCTRLUSB30, EMIOU2DSPORTVBUSCTRLUSB31, EMIOU3DSPORTVBUSCTRLUSB30, EMIOU3DSPORTVBUSCTRLUSB31, EMIOUART0DTRN, EMIOUART0RTSN
, EMIOUART0TX, EMIOUART1DTRN, EMIOUART1RTSN, EMIOUART1TX, EMIOWDT0RSTO, EMIOWDT1RSTO, FMIOGEM0FIFORXCLKTOPLBUFG, FMIOGEM0FIFOTXCLKTOPLBUFG, FMIOGEM1FIFORXCLKTOPLBUFG, FMIOGEM1FIFOTXCLKTOPLBUFG, FMIOGEM2FIFORXCLKTOPLBUFG, FMIOGEM2FIFOTXCLKTOPLBUFG, FMIOGEM3FIFORXCLKTOPLBUFG, FMIOGEM3FIFOTXCLKTOPLBUFG, FMIOGEMTSUCLKTOPLBUFG, FTMGPO, GDMA2PLCACK, GDMA2PLTVLD, MAXIGP0ARADDR, MAXIGP0ARBURST, MAXIGP0ARCACHE
, MAXIGP0ARID, MAXIGP0ARLEN, MAXIGP0ARLOCK, MAXIGP0ARPROT, MAXIGP0ARQOS, MAXIGP0ARSIZE, MAXIGP0ARUSER, MAXIGP0ARVALID, MAXIGP0AWADDR, MAXIGP0AWBURST, MAXIGP0AWCACHE, MAXIGP0AWID, MAXIGP0AWLEN, MAXIGP0AWLOCK, MAXIGP0AWPROT, MAXIGP0AWQOS, MAXIGP0AWSIZE, MAXIGP0AWUSER, MAXIGP0AWVALID, MAXIGP0BREADY, MAXIGP0RREADY
, MAXIGP0WDATA, MAXIGP0WLAST, MAXIGP0WSTRB, MAXIGP0WVALID, MAXIGP1ARADDR, MAXIGP1ARBURST, MAXIGP1ARCACHE, MAXIGP1ARID, MAXIGP1ARLEN, MAXIGP1ARLOCK, MAXIGP1ARPROT, MAXIGP1ARQOS, MAXIGP1ARSIZE, MAXIGP1ARUSER, MAXIGP1ARVALID, MAXIGP1AWADDR, MAXIGP1AWBURST, MAXIGP1AWCACHE, MAXIGP1AWID, MAXIGP1AWLEN, MAXIGP1AWLOCK
, MAXIGP1AWPROT, MAXIGP1AWQOS, MAXIGP1AWSIZE, MAXIGP1AWUSER, MAXIGP1AWVALID, MAXIGP1BREADY, MAXIGP1RREADY, MAXIGP1WDATA, MAXIGP1WLAST, MAXIGP1WSTRB, MAXIGP1WVALID, MAXIGP2ARADDR, MAXIGP2ARBURST, MAXIGP2ARCACHE, MAXIGP2ARID, MAXIGP2ARLEN, MAXIGP2ARLOCK, MAXIGP2ARPROT, MAXIGP2ARQOS, MAXIGP2ARSIZE, MAXIGP2ARUSER
, MAXIGP2ARVALID, MAXIGP2AWADDR, MAXIGP2AWBURST, MAXIGP2AWCACHE, MAXIGP2AWID, MAXIGP2AWLEN, MAXIGP2AWLOCK, MAXIGP2AWPROT, MAXIGP2AWQOS, MAXIGP2AWSIZE, MAXIGP2AWUSER, MAXIGP2AWVALID, MAXIGP2BREADY, MAXIGP2RREADY, MAXIGP2WDATA, MAXIGP2WLAST, MAXIGP2WSTRB, MAXIGP2WVALID, OSCRTCCLK, PLCLK, PMUAIBAFIFMFPDREQ
, PMUAIBAFIFMLPDREQ, PMUERRORTOPL, PMUPLGPO, PSPLEVENTO, PSPLIRQFPD, PSPLIRQLPD, PSPLSTANDBYWFE, PSPLSTANDBYWFI, PSPLTRACECTL, PSPLTRACEDATA, PSPLTRIGACK, PSPLTRIGGER, PSS_ALTO_CORE_PAD_MGTTXN0OUT, PSS_ALTO_CORE_PAD_MGTTXN1OUT, PSS_ALTO_CORE_PAD_MGTTXN2OUT, PSS_ALTO_CORE_PAD_MGTTXN3OUT, PSS_ALTO_CORE_PAD_MGTTXP0OUT, PSS_ALTO_CORE_PAD_MGTTXP1OUT, PSS_ALTO_CORE_PAD_MGTTXP2OUT, PSS_ALTO_CORE_PAD_MGTTXP3OUT, PSS_ALTO_CORE_PAD_PADO
, RPUEVENTO0, RPUEVENTO1, SACEFPDACADDR, SACEFPDACPROT, SACEFPDACSNOOP, SACEFPDACVALID, SACEFPDARREADY, SACEFPDAWREADY, SACEFPDBID, SACEFPDBRESP, SACEFPDBUSER, SACEFPDBVALID, SACEFPDCDREADY, SACEFPDCRREADY, SACEFPDRDATA, SACEFPDRID, SACEFPDRLAST, SACEFPDRRESP, SACEFPDRUSER, SACEFPDRVALID, SACEFPDWREADY
, SAXIACPARREADY, SAXIACPAWREADY, SAXIACPBID, SAXIACPBRESP, SAXIACPBVALID, SAXIACPRDATA, SAXIACPRID, SAXIACPRLAST, SAXIACPRRESP, SAXIACPRVALID, SAXIACPWREADY, SAXIGP0ARREADY, SAXIGP0AWREADY, SAXIGP0BID, SAXIGP0BRESP, SAXIGP0BVALID, SAXIGP0RACOUNT, SAXIGP0RCOUNT, SAXIGP0RDATA, SAXIGP0RID, SAXIGP0RLAST
, SAXIGP0RRESP, SAXIGP0RVALID, SAXIGP0WACOUNT, SAXIGP0WCOUNT, SAXIGP0WREADY, SAXIGP1ARREADY, SAXIGP1AWREADY, SAXIGP1BID, SAXIGP1BRESP, SAXIGP1BVALID, SAXIGP1RACOUNT, SAXIGP1RCOUNT, SAXIGP1RDATA, SAXIGP1RID, SAXIGP1RLAST, SAXIGP1RRESP, SAXIGP1RVALID, SAXIGP1WACOUNT, SAXIGP1WCOUNT, SAXIGP1WREADY, SAXIGP2ARREADY
, SAXIGP2AWREADY, SAXIGP2BID, SAXIGP2BRESP, SAXIGP2BVALID, SAXIGP2RACOUNT, SAXIGP2RCOUNT, SAXIGP2RDATA, SAXIGP2RID, SAXIGP2RLAST, SAXIGP2RRESP, SAXIGP2RVALID, SAXIGP2WACOUNT, SAXIGP2WCOUNT, SAXIGP2WREADY, SAXIGP3ARREADY, SAXIGP3AWREADY, SAXIGP3BID, SAXIGP3BRESP, SAXIGP3BVALID, SAXIGP3RACOUNT, SAXIGP3RCOUNT
, SAXIGP3RDATA, SAXIGP3RID, SAXIGP3RLAST, SAXIGP3RRESP, SAXIGP3RVALID, SAXIGP3WACOUNT, SAXIGP3WCOUNT, SAXIGP3WREADY, SAXIGP4ARREADY, SAXIGP4AWREADY, SAXIGP4BID, SAXIGP4BRESP, SAXIGP4BVALID, SAXIGP4RACOUNT, SAXIGP4RCOUNT, SAXIGP4RDATA, SAXIGP4RID, SAXIGP4RLAST, SAXIGP4RRESP, SAXIGP4RVALID, SAXIGP4WACOUNT
, SAXIGP4WCOUNT, SAXIGP4WREADY, SAXIGP5ARREADY, SAXIGP5AWREADY, SAXIGP5BID, SAXIGP5BRESP, SAXIGP5BVALID, SAXIGP5RACOUNT, SAXIGP5RCOUNT, SAXIGP5RDATA, SAXIGP5RID, SAXIGP5RLAST, SAXIGP5RRESP, SAXIGP5RVALID, SAXIGP5WACOUNT, SAXIGP5WCOUNT, SAXIGP5WREADY, SAXIGP6ARREADY, SAXIGP6AWREADY, SAXIGP6BID, SAXIGP6BRESP
, SAXIGP6BVALID, SAXIGP6RACOUNT, SAXIGP6RCOUNT, SAXIGP6RDATA, SAXIGP6RID, SAXIGP6RLAST, SAXIGP6RRESP, SAXIGP6RVALID, SAXIGP6WACOUNT, SAXIGP6WCOUNT, SAXIGP6WREADY, PSS_ALTO_CORE_PAD_BOOTMODE, PSS_ALTO_CORE_PAD_CLK, PSS_ALTO_CORE_PAD_DONEB, PSS_ALTO_CORE_PAD_DRAMA, PSS_ALTO_CORE_PAD_DRAMACTN, PSS_ALTO_CORE_PAD_DRAMALERTN, PSS_ALTO_CORE_PAD_DRAMBA, PSS_ALTO_CORE_PAD_DRAMBG, PSS_ALTO_CORE_PAD_DRAMCK, PSS_ALTO_CORE_PAD_DRAMCKE
, PSS_ALTO_CORE_PAD_DRAMCKN, PSS_ALTO_CORE_PAD_DRAMCSN, PSS_ALTO_CORE_PAD_DRAMDM, PSS_ALTO_CORE_PAD_DRAMDQ, PSS_ALTO_CORE_PAD_DRAMDQS, PSS_ALTO_CORE_PAD_DRAMDQSN, PSS_ALTO_CORE_PAD_DRAMODT, PSS_ALTO_CORE_PAD_DRAMPARITY, PSS_ALTO_CORE_PAD_DRAMRAMRSTN, PSS_ALTO_CORE_PAD_ERROROUT, PSS_ALTO_CORE_PAD_ERRORSTATUS, PSS_ALTO_CORE_PAD_INITB, PSS_ALTO_CORE_PAD_JTAGTCK, PSS_ALTO_CORE_PAD_JTAGTDI, PSS_ALTO_CORE_PAD_JTAGTDO, PSS_ALTO_CORE_PAD_JTAGTMS, PSS_ALTO_CORE_PAD_MIO, PSS_ALTO_CORE_PAD_PORB, PSS_ALTO_CORE_PAD_PROGB, PSS_ALTO_CORE_PAD_RCALIBINOUT, PSS_ALTO_CORE_PAD_SRSTB
, PSS_ALTO_CORE_PAD_ZQ, ADMAFCICLK, AIBPMUAFIFMFPDACK, AIBPMUAFIFMLPDACK, DDRCEXTREFRESHRANK0REQ, DDRCEXTREFRESHRANK1REQ, DDRCREFRESHPLCLK, DPAUXDATAIN, DPEXTERNALCUSTOMEVENT1, DPEXTERNALCUSTOMEVENT2, DPEXTERNALVSYNCEVENT, DPHOTPLUGDETECT, DPLIVEGFXALPHAIN, DPLIVEGFXPIXEL1IN, DPLIVEVIDEOINDE, DPLIVEVIDEOINHSYNC, DPLIVEVIDEOINPIXEL1, DPLIVEVIDEOINVSYNC, DPMAXISMIXEDAUDIOTREADY, DPSAXISAUDIOCLK, DPSAXISAUDIOTDATA
, DPSAXISAUDIOTID, DPSAXISAUDIOTVALID, DPVIDEOINCLK, EMIOCAN0PHYRX, EMIOCAN1PHYRX, EMIOENET0DMATXSTATUSTOG, EMIOENET0EXTINTIN, EMIOENET0GMIICOL, EMIOENET0GMIICRS, EMIOENET0GMIIRXCLK, EMIOENET0GMIIRXD, EMIOENET0GMIIRXDV, EMIOENET0GMIIRXER, EMIOENET0GMIITXCLK, EMIOENET0MDIOI, EMIOENET0RXWOVERFLOW, EMIOENET0TXRCONTROL, EMIOENET0TXRDATA, EMIOENET0TXRDATARDY, EMIOENET0TXREOP, EMIOENET0TXRERR
, EMIOENET0TXRFLUSHED, EMIOENET0TXRSOP, EMIOENET0TXRUNDERFLOW, EMIOENET0TXRVALID, EMIOENET1DMATXSTATUSTOG, EMIOENET1EXTINTIN, EMIOENET1GMIICOL, EMIOENET1GMIICRS, EMIOENET1GMIIRXCLK, EMIOENET1GMIIRXD, EMIOENET1GMIIRXDV, EMIOENET1GMIIRXER, EMIOENET1GMIITXCLK, EMIOENET1MDIOI, EMIOENET1RXWOVERFLOW, EMIOENET1TXRCONTROL, EMIOENET1TXRDATA, EMIOENET1TXRDATARDY, EMIOENET1TXREOP, EMIOENET1TXRERR, EMIOENET1TXRFLUSHED
, EMIOENET1TXRSOP, EMIOENET1TXRUNDERFLOW, EMIOENET1TXRVALID, EMIOENET2DMATXSTATUSTOG, EMIOENET2EXTINTIN, EMIOENET2GMIICOL, EMIOENET2GMIICRS, EMIOENET2GMIIRXCLK, EMIOENET2GMIIRXD, EMIOENET2GMIIRXDV, EMIOENET2GMIIRXER, EMIOENET2GMIITXCLK, EMIOENET2MDIOI, EMIOENET2RXWOVERFLOW, EMIOENET2TXRCONTROL, EMIOENET2TXRDATA, EMIOENET2TXRDATARDY, EMIOENET2TXREOP, EMIOENET2TXRERR, EMIOENET2TXRFLUSHED, EMIOENET2TXRSOP
, EMIOENET2TXRUNDERFLOW, EMIOENET2TXRVALID, EMIOENET3DMATXSTATUSTOG, EMIOENET3EXTINTIN, EMIOENET3GMIICOL, EMIOENET3GMIICRS, EMIOENET3GMIIRXCLK, EMIOENET3GMIIRXD, EMIOENET3GMIIRXDV, EMIOENET3GMIIRXER, EMIOENET3GMIITXCLK, EMIOENET3MDIOI, EMIOENET3RXWOVERFLOW, EMIOENET3TXRCONTROL, EMIOENET3TXRDATA, EMIOENET3TXRDATARDY, EMIOENET3TXREOP, EMIOENET3TXRERR, EMIOENET3TXRFLUSHED, EMIOENET3TXRSOP, EMIOENET3TXRUNDERFLOW
, EMIOENET3TXRVALID, EMIOENETTSUCLK, EMIOGEM0TSUINCCTRL, EMIOGEM1TSUINCCTRL, EMIOGEM2TSUINCCTRL, EMIOGEM3TSUINCCTRL, EMIOGPIOI, EMIOHUBPORTOVERCRNTUSB20, EMIOHUBPORTOVERCRNTUSB21, EMIOHUBPORTOVERCRNTUSB30, EMIOHUBPORTOVERCRNTUSB31, EMIOI2C0SCLI, EMIOI2C0SDAI, EMIOI2C1SCLI, EMIOI2C1SDAI, EMIOSDIO0CDN, EMIOSDIO0CMDIN, EMIOSDIO0DATAIN, EMIOSDIO0FBCLKIN, EMIOSDIO0WP, EMIOSDIO1CDN
, EMIOSDIO1CMDIN, EMIOSDIO1DATAIN, EMIOSDIO1FBCLKIN, EMIOSDIO1WP, EMIOSPI0MI, EMIOSPI0SCLKI, EMIOSPI0SI, EMIOSPI0SSIN, EMIOSPI1MI, EMIOSPI1SCLKI, EMIOSPI1SI, EMIOSPI1SSIN, EMIOTTC0CLKI, EMIOTTC1CLKI, EMIOTTC2CLKI, EMIOTTC3CLKI, EMIOUART0CTSN, EMIOUART0DCDN, EMIOUART0DSRN, EMIOUART0RIN, EMIOUART0RX
, EMIOUART1CTSN, EMIOUART1DCDN, EMIOUART1DSRN, EMIOUART1RIN, EMIOUART1RX, EMIOWDT0CLKI, EMIOWDT1CLKI, FMIOGEM0FIFORXCLKFROMPL, FMIOGEM0FIFOTXCLKFROMPL, FMIOGEM0SIGNALDETECT, FMIOGEM1FIFORXCLKFROMPL, FMIOGEM1FIFOTXCLKFROMPL, FMIOGEM1SIGNALDETECT, FMIOGEM2FIFORXCLKFROMPL, FMIOGEM2FIFOTXCLKFROMPL, FMIOGEM2SIGNALDETECT, FMIOGEM3FIFORXCLKFROMPL, FMIOGEM3FIFOTXCLKFROMPL, FMIOGEM3SIGNALDETECT, FMIOGEMTSUCLKFROMPL, FTMGPI
, GDMAFCICLK, MAXIGP0ACLK, MAXIGP0ARREADY, MAXIGP0AWREADY, MAXIGP0BID, MAXIGP0BRESP, MAXIGP0BVALID, MAXIGP0RDATA, MAXIGP0RID, MAXIGP0RLAST, MAXIGP0RRESP, MAXIGP0RVALID, MAXIGP0WREADY, MAXIGP1ACLK, MAXIGP1ARREADY, MAXIGP1AWREADY, MAXIGP1BID, MAXIGP1BRESP, MAXIGP1BVALID, MAXIGP1RDATA, MAXIGP1RID
, MAXIGP1RLAST, MAXIGP1RRESP, MAXIGP1RVALID, MAXIGP1WREADY, MAXIGP2ACLK, MAXIGP2ARREADY, MAXIGP2AWREADY, MAXIGP2BID, MAXIGP2BRESP, MAXIGP2BVALID, MAXIGP2RDATA, MAXIGP2RID, MAXIGP2RLAST, MAXIGP2RRESP, MAXIGP2RVALID, MAXIGP2WREADY, NFIQ0LPDRPU, NFIQ1LPDRPU, NIRQ0LPDRPU, NIRQ1LPDRPU, PL2ADMACVLD
, PL2ADMATACK, PL2GDMACVLD, PL2GDMATACK, PLACECLK, PLACPINACT, PLFPGASTOP, PLLAUXREFCLKFPD, PLLAUXREFCLKLPD, PLPMUGPI, PLPSAPUGICFIQ, PLPSAPUGICIRQ, PLPSEVENTI, PLPSIRQ0, PLPSIRQ1, PLPSTRACECLK, PLPSTRIGACK, PLPSTRIGGER, PMUERRORFROMPL, PSS_ALTO_CORE_PAD_MGTRXN0IN, PSS_ALTO_CORE_PAD_MGTRXN1IN, PSS_ALTO_CORE_PAD_MGTRXN2IN
, PSS_ALTO_CORE_PAD_MGTRXN3IN, PSS_ALTO_CORE_PAD_MGTRXP0IN, PSS_ALTO_CORE_PAD_MGTRXP1IN, PSS_ALTO_CORE_PAD_MGTRXP2IN, PSS_ALTO_CORE_PAD_MGTRXP3IN, PSS_ALTO_CORE_PAD_PADI, PSS_ALTO_CORE_PAD_REFN0IN, PSS_ALTO_CORE_PAD_REFN1IN, PSS_ALTO_CORE_PAD_REFN2IN, PSS_ALTO_CORE_PAD_REFN3IN, PSS_ALTO_CORE_PAD_REFP0IN, PSS_ALTO_CORE_PAD_REFP1IN, PSS_ALTO_CORE_PAD_REFP2IN, PSS_ALTO_CORE_PAD_REFP3IN, RPUEVENTI0, RPUEVENTI1, SACEFPDACREADY, SACEFPDARADDR, SACEFPDARBAR, SACEFPDARBURST, SACEFPDARCACHE
, SACEFPDARDOMAIN, SACEFPDARID, SACEFPDARLEN, SACEFPDARLOCK, SACEFPDARPROT, SACEFPDARQOS, SACEFPDARREGION, SACEFPDARSIZE, SACEFPDARSNOOP, SACEFPDARUSER, SACEFPDARVALID, SACEFPDAWADDR, SACEFPDAWBAR, SACEFPDAWBURST, SACEFPDAWCACHE, SACEFPDAWDOMAIN, SACEFPDAWID, SACEFPDAWLEN, SACEFPDAWLOCK, SACEFPDAWPROT, SACEFPDAWQOS
, SACEFPDAWREGION, SACEFPDAWSIZE, SACEFPDAWSNOOP, SACEFPDAWUSER, SACEFPDAWVALID, SACEFPDBREADY, SACEFPDCDDATA, SACEFPDCDLAST, SACEFPDCDVALID, SACEFPDCRRESP, SACEFPDCRVALID, SACEFPDRACK, SACEFPDRREADY, SACEFPDWACK, SACEFPDWDATA, SACEFPDWLAST, SACEFPDWSTRB, SACEFPDWUSER, SACEFPDWVALID, SAXIACPACLK, SAXIACPARADDR
, SAXIACPARBURST, SAXIACPARCACHE, SAXIACPARID, SAXIACPARLEN, SAXIACPARLOCK, SAXIACPARPROT, SAXIACPARQOS, SAXIACPARSIZE, SAXIACPARUSER, SAXIACPARVALID, SAXIACPAWADDR, SAXIACPAWBURST, SAXIACPAWCACHE, SAXIACPAWID, SAXIACPAWLEN, SAXIACPAWLOCK, SAXIACPAWPROT, SAXIACPAWQOS, SAXIACPAWSIZE, SAXIACPAWUSER, SAXIACPAWVALID
, SAXIACPBREADY, SAXIACPRREADY, SAXIACPWDATA, SAXIACPWLAST, SAXIACPWSTRB, SAXIACPWVALID, SAXIGP0ARADDR, SAXIGP0ARBURST, SAXIGP0ARCACHE, SAXIGP0ARID, SAXIGP0ARLEN, SAXIGP0ARLOCK, SAXIGP0ARPROT, SAXIGP0ARQOS, SAXIGP0ARSIZE, SAXIGP0ARUSER, SAXIGP0ARVALID, SAXIGP0AWADDR, SAXIGP0AWBURST, SAXIGP0AWCACHE, SAXIGP0AWID
, SAXIGP0AWLEN, SAXIGP0AWLOCK, SAXIGP0AWPROT, SAXIGP0AWQOS, SAXIGP0AWSIZE, SAXIGP0AWUSER, SAXIGP0AWVALID, SAXIGP0BREADY, SAXIGP0RCLK, SAXIGP0RREADY, SAXIGP0WCLK, SAXIGP0WDATA, SAXIGP0WLAST, SAXIGP0WSTRB, SAXIGP0WVALID, SAXIGP1ARADDR, SAXIGP1ARBURST, SAXIGP1ARCACHE, SAXIGP1ARID, SAXIGP1ARLEN, SAXIGP1ARLOCK
, SAXIGP1ARPROT, SAXIGP1ARQOS, SAXIGP1ARSIZE, SAXIGP1ARUSER, SAXIGP1ARVALID, SAXIGP1AWADDR, SAXIGP1AWBURST, SAXIGP1AWCACHE, SAXIGP1AWID, SAXIGP1AWLEN, SAXIGP1AWLOCK, SAXIGP1AWPROT, SAXIGP1AWQOS, SAXIGP1AWSIZE, SAXIGP1AWUSER, SAXIGP1AWVALID, SAXIGP1BREADY, SAXIGP1RCLK, SAXIGP1RREADY, SAXIGP1WCLK, SAXIGP1WDATA
, SAXIGP1WLAST, SAXIGP1WSTRB, SAXIGP1WVALID, SAXIGP2ARADDR, SAXIGP2ARBURST, SAXIGP2ARCACHE, SAXIGP2ARID, SAXIGP2ARLEN, SAXIGP2ARLOCK, SAXIGP2ARPROT, SAXIGP2ARQOS, SAXIGP2ARSIZE, SAXIGP2ARUSER, SAXIGP2ARVALID, SAXIGP2AWADDR, SAXIGP2AWBURST, SAXIGP2AWCACHE, SAXIGP2AWID, SAXIGP2AWLEN, SAXIGP2AWLOCK, SAXIGP2AWPROT
, SAXIGP2AWQOS, SAXIGP2AWSIZE, SAXIGP2AWUSER, SAXIGP2AWVALID, SAXIGP2BREADY, SAXIGP2RCLK, SAXIGP2RREADY, SAXIGP2WCLK, SAXIGP2WDATA, SAXIGP2WLAST, SAXIGP2WSTRB, SAXIGP2WVALID, SAXIGP3ARADDR, SAXIGP3ARBURST, SAXIGP3ARCACHE, SAXIGP3ARID, SAXIGP3ARLEN, SAXIGP3ARLOCK, SAXIGP3ARPROT, SAXIGP3ARQOS, SAXIGP3ARSIZE
, SAXIGP3ARUSER, SAXIGP3ARVALID, SAXIGP3AWADDR, SAXIGP3AWBURST, SAXIGP3AWCACHE, SAXIGP3AWID, SAXIGP3AWLEN, SAXIGP3AWLOCK, SAXIGP3AWPROT, SAXIGP3AWQOS, SAXIGP3AWSIZE, SAXIGP3AWUSER, SAXIGP3AWVALID, SAXIGP3BREADY, SAXIGP3RCLK, SAXIGP3RREADY, SAXIGP3WCLK, SAXIGP3WDATA, SAXIGP3WLAST, SAXIGP3WSTRB, SAXIGP3WVALID
, SAXIGP4ARADDR, SAXIGP4ARBURST, SAXIGP4ARCACHE, SAXIGP4ARID, SAXIGP4ARLEN, SAXIGP4ARLOCK, SAXIGP4ARPROT, SAXIGP4ARQOS, SAXIGP4ARSIZE, SAXIGP4ARUSER, SAXIGP4ARVALID, SAXIGP4AWADDR, SAXIGP4AWBURST, SAXIGP4AWCACHE, SAXIGP4AWID, SAXIGP4AWLEN, SAXIGP4AWLOCK, SAXIGP4AWPROT, SAXIGP4AWQOS, SAXIGP4AWSIZE, SAXIGP4AWUSER
, SAXIGP4AWVALID, SAXIGP4BREADY, SAXIGP4RCLK, SAXIGP4RREADY, SAXIGP4WCLK, SAXIGP4WDATA, SAXIGP4WLAST, SAXIGP4WSTRB, SAXIGP4WVALID, SAXIGP5ARADDR, SAXIGP5ARBURST, SAXIGP5ARCACHE, SAXIGP5ARID, SAXIGP5ARLEN, SAXIGP5ARLOCK, SAXIGP5ARPROT, SAXIGP5ARQOS, SAXIGP5ARSIZE, SAXIGP5ARUSER, SAXIGP5ARVALID, SAXIGP5AWADDR
, SAXIGP5AWBURST, SAXIGP5AWCACHE, SAXIGP5AWID, SAXIGP5AWLEN, SAXIGP5AWLOCK, SAXIGP5AWPROT, SAXIGP5AWQOS, SAXIGP5AWSIZE, SAXIGP5AWUSER, SAXIGP5AWVALID, SAXIGP5BREADY, SAXIGP5RCLK, SAXIGP5RREADY, SAXIGP5WCLK, SAXIGP5WDATA, SAXIGP5WLAST, SAXIGP5WSTRB, SAXIGP5WVALID, SAXIGP6ARADDR, SAXIGP6ARBURST, SAXIGP6ARCACHE
, SAXIGP6ARID, SAXIGP6ARLEN, SAXIGP6ARLOCK, SAXIGP6ARPROT, SAXIGP6ARQOS, SAXIGP6ARSIZE, SAXIGP6ARUSER, SAXIGP6ARVALID, SAXIGP6AWADDR, SAXIGP6AWBURST, SAXIGP6AWCACHE, SAXIGP6AWID, SAXIGP6AWLEN, SAXIGP6AWLOCK, SAXIGP6AWPROT, SAXIGP6AWQOS, SAXIGP6AWSIZE, SAXIGP6AWUSER, SAXIGP6AWVALID, SAXIGP6BREADY, SAXIGP6RCLK
, SAXIGP6RREADY, SAXIGP6WCLK, SAXIGP6WDATA, SAXIGP6WLAST, SAXIGP6WSTRB, SAXIGP6WVALID, STMEVENT);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32315.18-32315.29" *)
  output [7:0] ADMA2PLCACK;
  wire [7:0] ADMA2PLCACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32316.18-32316.29" *)
  output [7:0] ADMA2PLTVLD;
  wire [7:0] ADMA2PLTVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32799.17-32799.27" *)
  input [7:0] ADMAFCICLK;
  wire [7:0] ADMAFCICLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32800.11-32800.28" *)
  input AIBPMUAFIFMFPDACK;
  wire AIBPMUAFIFMFPDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32801.11-32801.28" *)
  input AIBPMUAFIFMLPDACK;
  wire AIBPMUAFIFMLPDACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32802.11-32802.33" *)
  input DDRCEXTREFRESHRANK0REQ;
  wire DDRCEXTREFRESHRANK0REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32803.11-32803.33" *)
  input DDRCEXTREFRESHRANK1REQ;
  wire DDRCEXTREFRESHRANK1REQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32804.11-32804.27" *)
  input DDRCREFRESHPLCLK;
  wire DDRCREFRESHPLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32317.12-32317.25" *)
  output DPAUDIOREFCLK;
  wire DPAUDIOREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32805.11-32805.22" *)
  input DPAUXDATAIN;
  wire DPAUXDATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32318.12-32318.24" *)
  output DPAUXDATAOEN;
  wire DPAUXDATAOEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32319.12-32319.24" *)
  output DPAUXDATAOUT;
  wire DPAUXDATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32806.11-32806.33" *)
  input DPEXTERNALCUSTOMEVENT1;
  wire DPEXTERNALCUSTOMEVENT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32807.11-32807.33" *)
  input DPEXTERNALCUSTOMEVENT2;
  wire DPEXTERNALCUSTOMEVENT2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32808.11-32808.31" *)
  input DPEXTERNALVSYNCEVENT;
  wire DPEXTERNALVSYNCEVENT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32809.11-32809.26" *)
  input DPHOTPLUGDETECT;
  wire DPHOTPLUGDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32810.17-32810.33" *)
  input [7:0] DPLIVEGFXALPHAIN;
  wire [7:0] DPLIVEGFXALPHAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32811.18-32811.35" *)
  input [35:0] DPLIVEGFXPIXEL1IN;
  wire [35:0] DPLIVEGFXPIXEL1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32320.12-32320.28" *)
  output DPLIVEVIDEODEOUT;
  wire DPLIVEVIDEODEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32812.11-32812.26" *)
  input DPLIVEVIDEOINDE;
  wire DPLIVEVIDEOINDE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32813.11-32813.29" *)
  input DPLIVEVIDEOINHSYNC;
  wire DPLIVEVIDEOINHSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32814.18-32814.37" *)
  input [35:0] DPLIVEVIDEOINPIXEL1;
  wire [35:0] DPLIVEVIDEOINPIXEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32815.11-32815.29" *)
  input DPLIVEVIDEOINVSYNC;
  wire DPLIVEVIDEOINVSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32321.19-32321.41" *)
  output [31:0] DPMAXISMIXEDAUDIOTDATA;
  wire [31:0] DPMAXISMIXEDAUDIOTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32322.12-32322.32" *)
  output DPMAXISMIXEDAUDIOTID;
  wire DPMAXISMIXEDAUDIOTID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32816.11-32816.34" *)
  input DPMAXISMIXEDAUDIOTREADY;
  wire DPMAXISMIXEDAUDIOTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32323.12-32323.35" *)
  output DPMAXISMIXEDAUDIOTVALID;
  wire DPMAXISMIXEDAUDIOTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32817.11-32817.26" *)
  input DPSAXISAUDIOCLK;
  wire DPSAXISAUDIOCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32818.18-32818.35" *)
  input [31:0] DPSAXISAUDIOTDATA;
  wire [31:0] DPSAXISAUDIOTDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32819.11-32819.26" *)
  input DPSAXISAUDIOTID;
  wire DPSAXISAUDIOTID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32324.12-32324.30" *)
  output DPSAXISAUDIOTREADY;
  wire DPSAXISAUDIOTREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32820.11-32820.29" *)
  input DPSAXISAUDIOTVALID;
  wire DPSAXISAUDIOTVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32821.11-32821.23" *)
  input DPVIDEOINCLK;
  wire DPVIDEOINCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32325.12-32325.27" *)
  output DPVIDEOOUTHSYNC;
  wire DPVIDEOOUTHSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32326.19-32326.35" *)
  output [35:0] DPVIDEOOUTPIXEL1;
  wire [35:0] DPVIDEOOUTPIXEL1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32327.12-32327.27" *)
  output DPVIDEOOUTVSYNC;
  wire DPVIDEOOUTVSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32328.12-32328.25" *)
  output DPVIDEOREFCLK;
  wire DPVIDEOREFCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32822.11-32822.24" *)
  input EMIOCAN0PHYRX;
  wire EMIOCAN0PHYRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32329.12-32329.25" *)
  output EMIOCAN0PHYTX;
  wire EMIOCAN0PHYTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32823.11-32823.24" *)
  input EMIOCAN1PHYRX;
  wire EMIOCAN1PHYRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32330.12-32330.25" *)
  output EMIOCAN1PHYTX;
  wire EMIOCAN1PHYTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32331.18-32331.38" *)
  output [1:0] EMIOENET0DMABUSWIDTH;
  wire [1:0] EMIOENET0DMABUSWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32332.12-32332.32" *)
  output EMIOENET0DMATXENDTOG;
  wire EMIOENET0DMATXENDTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32824.11-32824.34" *)
  input EMIOENET0DMATXSTATUSTOG;
  wire EMIOENET0DMATXSTATUSTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32825.11-32825.28" *)
  input EMIOENET0EXTINTIN;
  wire EMIOENET0EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32333.19-32333.42" *)
  output [93:0] EMIOENET0GEMTSUTIMERCNT;
  wire [93:0] EMIOENET0GEMTSUTIMERCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32826.11-32826.27" *)
  input EMIOENET0GMIICOL;
  wire EMIOENET0GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32827.11-32827.27" *)
  input EMIOENET0GMIICRS;
  wire EMIOENET0GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32828.11-32828.29" *)
  input EMIOENET0GMIIRXCLK;
  wire EMIOENET0GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32829.17-32829.33" *)
  input [7:0] EMIOENET0GMIIRXD;
  wire [7:0] EMIOENET0GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32830.11-32830.28" *)
  input EMIOENET0GMIIRXDV;
  wire EMIOENET0GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32831.11-32831.28" *)
  input EMIOENET0GMIIRXER;
  wire EMIOENET0GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32832.11-32832.29" *)
  input EMIOENET0GMIITXCLK;
  wire EMIOENET0GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32334.18-32334.34" *)
  output [7:0] EMIOENET0GMIITXD;
  wire [7:0] EMIOENET0GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32335.12-32335.29" *)
  output EMIOENET0GMIITXEN;
  wire EMIOENET0GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32336.12-32336.29" *)
  output EMIOENET0GMIITXER;
  wire EMIOENET0GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32833.11-32833.25" *)
  input EMIOENET0MDIOI;
  wire EMIOENET0MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32337.12-32337.28" *)
  output EMIOENET0MDIOMDC;
  wire EMIOENET0MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32338.12-32338.26" *)
  output EMIOENET0MDIOO;
  wire EMIOENET0MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32339.12-32339.27" *)
  output EMIOENET0MDIOTN;
  wire EMIOENET0MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32340.18-32340.34" *)
  output [7:0] EMIOENET0RXWDATA;
  wire [7:0] EMIOENET0RXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32341.12-32341.27" *)
  output EMIOENET0RXWEOP;
  wire EMIOENET0RXWEOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32342.12-32342.27" *)
  output EMIOENET0RXWERR;
  wire EMIOENET0RXWERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32343.12-32343.29" *)
  output EMIOENET0RXWFLUSH;
  wire EMIOENET0RXWFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32834.11-32834.31" *)
  input EMIOENET0RXWOVERFLOW;
  wire EMIOENET0RXWOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32344.12-32344.27" *)
  output EMIOENET0RXWSOP;
  wire EMIOENET0RXWSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32345.19-32345.37" *)
  output [44:0] EMIOENET0RXWSTATUS;
  wire [44:0] EMIOENET0RXWSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32346.12-32346.26" *)
  output EMIOENET0RXWWR;
  wire EMIOENET0RXWWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32347.18-32347.36" *)
  output [2:0] EMIOENET0SPEEDMODE;
  wire [2:0] EMIOENET0SPEEDMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32835.11-32835.30" *)
  input EMIOENET0TXRCONTROL;
  wire EMIOENET0TXRCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32836.17-32836.33" *)
  input [7:0] EMIOENET0TXRDATA;
  wire [7:0] EMIOENET0TXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32837.11-32837.30" *)
  input EMIOENET0TXRDATARDY;
  wire EMIOENET0TXRDATARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32838.11-32838.26" *)
  input EMIOENET0TXREOP;
  wire EMIOENET0TXREOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32839.11-32839.26" *)
  input EMIOENET0TXRERR;
  wire EMIOENET0TXRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32840.11-32840.30" *)
  input EMIOENET0TXRFLUSHED;
  wire EMIOENET0TXRFLUSHED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32348.12-32348.26" *)
  output EMIOENET0TXRRD;
  wire EMIOENET0TXRRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32841.11-32841.26" *)
  input EMIOENET0TXRSOP;
  wire EMIOENET0TXRSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32349.18-32349.36" *)
  output [3:0] EMIOENET0TXRSTATUS;
  wire [3:0] EMIOENET0TXRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32842.11-32842.32" *)
  input EMIOENET0TXRUNDERFLOW;
  wire EMIOENET0TXRUNDERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32843.11-32843.28" *)
  input EMIOENET0TXRVALID;
  wire EMIOENET0TXRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32350.18-32350.38" *)
  output [1:0] EMIOENET1DMABUSWIDTH;
  wire [1:0] EMIOENET1DMABUSWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32351.12-32351.32" *)
  output EMIOENET1DMATXENDTOG;
  wire EMIOENET1DMATXENDTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32844.11-32844.34" *)
  input EMIOENET1DMATXSTATUSTOG;
  wire EMIOENET1DMATXSTATUSTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32845.11-32845.28" *)
  input EMIOENET1EXTINTIN;
  wire EMIOENET1EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32846.11-32846.27" *)
  input EMIOENET1GMIICOL;
  wire EMIOENET1GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32847.11-32847.27" *)
  input EMIOENET1GMIICRS;
  wire EMIOENET1GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32848.11-32848.29" *)
  input EMIOENET1GMIIRXCLK;
  wire EMIOENET1GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32849.17-32849.33" *)
  input [7:0] EMIOENET1GMIIRXD;
  wire [7:0] EMIOENET1GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32850.11-32850.28" *)
  input EMIOENET1GMIIRXDV;
  wire EMIOENET1GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32851.11-32851.28" *)
  input EMIOENET1GMIIRXER;
  wire EMIOENET1GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32852.11-32852.29" *)
  input EMIOENET1GMIITXCLK;
  wire EMIOENET1GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32352.18-32352.34" *)
  output [7:0] EMIOENET1GMIITXD;
  wire [7:0] EMIOENET1GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32353.12-32353.29" *)
  output EMIOENET1GMIITXEN;
  wire EMIOENET1GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32354.12-32354.29" *)
  output EMIOENET1GMIITXER;
  wire EMIOENET1GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32853.11-32853.25" *)
  input EMIOENET1MDIOI;
  wire EMIOENET1MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32355.12-32355.28" *)
  output EMIOENET1MDIOMDC;
  wire EMIOENET1MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32356.12-32356.26" *)
  output EMIOENET1MDIOO;
  wire EMIOENET1MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32357.12-32357.27" *)
  output EMIOENET1MDIOTN;
  wire EMIOENET1MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32358.18-32358.34" *)
  output [7:0] EMIOENET1RXWDATA;
  wire [7:0] EMIOENET1RXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32359.12-32359.27" *)
  output EMIOENET1RXWEOP;
  wire EMIOENET1RXWEOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32360.12-32360.27" *)
  output EMIOENET1RXWERR;
  wire EMIOENET1RXWERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32361.12-32361.29" *)
  output EMIOENET1RXWFLUSH;
  wire EMIOENET1RXWFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32854.11-32854.31" *)
  input EMIOENET1RXWOVERFLOW;
  wire EMIOENET1RXWOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32362.12-32362.27" *)
  output EMIOENET1RXWSOP;
  wire EMIOENET1RXWSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32363.19-32363.37" *)
  output [44:0] EMIOENET1RXWSTATUS;
  wire [44:0] EMIOENET1RXWSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32364.12-32364.26" *)
  output EMIOENET1RXWWR;
  wire EMIOENET1RXWWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32365.18-32365.36" *)
  output [2:0] EMIOENET1SPEEDMODE;
  wire [2:0] EMIOENET1SPEEDMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32855.11-32855.30" *)
  input EMIOENET1TXRCONTROL;
  wire EMIOENET1TXRCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32856.17-32856.33" *)
  input [7:0] EMIOENET1TXRDATA;
  wire [7:0] EMIOENET1TXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32857.11-32857.30" *)
  input EMIOENET1TXRDATARDY;
  wire EMIOENET1TXRDATARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32858.11-32858.26" *)
  input EMIOENET1TXREOP;
  wire EMIOENET1TXREOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32859.11-32859.26" *)
  input EMIOENET1TXRERR;
  wire EMIOENET1TXRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32860.11-32860.30" *)
  input EMIOENET1TXRFLUSHED;
  wire EMIOENET1TXRFLUSHED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32366.12-32366.26" *)
  output EMIOENET1TXRRD;
  wire EMIOENET1TXRRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32861.11-32861.26" *)
  input EMIOENET1TXRSOP;
  wire EMIOENET1TXRSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32367.18-32367.36" *)
  output [3:0] EMIOENET1TXRSTATUS;
  wire [3:0] EMIOENET1TXRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32862.11-32862.32" *)
  input EMIOENET1TXRUNDERFLOW;
  wire EMIOENET1TXRUNDERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32863.11-32863.28" *)
  input EMIOENET1TXRVALID;
  wire EMIOENET1TXRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32368.18-32368.38" *)
  output [1:0] EMIOENET2DMABUSWIDTH;
  wire [1:0] EMIOENET2DMABUSWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32369.12-32369.32" *)
  output EMIOENET2DMATXENDTOG;
  wire EMIOENET2DMATXENDTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32864.11-32864.34" *)
  input EMIOENET2DMATXSTATUSTOG;
  wire EMIOENET2DMATXSTATUSTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32865.11-32865.28" *)
  input EMIOENET2EXTINTIN;
  wire EMIOENET2EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32866.11-32866.27" *)
  input EMIOENET2GMIICOL;
  wire EMIOENET2GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32867.11-32867.27" *)
  input EMIOENET2GMIICRS;
  wire EMIOENET2GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32868.11-32868.29" *)
  input EMIOENET2GMIIRXCLK;
  wire EMIOENET2GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32869.17-32869.33" *)
  input [7:0] EMIOENET2GMIIRXD;
  wire [7:0] EMIOENET2GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32870.11-32870.28" *)
  input EMIOENET2GMIIRXDV;
  wire EMIOENET2GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32871.11-32871.28" *)
  input EMIOENET2GMIIRXER;
  wire EMIOENET2GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32872.11-32872.29" *)
  input EMIOENET2GMIITXCLK;
  wire EMIOENET2GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32370.18-32370.34" *)
  output [7:0] EMIOENET2GMIITXD;
  wire [7:0] EMIOENET2GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32371.12-32371.29" *)
  output EMIOENET2GMIITXEN;
  wire EMIOENET2GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32372.12-32372.29" *)
  output EMIOENET2GMIITXER;
  wire EMIOENET2GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32873.11-32873.25" *)
  input EMIOENET2MDIOI;
  wire EMIOENET2MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32373.12-32373.28" *)
  output EMIOENET2MDIOMDC;
  wire EMIOENET2MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32374.12-32374.26" *)
  output EMIOENET2MDIOO;
  wire EMIOENET2MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32375.12-32375.27" *)
  output EMIOENET2MDIOTN;
  wire EMIOENET2MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32376.18-32376.34" *)
  output [7:0] EMIOENET2RXWDATA;
  wire [7:0] EMIOENET2RXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32377.12-32377.27" *)
  output EMIOENET2RXWEOP;
  wire EMIOENET2RXWEOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32378.12-32378.27" *)
  output EMIOENET2RXWERR;
  wire EMIOENET2RXWERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32379.12-32379.29" *)
  output EMIOENET2RXWFLUSH;
  wire EMIOENET2RXWFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32874.11-32874.31" *)
  input EMIOENET2RXWOVERFLOW;
  wire EMIOENET2RXWOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32380.12-32380.27" *)
  output EMIOENET2RXWSOP;
  wire EMIOENET2RXWSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32381.19-32381.37" *)
  output [44:0] EMIOENET2RXWSTATUS;
  wire [44:0] EMIOENET2RXWSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32382.12-32382.26" *)
  output EMIOENET2RXWWR;
  wire EMIOENET2RXWWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32383.18-32383.36" *)
  output [2:0] EMIOENET2SPEEDMODE;
  wire [2:0] EMIOENET2SPEEDMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32875.11-32875.30" *)
  input EMIOENET2TXRCONTROL;
  wire EMIOENET2TXRCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32876.17-32876.33" *)
  input [7:0] EMIOENET2TXRDATA;
  wire [7:0] EMIOENET2TXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32877.11-32877.30" *)
  input EMIOENET2TXRDATARDY;
  wire EMIOENET2TXRDATARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32878.11-32878.26" *)
  input EMIOENET2TXREOP;
  wire EMIOENET2TXREOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32879.11-32879.26" *)
  input EMIOENET2TXRERR;
  wire EMIOENET2TXRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32880.11-32880.30" *)
  input EMIOENET2TXRFLUSHED;
  wire EMIOENET2TXRFLUSHED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32384.12-32384.26" *)
  output EMIOENET2TXRRD;
  wire EMIOENET2TXRRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32881.11-32881.26" *)
  input EMIOENET2TXRSOP;
  wire EMIOENET2TXRSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32385.18-32385.36" *)
  output [3:0] EMIOENET2TXRSTATUS;
  wire [3:0] EMIOENET2TXRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32882.11-32882.32" *)
  input EMIOENET2TXRUNDERFLOW;
  wire EMIOENET2TXRUNDERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32883.11-32883.28" *)
  input EMIOENET2TXRVALID;
  wire EMIOENET2TXRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32386.18-32386.38" *)
  output [1:0] EMIOENET3DMABUSWIDTH;
  wire [1:0] EMIOENET3DMABUSWIDTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32387.12-32387.32" *)
  output EMIOENET3DMATXENDTOG;
  wire EMIOENET3DMATXENDTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32884.11-32884.34" *)
  input EMIOENET3DMATXSTATUSTOG;
  wire EMIOENET3DMATXSTATUSTOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32885.11-32885.28" *)
  input EMIOENET3EXTINTIN;
  wire EMIOENET3EXTINTIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32886.11-32886.27" *)
  input EMIOENET3GMIICOL;
  wire EMIOENET3GMIICOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32887.11-32887.27" *)
  input EMIOENET3GMIICRS;
  wire EMIOENET3GMIICRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32888.11-32888.29" *)
  input EMIOENET3GMIIRXCLK;
  wire EMIOENET3GMIIRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32889.17-32889.33" *)
  input [7:0] EMIOENET3GMIIRXD;
  wire [7:0] EMIOENET3GMIIRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32890.11-32890.28" *)
  input EMIOENET3GMIIRXDV;
  wire EMIOENET3GMIIRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32891.11-32891.28" *)
  input EMIOENET3GMIIRXER;
  wire EMIOENET3GMIIRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32892.11-32892.29" *)
  input EMIOENET3GMIITXCLK;
  wire EMIOENET3GMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32388.18-32388.34" *)
  output [7:0] EMIOENET3GMIITXD;
  wire [7:0] EMIOENET3GMIITXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32389.12-32389.29" *)
  output EMIOENET3GMIITXEN;
  wire EMIOENET3GMIITXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32390.12-32390.29" *)
  output EMIOENET3GMIITXER;
  wire EMIOENET3GMIITXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32893.11-32893.25" *)
  input EMIOENET3MDIOI;
  wire EMIOENET3MDIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32391.12-32391.28" *)
  output EMIOENET3MDIOMDC;
  wire EMIOENET3MDIOMDC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32392.12-32392.26" *)
  output EMIOENET3MDIOO;
  wire EMIOENET3MDIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32393.12-32393.27" *)
  output EMIOENET3MDIOTN;
  wire EMIOENET3MDIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32394.18-32394.34" *)
  output [7:0] EMIOENET3RXWDATA;
  wire [7:0] EMIOENET3RXWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32395.12-32395.27" *)
  output EMIOENET3RXWEOP;
  wire EMIOENET3RXWEOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32396.12-32396.27" *)
  output EMIOENET3RXWERR;
  wire EMIOENET3RXWERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32397.12-32397.29" *)
  output EMIOENET3RXWFLUSH;
  wire EMIOENET3RXWFLUSH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32894.11-32894.31" *)
  input EMIOENET3RXWOVERFLOW;
  wire EMIOENET3RXWOVERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32398.12-32398.27" *)
  output EMIOENET3RXWSOP;
  wire EMIOENET3RXWSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32399.19-32399.37" *)
  output [44:0] EMIOENET3RXWSTATUS;
  wire [44:0] EMIOENET3RXWSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32400.12-32400.26" *)
  output EMIOENET3RXWWR;
  wire EMIOENET3RXWWR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32401.18-32401.36" *)
  output [2:0] EMIOENET3SPEEDMODE;
  wire [2:0] EMIOENET3SPEEDMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32895.11-32895.30" *)
  input EMIOENET3TXRCONTROL;
  wire EMIOENET3TXRCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32896.17-32896.33" *)
  input [7:0] EMIOENET3TXRDATA;
  wire [7:0] EMIOENET3TXRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32897.11-32897.30" *)
  input EMIOENET3TXRDATARDY;
  wire EMIOENET3TXRDATARDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32898.11-32898.26" *)
  input EMIOENET3TXREOP;
  wire EMIOENET3TXREOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32899.11-32899.26" *)
  input EMIOENET3TXRERR;
  wire EMIOENET3TXRERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32900.11-32900.30" *)
  input EMIOENET3TXRFLUSHED;
  wire EMIOENET3TXRFLUSHED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32402.12-32402.26" *)
  output EMIOENET3TXRRD;
  wire EMIOENET3TXRRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32901.11-32901.26" *)
  input EMIOENET3TXRSOP;
  wire EMIOENET3TXRSOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32403.18-32403.36" *)
  output [3:0] EMIOENET3TXRSTATUS;
  wire [3:0] EMIOENET3TXRSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32902.11-32902.32" *)
  input EMIOENET3TXRUNDERFLOW;
  wire EMIOENET3TXRUNDERFLOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32903.11-32903.28" *)
  input EMIOENET3TXRVALID;
  wire EMIOENET3TXRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32904.11-32904.25" *)
  input EMIOENETTSUCLK;
  wire EMIOENETTSUCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32404.12-32404.30" *)
  output EMIOGEM0DELAYREQRX;
  wire EMIOGEM0DELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32405.12-32405.30" *)
  output EMIOGEM0DELAYREQTX;
  wire EMIOGEM0DELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32406.12-32406.31" *)
  output EMIOGEM0PDELAYREQRX;
  wire EMIOGEM0PDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32407.12-32407.31" *)
  output EMIOGEM0PDELAYREQTX;
  wire EMIOGEM0PDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32408.12-32408.32" *)
  output EMIOGEM0PDELAYRESPRX;
  wire EMIOGEM0PDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32409.12-32409.32" *)
  output EMIOGEM0PDELAYRESPTX;
  wire EMIOGEM0PDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32410.12-32410.25" *)
  output EMIOGEM0RXSOF;
  wire EMIOGEM0RXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32411.12-32411.31" *)
  output EMIOGEM0SYNCFRAMERX;
  wire EMIOGEM0SYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32412.12-32412.31" *)
  output EMIOGEM0SYNCFRAMETX;
  wire EMIOGEM0SYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32905.17-32905.35" *)
  input [1:0] EMIOGEM0TSUINCCTRL;
  wire [1:0] EMIOGEM0TSUINCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32413.12-32413.34" *)
  output EMIOGEM0TSUTIMERCMPVAL;
  wire EMIOGEM0TSUTIMERCMPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32414.12-32414.31" *)
  output EMIOGEM0TXRFIXEDLAT;
  wire EMIOGEM0TXRFIXEDLAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32415.12-32415.25" *)
  output EMIOGEM0TXSOF;
  wire EMIOGEM0TXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32416.12-32416.30" *)
  output EMIOGEM1DELAYREQRX;
  wire EMIOGEM1DELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32417.12-32417.30" *)
  output EMIOGEM1DELAYREQTX;
  wire EMIOGEM1DELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32418.12-32418.31" *)
  output EMIOGEM1PDELAYREQRX;
  wire EMIOGEM1PDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32419.12-32419.31" *)
  output EMIOGEM1PDELAYREQTX;
  wire EMIOGEM1PDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32420.12-32420.32" *)
  output EMIOGEM1PDELAYRESPRX;
  wire EMIOGEM1PDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32421.12-32421.32" *)
  output EMIOGEM1PDELAYRESPTX;
  wire EMIOGEM1PDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32422.12-32422.25" *)
  output EMIOGEM1RXSOF;
  wire EMIOGEM1RXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32423.12-32423.31" *)
  output EMIOGEM1SYNCFRAMERX;
  wire EMIOGEM1SYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32424.12-32424.31" *)
  output EMIOGEM1SYNCFRAMETX;
  wire EMIOGEM1SYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32906.17-32906.35" *)
  input [1:0] EMIOGEM1TSUINCCTRL;
  wire [1:0] EMIOGEM1TSUINCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32425.12-32425.34" *)
  output EMIOGEM1TSUTIMERCMPVAL;
  wire EMIOGEM1TSUTIMERCMPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32426.12-32426.31" *)
  output EMIOGEM1TXRFIXEDLAT;
  wire EMIOGEM1TXRFIXEDLAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32427.12-32427.25" *)
  output EMIOGEM1TXSOF;
  wire EMIOGEM1TXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32428.12-32428.30" *)
  output EMIOGEM2DELAYREQRX;
  wire EMIOGEM2DELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32429.12-32429.30" *)
  output EMIOGEM2DELAYREQTX;
  wire EMIOGEM2DELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32430.12-32430.31" *)
  output EMIOGEM2PDELAYREQRX;
  wire EMIOGEM2PDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32431.12-32431.31" *)
  output EMIOGEM2PDELAYREQTX;
  wire EMIOGEM2PDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32432.12-32432.32" *)
  output EMIOGEM2PDELAYRESPRX;
  wire EMIOGEM2PDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32433.12-32433.32" *)
  output EMIOGEM2PDELAYRESPTX;
  wire EMIOGEM2PDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32434.12-32434.25" *)
  output EMIOGEM2RXSOF;
  wire EMIOGEM2RXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32435.12-32435.31" *)
  output EMIOGEM2SYNCFRAMERX;
  wire EMIOGEM2SYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32436.12-32436.31" *)
  output EMIOGEM2SYNCFRAMETX;
  wire EMIOGEM2SYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32907.17-32907.35" *)
  input [1:0] EMIOGEM2TSUINCCTRL;
  wire [1:0] EMIOGEM2TSUINCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32437.12-32437.34" *)
  output EMIOGEM2TSUTIMERCMPVAL;
  wire EMIOGEM2TSUTIMERCMPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32438.12-32438.31" *)
  output EMIOGEM2TXRFIXEDLAT;
  wire EMIOGEM2TXRFIXEDLAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32439.12-32439.25" *)
  output EMIOGEM2TXSOF;
  wire EMIOGEM2TXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32440.12-32440.30" *)
  output EMIOGEM3DELAYREQRX;
  wire EMIOGEM3DELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32441.12-32441.30" *)
  output EMIOGEM3DELAYREQTX;
  wire EMIOGEM3DELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32442.12-32442.31" *)
  output EMIOGEM3PDELAYREQRX;
  wire EMIOGEM3PDELAYREQRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32443.12-32443.31" *)
  output EMIOGEM3PDELAYREQTX;
  wire EMIOGEM3PDELAYREQTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32444.12-32444.32" *)
  output EMIOGEM3PDELAYRESPRX;
  wire EMIOGEM3PDELAYRESPRX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32445.12-32445.32" *)
  output EMIOGEM3PDELAYRESPTX;
  wire EMIOGEM3PDELAYRESPTX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32446.12-32446.25" *)
  output EMIOGEM3RXSOF;
  wire EMIOGEM3RXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32447.12-32447.31" *)
  output EMIOGEM3SYNCFRAMERX;
  wire EMIOGEM3SYNCFRAMERX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32448.12-32448.31" *)
  output EMIOGEM3SYNCFRAMETX;
  wire EMIOGEM3SYNCFRAMETX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32908.17-32908.35" *)
  input [1:0] EMIOGEM3TSUINCCTRL;
  wire [1:0] EMIOGEM3TSUINCCTRL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32449.12-32449.34" *)
  output EMIOGEM3TSUTIMERCMPVAL;
  wire EMIOGEM3TSUTIMERCMPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32450.12-32450.31" *)
  output EMIOGEM3TXRFIXEDLAT;
  wire EMIOGEM3TXRFIXEDLAT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32451.12-32451.25" *)
  output EMIOGEM3TXSOF;
  wire EMIOGEM3TXSOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32909.18-32909.27" *)
  input [95:0] EMIOGPIOI;
  wire [95:0] EMIOGPIOI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32452.19-32452.28" *)
  output [95:0] EMIOGPIOO;
  wire [95:0] EMIOGPIOO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32453.19-32453.29" *)
  output [95:0] EMIOGPIOTN;
  wire [95:0] EMIOGPIOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32910.11-32910.35" *)
  input EMIOHUBPORTOVERCRNTUSB20;
  wire EMIOHUBPORTOVERCRNTUSB20;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32911.11-32911.35" *)
  input EMIOHUBPORTOVERCRNTUSB21;
  wire EMIOHUBPORTOVERCRNTUSB21;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32912.11-32912.35" *)
  input EMIOHUBPORTOVERCRNTUSB30;
  wire EMIOHUBPORTOVERCRNTUSB30;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32913.11-32913.35" *)
  input EMIOHUBPORTOVERCRNTUSB31;
  wire EMIOHUBPORTOVERCRNTUSB31;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32914.11-32914.23" *)
  input EMIOI2C0SCLI;
  wire EMIOI2C0SCLI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32454.12-32454.24" *)
  output EMIOI2C0SCLO;
  wire EMIOI2C0SCLO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32455.12-32455.25" *)
  output EMIOI2C0SCLTN;
  wire EMIOI2C0SCLTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32915.11-32915.23" *)
  input EMIOI2C0SDAI;
  wire EMIOI2C0SDAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32456.12-32456.24" *)
  output EMIOI2C0SDAO;
  wire EMIOI2C0SDAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32457.12-32457.25" *)
  output EMIOI2C0SDATN;
  wire EMIOI2C0SDATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32916.11-32916.23" *)
  input EMIOI2C1SCLI;
  wire EMIOI2C1SCLI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32458.12-32458.24" *)
  output EMIOI2C1SCLO;
  wire EMIOI2C1SCLO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32459.12-32459.25" *)
  output EMIOI2C1SCLTN;
  wire EMIOI2C1SCLTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32917.11-32917.23" *)
  input EMIOI2C1SDAI;
  wire EMIOI2C1SDAI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32460.12-32460.24" *)
  output EMIOI2C1SDAO;
  wire EMIOI2C1SDAO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32461.12-32461.25" *)
  output EMIOI2C1SDATN;
  wire EMIOI2C1SDATN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32462.12-32462.29" *)
  output EMIOSDIO0BUSPOWER;
  wire EMIOSDIO0BUSPOWER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32463.18-32463.34" *)
  output [2:0] EMIOSDIO0BUSVOLT;
  wire [2:0] EMIOSDIO0BUSVOLT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32918.11-32918.23" *)
  input EMIOSDIO0CDN;
  wire EMIOSDIO0CDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32464.12-32464.27" *)
  output EMIOSDIO0CLKOUT;
  wire EMIOSDIO0CLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32465.12-32465.27" *)
  output EMIOSDIO0CMDENA;
  wire EMIOSDIO0CMDENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32919.11-32919.25" *)
  input EMIOSDIO0CMDIN;
  wire EMIOSDIO0CMDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32466.12-32466.27" *)
  output EMIOSDIO0CMDOUT;
  wire EMIOSDIO0CMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32467.18-32467.34" *)
  output [7:0] EMIOSDIO0DATAENA;
  wire [7:0] EMIOSDIO0DATAENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32920.17-32920.32" *)
  input [7:0] EMIOSDIO0DATAIN;
  wire [7:0] EMIOSDIO0DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32468.18-32468.34" *)
  output [7:0] EMIOSDIO0DATAOUT;
  wire [7:0] EMIOSDIO0DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32921.11-32921.27" *)
  input EMIOSDIO0FBCLKIN;
  wire EMIOSDIO0FBCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32469.12-32469.31" *)
  output EMIOSDIO0LEDCONTROL;
  wire EMIOSDIO0LEDCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32922.11-32922.22" *)
  input EMIOSDIO0WP;
  wire EMIOSDIO0WP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32470.12-32470.29" *)
  output EMIOSDIO1BUSPOWER;
  wire EMIOSDIO1BUSPOWER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32471.18-32471.34" *)
  output [2:0] EMIOSDIO1BUSVOLT;
  wire [2:0] EMIOSDIO1BUSVOLT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32923.11-32923.23" *)
  input EMIOSDIO1CDN;
  wire EMIOSDIO1CDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32472.12-32472.27" *)
  output EMIOSDIO1CLKOUT;
  wire EMIOSDIO1CLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32473.12-32473.27" *)
  output EMIOSDIO1CMDENA;
  wire EMIOSDIO1CMDENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32924.11-32924.25" *)
  input EMIOSDIO1CMDIN;
  wire EMIOSDIO1CMDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32474.12-32474.27" *)
  output EMIOSDIO1CMDOUT;
  wire EMIOSDIO1CMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32475.18-32475.34" *)
  output [7:0] EMIOSDIO1DATAENA;
  wire [7:0] EMIOSDIO1DATAENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32925.17-32925.32" *)
  input [7:0] EMIOSDIO1DATAIN;
  wire [7:0] EMIOSDIO1DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32476.18-32476.34" *)
  output [7:0] EMIOSDIO1DATAOUT;
  wire [7:0] EMIOSDIO1DATAOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32926.11-32926.27" *)
  input EMIOSDIO1FBCLKIN;
  wire EMIOSDIO1FBCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32477.12-32477.31" *)
  output EMIOSDIO1LEDCONTROL;
  wire EMIOSDIO1LEDCONTROL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32927.11-32927.22" *)
  input EMIOSDIO1WP;
  wire EMIOSDIO1WP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32928.11-32928.21" *)
  input EMIOSPI0MI;
  wire EMIOSPI0MI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32478.12-32478.22" *)
  output EMIOSPI0MO;
  wire EMIOSPI0MO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32479.12-32479.24" *)
  output EMIOSPI0MOTN;
  wire EMIOSPI0MOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32929.11-32929.24" *)
  input EMIOSPI0SCLKI;
  wire EMIOSPI0SCLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32480.12-32480.25" *)
  output EMIOSPI0SCLKO;
  wire EMIOSPI0SCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32481.12-32481.26" *)
  output EMIOSPI0SCLKTN;
  wire EMIOSPI0SCLKTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32930.11-32930.21" *)
  input EMIOSPI0SI;
  wire EMIOSPI0SI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32482.12-32482.22" *)
  output EMIOSPI0SO;
  wire EMIOSPI0SO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32931.11-32931.23" *)
  input EMIOSPI0SSIN;
  wire EMIOSPI0SSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32483.12-32483.25" *)
  output EMIOSPI0SSNTN;
  wire EMIOSPI0SSNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32484.18-32484.30" *)
  output [2:0] EMIOSPI0SSON;
  wire [2:0] EMIOSPI0SSON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32485.12-32485.23" *)
  output EMIOSPI0STN;
  wire EMIOSPI0STN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32932.11-32932.21" *)
  input EMIOSPI1MI;
  wire EMIOSPI1MI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32486.12-32486.22" *)
  output EMIOSPI1MO;
  wire EMIOSPI1MO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32487.12-32487.24" *)
  output EMIOSPI1MOTN;
  wire EMIOSPI1MOTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32933.11-32933.24" *)
  input EMIOSPI1SCLKI;
  wire EMIOSPI1SCLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32488.12-32488.25" *)
  output EMIOSPI1SCLKO;
  wire EMIOSPI1SCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32489.12-32489.26" *)
  output EMIOSPI1SCLKTN;
  wire EMIOSPI1SCLKTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32934.11-32934.21" *)
  input EMIOSPI1SI;
  wire EMIOSPI1SI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32490.12-32490.22" *)
  output EMIOSPI1SO;
  wire EMIOSPI1SO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32935.11-32935.23" *)
  input EMIOSPI1SSIN;
  wire EMIOSPI1SSIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32491.12-32491.25" *)
  output EMIOSPI1SSNTN;
  wire EMIOSPI1SSNTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32492.18-32492.30" *)
  output [2:0] EMIOSPI1SSON;
  wire [2:0] EMIOSPI1SSON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32493.12-32493.23" *)
  output EMIOSPI1STN;
  wire EMIOSPI1STN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32936.17-32936.29" *)
  input [2:0] EMIOTTC0CLKI;
  wire [2:0] EMIOTTC0CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32494.18-32494.31" *)
  output [2:0] EMIOTTC0WAVEO;
  wire [2:0] EMIOTTC0WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32937.17-32937.29" *)
  input [2:0] EMIOTTC1CLKI;
  wire [2:0] EMIOTTC1CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32495.18-32495.31" *)
  output [2:0] EMIOTTC1WAVEO;
  wire [2:0] EMIOTTC1WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32938.17-32938.29" *)
  input [2:0] EMIOTTC2CLKI;
  wire [2:0] EMIOTTC2CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32496.18-32496.31" *)
  output [2:0] EMIOTTC2WAVEO;
  wire [2:0] EMIOTTC2WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32939.17-32939.29" *)
  input [2:0] EMIOTTC3CLKI;
  wire [2:0] EMIOTTC3CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32497.18-32497.31" *)
  output [2:0] EMIOTTC3WAVEO;
  wire [2:0] EMIOTTC3WAVEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32498.12-32498.37" *)
  output EMIOU2DSPORTVBUSCTRLUSB30;
  wire EMIOU2DSPORTVBUSCTRLUSB30;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32499.12-32499.37" *)
  output EMIOU2DSPORTVBUSCTRLUSB31;
  wire EMIOU2DSPORTVBUSCTRLUSB31;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32500.12-32500.37" *)
  output EMIOU3DSPORTVBUSCTRLUSB30;
  wire EMIOU3DSPORTVBUSCTRLUSB30;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32501.12-32501.37" *)
  output EMIOU3DSPORTVBUSCTRLUSB31;
  wire EMIOU3DSPORTVBUSCTRLUSB31;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32940.11-32940.24" *)
  input EMIOUART0CTSN;
  wire EMIOUART0CTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32941.11-32941.24" *)
  input EMIOUART0DCDN;
  wire EMIOUART0DCDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32942.11-32942.24" *)
  input EMIOUART0DSRN;
  wire EMIOUART0DSRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32502.12-32502.25" *)
  output EMIOUART0DTRN;
  wire EMIOUART0DTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32943.11-32943.23" *)
  input EMIOUART0RIN;
  wire EMIOUART0RIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32503.12-32503.25" *)
  output EMIOUART0RTSN;
  wire EMIOUART0RTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32944.11-32944.22" *)
  input EMIOUART0RX;
  wire EMIOUART0RX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32504.12-32504.23" *)
  output EMIOUART0TX;
  wire EMIOUART0TX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32945.11-32945.24" *)
  input EMIOUART1CTSN;
  wire EMIOUART1CTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32946.11-32946.24" *)
  input EMIOUART1DCDN;
  wire EMIOUART1DCDN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32947.11-32947.24" *)
  input EMIOUART1DSRN;
  wire EMIOUART1DSRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32505.12-32505.25" *)
  output EMIOUART1DTRN;
  wire EMIOUART1DTRN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32948.11-32948.23" *)
  input EMIOUART1RIN;
  wire EMIOUART1RIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32506.12-32506.25" *)
  output EMIOUART1RTSN;
  wire EMIOUART1RTSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32949.11-32949.22" *)
  input EMIOUART1RX;
  wire EMIOUART1RX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32507.12-32507.23" *)
  output EMIOUART1TX;
  wire EMIOUART1TX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32950.11-32950.23" *)
  input EMIOWDT0CLKI;
  wire EMIOWDT0CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32508.12-32508.24" *)
  output EMIOWDT0RSTO;
  wire EMIOWDT0RSTO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32951.11-32951.23" *)
  input EMIOWDT1CLKI;
  wire EMIOWDT1CLKI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32509.12-32509.24" *)
  output EMIOWDT1RSTO;
  wire EMIOWDT1RSTO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32952.11-32952.34" *)
  input FMIOGEM0FIFORXCLKFROMPL;
  wire FMIOGEM0FIFORXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32510.12-32510.37" *)
  output FMIOGEM0FIFORXCLKTOPLBUFG;
  wire FMIOGEM0FIFORXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32953.11-32953.34" *)
  input FMIOGEM0FIFOTXCLKFROMPL;
  wire FMIOGEM0FIFOTXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32511.12-32511.37" *)
  output FMIOGEM0FIFOTXCLKTOPLBUFG;
  wire FMIOGEM0FIFOTXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32954.11-32954.31" *)
  input FMIOGEM0SIGNALDETECT;
  wire FMIOGEM0SIGNALDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32955.11-32955.34" *)
  input FMIOGEM1FIFORXCLKFROMPL;
  wire FMIOGEM1FIFORXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32512.12-32512.37" *)
  output FMIOGEM1FIFORXCLKTOPLBUFG;
  wire FMIOGEM1FIFORXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32956.11-32956.34" *)
  input FMIOGEM1FIFOTXCLKFROMPL;
  wire FMIOGEM1FIFOTXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32513.12-32513.37" *)
  output FMIOGEM1FIFOTXCLKTOPLBUFG;
  wire FMIOGEM1FIFOTXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32957.11-32957.31" *)
  input FMIOGEM1SIGNALDETECT;
  wire FMIOGEM1SIGNALDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32958.11-32958.34" *)
  input FMIOGEM2FIFORXCLKFROMPL;
  wire FMIOGEM2FIFORXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32514.12-32514.37" *)
  output FMIOGEM2FIFORXCLKTOPLBUFG;
  wire FMIOGEM2FIFORXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32959.11-32959.34" *)
  input FMIOGEM2FIFOTXCLKFROMPL;
  wire FMIOGEM2FIFOTXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32515.12-32515.37" *)
  output FMIOGEM2FIFOTXCLKTOPLBUFG;
  wire FMIOGEM2FIFOTXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32960.11-32960.31" *)
  input FMIOGEM2SIGNALDETECT;
  wire FMIOGEM2SIGNALDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32961.11-32961.34" *)
  input FMIOGEM3FIFORXCLKFROMPL;
  wire FMIOGEM3FIFORXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32516.12-32516.37" *)
  output FMIOGEM3FIFORXCLKTOPLBUFG;
  wire FMIOGEM3FIFORXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32962.11-32962.34" *)
  input FMIOGEM3FIFOTXCLKFROMPL;
  wire FMIOGEM3FIFOTXCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32517.12-32517.37" *)
  output FMIOGEM3FIFOTXCLKTOPLBUFG;
  wire FMIOGEM3FIFOTXCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32963.11-32963.31" *)
  input FMIOGEM3SIGNALDETECT;
  wire FMIOGEM3SIGNALDETECT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32964.11-32964.30" *)
  input FMIOGEMTSUCLKFROMPL;
  wire FMIOGEMTSUCLKFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32518.12-32518.33" *)
  output FMIOGEMTSUCLKTOPLBUFG;
  wire FMIOGEMTSUCLKTOPLBUFG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32965.18-32965.24" *)
  input [31:0] FTMGPI;
  wire [31:0] FTMGPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32519.19-32519.25" *)
  output [31:0] FTMGPO;
  wire [31:0] FTMGPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32520.18-32520.29" *)
  output [7:0] GDMA2PLCACK;
  wire [7:0] GDMA2PLCACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32521.18-32521.29" *)
  output [7:0] GDMA2PLTVLD;
  wire [7:0] GDMA2PLTVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32966.17-32966.27" *)
  input [7:0] GDMAFCICLK;
  wire [7:0] GDMAFCICLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32967.11-32967.22" *)
  input MAXIGP0ACLK;
  wire MAXIGP0ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32522.19-32522.32" *)
  output [39:0] MAXIGP0ARADDR;
  wire [39:0] MAXIGP0ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32523.18-32523.32" *)
  output [1:0] MAXIGP0ARBURST;
  wire [1:0] MAXIGP0ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32524.18-32524.32" *)
  output [3:0] MAXIGP0ARCACHE;
  wire [3:0] MAXIGP0ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32525.19-32525.30" *)
  output [15:0] MAXIGP0ARID;
  wire [15:0] MAXIGP0ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32526.18-32526.30" *)
  output [7:0] MAXIGP0ARLEN;
  wire [7:0] MAXIGP0ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32527.12-32527.25" *)
  output MAXIGP0ARLOCK;
  wire MAXIGP0ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32528.18-32528.31" *)
  output [2:0] MAXIGP0ARPROT;
  wire [2:0] MAXIGP0ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32529.18-32529.30" *)
  output [3:0] MAXIGP0ARQOS;
  wire [3:0] MAXIGP0ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32968.11-32968.25" *)
  input MAXIGP0ARREADY;
  wire MAXIGP0ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32530.18-32530.31" *)
  output [2:0] MAXIGP0ARSIZE;
  wire [2:0] MAXIGP0ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32531.19-32531.32" *)
  output [15:0] MAXIGP0ARUSER;
  wire [15:0] MAXIGP0ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32532.12-32532.26" *)
  output MAXIGP0ARVALID;
  wire MAXIGP0ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32533.19-32533.32" *)
  output [39:0] MAXIGP0AWADDR;
  wire [39:0] MAXIGP0AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32534.18-32534.32" *)
  output [1:0] MAXIGP0AWBURST;
  wire [1:0] MAXIGP0AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32535.18-32535.32" *)
  output [3:0] MAXIGP0AWCACHE;
  wire [3:0] MAXIGP0AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32536.19-32536.30" *)
  output [15:0] MAXIGP0AWID;
  wire [15:0] MAXIGP0AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32537.18-32537.30" *)
  output [7:0] MAXIGP0AWLEN;
  wire [7:0] MAXIGP0AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32538.12-32538.25" *)
  output MAXIGP0AWLOCK;
  wire MAXIGP0AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32539.18-32539.31" *)
  output [2:0] MAXIGP0AWPROT;
  wire [2:0] MAXIGP0AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32540.18-32540.30" *)
  output [3:0] MAXIGP0AWQOS;
  wire [3:0] MAXIGP0AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32969.11-32969.25" *)
  input MAXIGP0AWREADY;
  wire MAXIGP0AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32541.18-32541.31" *)
  output [2:0] MAXIGP0AWSIZE;
  wire [2:0] MAXIGP0AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32542.19-32542.32" *)
  output [15:0] MAXIGP0AWUSER;
  wire [15:0] MAXIGP0AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32543.12-32543.26" *)
  output MAXIGP0AWVALID;
  wire MAXIGP0AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32970.18-32970.28" *)
  input [15:0] MAXIGP0BID;
  wire [15:0] MAXIGP0BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32544.12-32544.25" *)
  output MAXIGP0BREADY;
  wire MAXIGP0BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32971.17-32971.29" *)
  input [1:0] MAXIGP0BRESP;
  wire [1:0] MAXIGP0BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32972.11-32972.24" *)
  input MAXIGP0BVALID;
  wire MAXIGP0BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32973.19-32973.31" *)
  input [127:0] MAXIGP0RDATA;
  wire [127:0] MAXIGP0RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32974.18-32974.28" *)
  input [15:0] MAXIGP0RID;
  wire [15:0] MAXIGP0RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32975.11-32975.23" *)
  input MAXIGP0RLAST;
  wire MAXIGP0RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32545.12-32545.25" *)
  output MAXIGP0RREADY;
  wire MAXIGP0RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32976.17-32976.29" *)
  input [1:0] MAXIGP0RRESP;
  wire [1:0] MAXIGP0RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32977.11-32977.24" *)
  input MAXIGP0RVALID;
  wire MAXIGP0RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32546.20-32546.32" *)
  output [127:0] MAXIGP0WDATA;
  wire [127:0] MAXIGP0WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32547.12-32547.24" *)
  output MAXIGP0WLAST;
  wire MAXIGP0WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32978.11-32978.24" *)
  input MAXIGP0WREADY;
  wire MAXIGP0WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32548.19-32548.31" *)
  output [15:0] MAXIGP0WSTRB;
  wire [15:0] MAXIGP0WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32549.12-32549.25" *)
  output MAXIGP0WVALID;
  wire MAXIGP0WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32979.11-32979.22" *)
  input MAXIGP1ACLK;
  wire MAXIGP1ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32550.19-32550.32" *)
  output [39:0] MAXIGP1ARADDR;
  wire [39:0] MAXIGP1ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32551.18-32551.32" *)
  output [1:0] MAXIGP1ARBURST;
  wire [1:0] MAXIGP1ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32552.18-32552.32" *)
  output [3:0] MAXIGP1ARCACHE;
  wire [3:0] MAXIGP1ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32553.19-32553.30" *)
  output [15:0] MAXIGP1ARID;
  wire [15:0] MAXIGP1ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32554.18-32554.30" *)
  output [7:0] MAXIGP1ARLEN;
  wire [7:0] MAXIGP1ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32555.12-32555.25" *)
  output MAXIGP1ARLOCK;
  wire MAXIGP1ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32556.18-32556.31" *)
  output [2:0] MAXIGP1ARPROT;
  wire [2:0] MAXIGP1ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32557.18-32557.30" *)
  output [3:0] MAXIGP1ARQOS;
  wire [3:0] MAXIGP1ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32980.11-32980.25" *)
  input MAXIGP1ARREADY;
  wire MAXIGP1ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32558.18-32558.31" *)
  output [2:0] MAXIGP1ARSIZE;
  wire [2:0] MAXIGP1ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32559.19-32559.32" *)
  output [15:0] MAXIGP1ARUSER;
  wire [15:0] MAXIGP1ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32560.12-32560.26" *)
  output MAXIGP1ARVALID;
  wire MAXIGP1ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32561.19-32561.32" *)
  output [39:0] MAXIGP1AWADDR;
  wire [39:0] MAXIGP1AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32562.18-32562.32" *)
  output [1:0] MAXIGP1AWBURST;
  wire [1:0] MAXIGP1AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32563.18-32563.32" *)
  output [3:0] MAXIGP1AWCACHE;
  wire [3:0] MAXIGP1AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32564.19-32564.30" *)
  output [15:0] MAXIGP1AWID;
  wire [15:0] MAXIGP1AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32565.18-32565.30" *)
  output [7:0] MAXIGP1AWLEN;
  wire [7:0] MAXIGP1AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32566.12-32566.25" *)
  output MAXIGP1AWLOCK;
  wire MAXIGP1AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32567.18-32567.31" *)
  output [2:0] MAXIGP1AWPROT;
  wire [2:0] MAXIGP1AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32568.18-32568.30" *)
  output [3:0] MAXIGP1AWQOS;
  wire [3:0] MAXIGP1AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32981.11-32981.25" *)
  input MAXIGP1AWREADY;
  wire MAXIGP1AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32569.18-32569.31" *)
  output [2:0] MAXIGP1AWSIZE;
  wire [2:0] MAXIGP1AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32570.19-32570.32" *)
  output [15:0] MAXIGP1AWUSER;
  wire [15:0] MAXIGP1AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32571.12-32571.26" *)
  output MAXIGP1AWVALID;
  wire MAXIGP1AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32982.18-32982.28" *)
  input [15:0] MAXIGP1BID;
  wire [15:0] MAXIGP1BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32572.12-32572.25" *)
  output MAXIGP1BREADY;
  wire MAXIGP1BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32983.17-32983.29" *)
  input [1:0] MAXIGP1BRESP;
  wire [1:0] MAXIGP1BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32984.11-32984.24" *)
  input MAXIGP1BVALID;
  wire MAXIGP1BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32985.19-32985.31" *)
  input [127:0] MAXIGP1RDATA;
  wire [127:0] MAXIGP1RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32986.18-32986.28" *)
  input [15:0] MAXIGP1RID;
  wire [15:0] MAXIGP1RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32987.11-32987.23" *)
  input MAXIGP1RLAST;
  wire MAXIGP1RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32573.12-32573.25" *)
  output MAXIGP1RREADY;
  wire MAXIGP1RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32988.17-32988.29" *)
  input [1:0] MAXIGP1RRESP;
  wire [1:0] MAXIGP1RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32989.11-32989.24" *)
  input MAXIGP1RVALID;
  wire MAXIGP1RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32574.20-32574.32" *)
  output [127:0] MAXIGP1WDATA;
  wire [127:0] MAXIGP1WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32575.12-32575.24" *)
  output MAXIGP1WLAST;
  wire MAXIGP1WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32990.11-32990.24" *)
  input MAXIGP1WREADY;
  wire MAXIGP1WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32576.19-32576.31" *)
  output [15:0] MAXIGP1WSTRB;
  wire [15:0] MAXIGP1WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32577.12-32577.25" *)
  output MAXIGP1WVALID;
  wire MAXIGP1WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32991.11-32991.22" *)
  input MAXIGP2ACLK;
  wire MAXIGP2ACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32578.19-32578.32" *)
  output [39:0] MAXIGP2ARADDR;
  wire [39:0] MAXIGP2ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32579.18-32579.32" *)
  output [1:0] MAXIGP2ARBURST;
  wire [1:0] MAXIGP2ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32580.18-32580.32" *)
  output [3:0] MAXIGP2ARCACHE;
  wire [3:0] MAXIGP2ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32581.19-32581.30" *)
  output [15:0] MAXIGP2ARID;
  wire [15:0] MAXIGP2ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32582.18-32582.30" *)
  output [7:0] MAXIGP2ARLEN;
  wire [7:0] MAXIGP2ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32583.12-32583.25" *)
  output MAXIGP2ARLOCK;
  wire MAXIGP2ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32584.18-32584.31" *)
  output [2:0] MAXIGP2ARPROT;
  wire [2:0] MAXIGP2ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32585.18-32585.30" *)
  output [3:0] MAXIGP2ARQOS;
  wire [3:0] MAXIGP2ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32992.11-32992.25" *)
  input MAXIGP2ARREADY;
  wire MAXIGP2ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32586.18-32586.31" *)
  output [2:0] MAXIGP2ARSIZE;
  wire [2:0] MAXIGP2ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32587.19-32587.32" *)
  output [15:0] MAXIGP2ARUSER;
  wire [15:0] MAXIGP2ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32588.12-32588.26" *)
  output MAXIGP2ARVALID;
  wire MAXIGP2ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32589.19-32589.32" *)
  output [39:0] MAXIGP2AWADDR;
  wire [39:0] MAXIGP2AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32590.18-32590.32" *)
  output [1:0] MAXIGP2AWBURST;
  wire [1:0] MAXIGP2AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32591.18-32591.32" *)
  output [3:0] MAXIGP2AWCACHE;
  wire [3:0] MAXIGP2AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32592.19-32592.30" *)
  output [15:0] MAXIGP2AWID;
  wire [15:0] MAXIGP2AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32593.18-32593.30" *)
  output [7:0] MAXIGP2AWLEN;
  wire [7:0] MAXIGP2AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32594.12-32594.25" *)
  output MAXIGP2AWLOCK;
  wire MAXIGP2AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32595.18-32595.31" *)
  output [2:0] MAXIGP2AWPROT;
  wire [2:0] MAXIGP2AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32596.18-32596.30" *)
  output [3:0] MAXIGP2AWQOS;
  wire [3:0] MAXIGP2AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32993.11-32993.25" *)
  input MAXIGP2AWREADY;
  wire MAXIGP2AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32597.18-32597.31" *)
  output [2:0] MAXIGP2AWSIZE;
  wire [2:0] MAXIGP2AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32598.19-32598.32" *)
  output [15:0] MAXIGP2AWUSER;
  wire [15:0] MAXIGP2AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32599.12-32599.26" *)
  output MAXIGP2AWVALID;
  wire MAXIGP2AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32994.18-32994.28" *)
  input [15:0] MAXIGP2BID;
  wire [15:0] MAXIGP2BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32600.12-32600.25" *)
  output MAXIGP2BREADY;
  wire MAXIGP2BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32995.17-32995.29" *)
  input [1:0] MAXIGP2BRESP;
  wire [1:0] MAXIGP2BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32996.11-32996.24" *)
  input MAXIGP2BVALID;
  wire MAXIGP2BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32997.19-32997.31" *)
  input [127:0] MAXIGP2RDATA;
  wire [127:0] MAXIGP2RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32998.18-32998.28" *)
  input [15:0] MAXIGP2RID;
  wire [15:0] MAXIGP2RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32999.11-32999.23" *)
  input MAXIGP2RLAST;
  wire MAXIGP2RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32601.12-32601.25" *)
  output MAXIGP2RREADY;
  wire MAXIGP2RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33000.17-33000.29" *)
  input [1:0] MAXIGP2RRESP;
  wire [1:0] MAXIGP2RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33001.11-33001.24" *)
  input MAXIGP2RVALID;
  wire MAXIGP2RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32602.20-32602.32" *)
  output [127:0] MAXIGP2WDATA;
  wire [127:0] MAXIGP2WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32603.12-32603.24" *)
  output MAXIGP2WLAST;
  wire MAXIGP2WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33002.11-33002.24" *)
  input MAXIGP2WREADY;
  wire MAXIGP2WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32604.19-32604.31" *)
  output [15:0] MAXIGP2WSTRB;
  wire [15:0] MAXIGP2WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32605.12-32605.25" *)
  output MAXIGP2WVALID;
  wire MAXIGP2WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33003.11-33003.22" *)
  input NFIQ0LPDRPU;
  wire NFIQ0LPDRPU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33004.11-33004.22" *)
  input NFIQ1LPDRPU;
  wire NFIQ1LPDRPU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33005.11-33005.22" *)
  input NIRQ0LPDRPU;
  wire NIRQ0LPDRPU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33006.11-33006.22" *)
  input NIRQ1LPDRPU;
  wire NIRQ1LPDRPU;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32606.12-32606.21" *)
  output OSCRTCCLK;
  wire OSCRTCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33007.17-33007.28" *)
  input [7:0] PL2ADMACVLD;
  wire [7:0] PL2ADMACVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33008.17-33008.28" *)
  input [7:0] PL2ADMATACK;
  wire [7:0] PL2ADMATACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33009.17-33009.28" *)
  input [7:0] PL2GDMACVLD;
  wire [7:0] PL2GDMACVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33010.17-33010.28" *)
  input [7:0] PL2GDMATACK;
  wire [7:0] PL2GDMATACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33011.11-33011.19" *)
  input PLACECLK;
  wire PLACECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33012.11-33012.21" *)
  input PLACPINACT;
  wire PLACPINACT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32607.18-32607.23" *)
  output [3:0] PLCLK;
  wire [3:0] PLCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33013.17-33013.27" *)
  input [3:0] PLFPGASTOP;
  wire [3:0] PLFPGASTOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33014.17-33014.32" *)
  input [2:0] PLLAUXREFCLKFPD;
  wire [2:0] PLLAUXREFCLKFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33015.17-33015.32" *)
  input [1:0] PLLAUXREFCLKLPD;
  wire [1:0] PLLAUXREFCLKLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33016.18-33016.26" *)
  input [31:0] PLPMUGPI;
  wire [31:0] PLPMUGPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33017.17-33017.30" *)
  input [3:0] PLPSAPUGICFIQ;
  wire [3:0] PLPSAPUGICFIQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33018.17-33018.30" *)
  input [3:0] PLPSAPUGICIRQ;
  wire [3:0] PLPSAPUGICIRQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33019.11-33019.21" *)
  input PLPSEVENTI;
  wire PLPSEVENTI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33020.17-33020.25" *)
  input [7:0] PLPSIRQ0;
  wire [7:0] PLPSIRQ0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33021.17-33021.25" *)
  input [7:0] PLPSIRQ1;
  wire [7:0] PLPSIRQ1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33022.11-33022.23" *)
  input PLPSTRACECLK;
  wire PLPSTRACECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33023.17-33023.28" *)
  input [3:0] PLPSTRIGACK;
  wire [3:0] PLPSTRIGACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33024.17-33024.28" *)
  input [3:0] PLPSTRIGGER;
  wire [3:0] PLPSTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32608.12-32608.29" *)
  output PMUAIBAFIFMFPDREQ;
  wire PMUAIBAFIFMFPDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32609.12-32609.29" *)
  output PMUAIBAFIFMLPDREQ;
  wire PMUAIBAFIFMLPDREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33025.17-33025.31" *)
  input [3:0] PMUERRORFROMPL;
  wire [3:0] PMUERRORFROMPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32610.19-32610.31" *)
  output [46:0] PMUERRORTOPL;
  wire [46:0] PMUERRORTOPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32611.19-32611.27" *)
  output [31:0] PMUPLGPO;
  wire [31:0] PMUPLGPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32612.12-32612.22" *)
  output PSPLEVENTO;
  wire PSPLEVENTO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32613.19-32613.29" *)
  output [63:0] PSPLIRQFPD;
  wire [63:0] PSPLIRQFPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32614.19-32614.29" *)
  output [99:0] PSPLIRQLPD;
  wire [99:0] PSPLIRQLPD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32615.18-32615.32" *)
  output [3:0] PSPLSTANDBYWFE;
  wire [3:0] PSPLSTANDBYWFE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32616.18-32616.32" *)
  output [3:0] PSPLSTANDBYWFI;
  wire [3:0] PSPLSTANDBYWFI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32617.12-32617.24" *)
  output PSPLTRACECTL;
  wire PSPLTRACECTL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32618.19-32618.32" *)
  output [31:0] PSPLTRACEDATA;
  wire [31:0] PSPLTRACEDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32619.18-32619.29" *)
  output [3:0] PSPLTRIGACK;
  wire [3:0] PSPLTRIGACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32620.18-32620.29" *)
  output [3:0] PSPLTRIGGER;
  wire [3:0] PSPLTRIGGER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32767.17-32767.43" *)
  inout [3:0] PSS_ALTO_CORE_PAD_BOOTMODE;
  wire [3:0] PSS_ALTO_CORE_PAD_BOOTMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32768.11-32768.32" *)
  inout PSS_ALTO_CORE_PAD_CLK;
  wire PSS_ALTO_CORE_PAD_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32769.11-32769.34" *)
  inout PSS_ALTO_CORE_PAD_DONEB;
  wire PSS_ALTO_CORE_PAD_DONEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32770.18-32770.41" *)
  inout [17:0] PSS_ALTO_CORE_PAD_DRAMA;
  wire [17:0] PSS_ALTO_CORE_PAD_DRAMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32771.11-32771.37" *)
  inout PSS_ALTO_CORE_PAD_DRAMACTN;
  wire PSS_ALTO_CORE_PAD_DRAMACTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32772.11-32772.39" *)
  inout PSS_ALTO_CORE_PAD_DRAMALERTN;
  wire PSS_ALTO_CORE_PAD_DRAMALERTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32773.17-32773.41" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMBA;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMBA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32774.17-32774.41" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMBG;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMBG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32775.17-32775.41" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMCK;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32776.17-32776.42" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKE;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMCKE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32777.17-32777.42" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKN;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMCKN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32778.17-32778.42" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMCSN;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMCSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32779.17-32779.41" *)
  inout [8:0] PSS_ALTO_CORE_PAD_DRAMDM;
  wire [8:0] PSS_ALTO_CORE_PAD_DRAMDM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32780.18-32780.42" *)
  inout [71:0] PSS_ALTO_CORE_PAD_DRAMDQ;
  wire [71:0] PSS_ALTO_CORE_PAD_DRAMDQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32781.17-32781.42" *)
  inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQS;
  wire [8:0] PSS_ALTO_CORE_PAD_DRAMDQS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32782.17-32782.43" *)
  inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQSN;
  wire [8:0] PSS_ALTO_CORE_PAD_DRAMDQSN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32783.17-32783.42" *)
  inout [1:0] PSS_ALTO_CORE_PAD_DRAMODT;
  wire [1:0] PSS_ALTO_CORE_PAD_DRAMODT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32784.11-32784.39" *)
  inout PSS_ALTO_CORE_PAD_DRAMPARITY;
  wire PSS_ALTO_CORE_PAD_DRAMPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32785.11-32785.40" *)
  inout PSS_ALTO_CORE_PAD_DRAMRAMRSTN;
  wire PSS_ALTO_CORE_PAD_DRAMRAMRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32786.11-32786.37" *)
  inout PSS_ALTO_CORE_PAD_ERROROUT;
  wire PSS_ALTO_CORE_PAD_ERROROUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32787.11-32787.40" *)
  inout PSS_ALTO_CORE_PAD_ERRORSTATUS;
  wire PSS_ALTO_CORE_PAD_ERRORSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32788.11-32788.34" *)
  inout PSS_ALTO_CORE_PAD_INITB;
  wire PSS_ALTO_CORE_PAD_INITB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32789.11-32789.36" *)
  inout PSS_ALTO_CORE_PAD_JTAGTCK;
  wire PSS_ALTO_CORE_PAD_JTAGTCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32790.11-32790.36" *)
  inout PSS_ALTO_CORE_PAD_JTAGTDI;
  wire PSS_ALTO_CORE_PAD_JTAGTDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32791.11-32791.36" *)
  inout PSS_ALTO_CORE_PAD_JTAGTDO;
  wire PSS_ALTO_CORE_PAD_JTAGTDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32792.11-32792.36" *)
  inout PSS_ALTO_CORE_PAD_JTAGTMS;
  wire PSS_ALTO_CORE_PAD_JTAGTMS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33026.11-33026.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXN0IN;
  wire PSS_ALTO_CORE_PAD_MGTRXN0IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33027.11-33027.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXN1IN;
  wire PSS_ALTO_CORE_PAD_MGTRXN1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33028.11-33028.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXN2IN;
  wire PSS_ALTO_CORE_PAD_MGTRXN2IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33029.11-33029.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXN3IN;
  wire PSS_ALTO_CORE_PAD_MGTRXN3IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33030.11-33030.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXP0IN;
  wire PSS_ALTO_CORE_PAD_MGTRXP0IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33031.11-33031.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXP1IN;
  wire PSS_ALTO_CORE_PAD_MGTRXP1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33032.11-33032.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXP2IN;
  wire PSS_ALTO_CORE_PAD_MGTRXP2IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33033.11-33033.38" *)
  input PSS_ALTO_CORE_PAD_MGTRXP3IN;
  wire PSS_ALTO_CORE_PAD_MGTRXP3IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32621.12-32621.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXN0OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXN0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32622.12-32622.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXN1OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXN1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32623.12-32623.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXN2OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXN2OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32624.12-32624.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXN3OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXN3OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32625.12-32625.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXP0OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXP0OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32626.12-32626.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXP1OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXP1OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32627.12-32627.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXP2OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXP2OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32628.12-32628.40" *)
  output PSS_ALTO_CORE_PAD_MGTTXP3OUT;
  wire PSS_ALTO_CORE_PAD_MGTTXP3OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32793.18-32793.39" *)
  inout [77:0] PSS_ALTO_CORE_PAD_MIO;
  wire [77:0] PSS_ALTO_CORE_PAD_MIO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33034.11-33034.33" *)
  input PSS_ALTO_CORE_PAD_PADI;
  wire PSS_ALTO_CORE_PAD_PADI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32629.12-32629.34" *)
  output PSS_ALTO_CORE_PAD_PADO;
  wire PSS_ALTO_CORE_PAD_PADO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32794.11-32794.33" *)
  inout PSS_ALTO_CORE_PAD_PORB;
  wire PSS_ALTO_CORE_PAD_PORB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32795.11-32795.34" *)
  inout PSS_ALTO_CORE_PAD_PROGB;
  wire PSS_ALTO_CORE_PAD_PROGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32796.11-32796.40" *)
  inout PSS_ALTO_CORE_PAD_RCALIBINOUT;
  wire PSS_ALTO_CORE_PAD_RCALIBINOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33035.11-33035.36" *)
  input PSS_ALTO_CORE_PAD_REFN0IN;
  wire PSS_ALTO_CORE_PAD_REFN0IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33036.11-33036.36" *)
  input PSS_ALTO_CORE_PAD_REFN1IN;
  wire PSS_ALTO_CORE_PAD_REFN1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33037.11-33037.36" *)
  input PSS_ALTO_CORE_PAD_REFN2IN;
  wire PSS_ALTO_CORE_PAD_REFN2IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33038.11-33038.36" *)
  input PSS_ALTO_CORE_PAD_REFN3IN;
  wire PSS_ALTO_CORE_PAD_REFN3IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33039.11-33039.36" *)
  input PSS_ALTO_CORE_PAD_REFP0IN;
  wire PSS_ALTO_CORE_PAD_REFP0IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33040.11-33040.36" *)
  input PSS_ALTO_CORE_PAD_REFP1IN;
  wire PSS_ALTO_CORE_PAD_REFP1IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33041.11-33041.36" *)
  input PSS_ALTO_CORE_PAD_REFP2IN;
  wire PSS_ALTO_CORE_PAD_REFP2IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33042.11-33042.36" *)
  input PSS_ALTO_CORE_PAD_REFP3IN;
  wire PSS_ALTO_CORE_PAD_REFP3IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32797.11-32797.34" *)
  inout PSS_ALTO_CORE_PAD_SRSTB;
  wire PSS_ALTO_CORE_PAD_SRSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32798.11-32798.31" *)
  inout PSS_ALTO_CORE_PAD_ZQ;
  wire PSS_ALTO_CORE_PAD_ZQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33043.11-33043.21" *)
  input RPUEVENTI0;
  wire RPUEVENTI0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33044.11-33044.21" *)
  input RPUEVENTI1;
  wire RPUEVENTI1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32630.12-32630.22" *)
  output RPUEVENTO0;
  wire RPUEVENTO0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32631.12-32631.22" *)
  output RPUEVENTO1;
  wire RPUEVENTO1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32632.19-32632.32" *)
  output [43:0] SACEFPDACADDR;
  wire [43:0] SACEFPDACADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32633.18-32633.31" *)
  output [2:0] SACEFPDACPROT;
  wire [2:0] SACEFPDACPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33045.11-33045.25" *)
  input SACEFPDACREADY;
  wire SACEFPDACREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32634.18-32634.32" *)
  output [3:0] SACEFPDACSNOOP;
  wire [3:0] SACEFPDACSNOOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32635.12-32635.26" *)
  output SACEFPDACVALID;
  wire SACEFPDACVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33046.18-33046.31" *)
  input [43:0] SACEFPDARADDR;
  wire [43:0] SACEFPDARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33047.17-33047.29" *)
  input [1:0] SACEFPDARBAR;
  wire [1:0] SACEFPDARBAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33048.17-33048.31" *)
  input [1:0] SACEFPDARBURST;
  wire [1:0] SACEFPDARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33049.17-33049.31" *)
  input [3:0] SACEFPDARCACHE;
  wire [3:0] SACEFPDARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33050.17-33050.32" *)
  input [1:0] SACEFPDARDOMAIN;
  wire [1:0] SACEFPDARDOMAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33051.17-33051.28" *)
  input [5:0] SACEFPDARID;
  wire [5:0] SACEFPDARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33052.17-33052.29" *)
  input [7:0] SACEFPDARLEN;
  wire [7:0] SACEFPDARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33053.11-33053.24" *)
  input SACEFPDARLOCK;
  wire SACEFPDARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33054.17-33054.30" *)
  input [2:0] SACEFPDARPROT;
  wire [2:0] SACEFPDARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33055.17-33055.29" *)
  input [3:0] SACEFPDARQOS;
  wire [3:0] SACEFPDARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32636.12-32636.26" *)
  output SACEFPDARREADY;
  wire SACEFPDARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33056.17-33056.32" *)
  input [3:0] SACEFPDARREGION;
  wire [3:0] SACEFPDARREGION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33057.17-33057.30" *)
  input [2:0] SACEFPDARSIZE;
  wire [2:0] SACEFPDARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33058.17-33058.31" *)
  input [3:0] SACEFPDARSNOOP;
  wire [3:0] SACEFPDARSNOOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33059.18-33059.31" *)
  input [15:0] SACEFPDARUSER;
  wire [15:0] SACEFPDARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33060.11-33060.25" *)
  input SACEFPDARVALID;
  wire SACEFPDARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33061.18-33061.31" *)
  input [43:0] SACEFPDAWADDR;
  wire [43:0] SACEFPDAWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33062.17-33062.29" *)
  input [1:0] SACEFPDAWBAR;
  wire [1:0] SACEFPDAWBAR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33063.17-33063.31" *)
  input [1:0] SACEFPDAWBURST;
  wire [1:0] SACEFPDAWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33064.17-33064.31" *)
  input [3:0] SACEFPDAWCACHE;
  wire [3:0] SACEFPDAWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33065.17-33065.32" *)
  input [1:0] SACEFPDAWDOMAIN;
  wire [1:0] SACEFPDAWDOMAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33066.17-33066.28" *)
  input [5:0] SACEFPDAWID;
  wire [5:0] SACEFPDAWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33067.17-33067.29" *)
  input [7:0] SACEFPDAWLEN;
  wire [7:0] SACEFPDAWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33068.11-33068.24" *)
  input SACEFPDAWLOCK;
  wire SACEFPDAWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33069.17-33069.30" *)
  input [2:0] SACEFPDAWPROT;
  wire [2:0] SACEFPDAWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33070.17-33070.29" *)
  input [3:0] SACEFPDAWQOS;
  wire [3:0] SACEFPDAWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32637.12-32637.26" *)
  output SACEFPDAWREADY;
  wire SACEFPDAWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33071.17-33071.32" *)
  input [3:0] SACEFPDAWREGION;
  wire [3:0] SACEFPDAWREGION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33072.17-33072.30" *)
  input [2:0] SACEFPDAWSIZE;
  wire [2:0] SACEFPDAWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33073.17-33073.31" *)
  input [2:0] SACEFPDAWSNOOP;
  wire [2:0] SACEFPDAWSNOOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33074.18-33074.31" *)
  input [15:0] SACEFPDAWUSER;
  wire [15:0] SACEFPDAWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33075.11-33075.25" *)
  input SACEFPDAWVALID;
  wire SACEFPDAWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32638.18-32638.28" *)
  output [5:0] SACEFPDBID;
  wire [5:0] SACEFPDBID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33076.11-33076.24" *)
  input SACEFPDBREADY;
  wire SACEFPDBREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32639.18-32639.30" *)
  output [1:0] SACEFPDBRESP;
  wire [1:0] SACEFPDBRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32640.12-32640.24" *)
  output SACEFPDBUSER;
  wire SACEFPDBUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32641.12-32641.25" *)
  output SACEFPDBVALID;
  wire SACEFPDBVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33077.19-33077.32" *)
  input [127:0] SACEFPDCDDATA;
  wire [127:0] SACEFPDCDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33078.11-33078.24" *)
  input SACEFPDCDLAST;
  wire SACEFPDCDLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32642.12-32642.26" *)
  output SACEFPDCDREADY;
  wire SACEFPDCDREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33079.11-33079.25" *)
  input SACEFPDCDVALID;
  wire SACEFPDCDVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32643.12-32643.26" *)
  output SACEFPDCRREADY;
  wire SACEFPDCRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33080.17-33080.30" *)
  input [4:0] SACEFPDCRRESP;
  wire [4:0] SACEFPDCRRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33081.11-33081.25" *)
  input SACEFPDCRVALID;
  wire SACEFPDCRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33082.11-33082.22" *)
  input SACEFPDRACK;
  wire SACEFPDRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32644.20-32644.32" *)
  output [127:0] SACEFPDRDATA;
  wire [127:0] SACEFPDRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32645.18-32645.28" *)
  output [5:0] SACEFPDRID;
  wire [5:0] SACEFPDRID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32646.12-32646.24" *)
  output SACEFPDRLAST;
  wire SACEFPDRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33083.11-33083.24" *)
  input SACEFPDRREADY;
  wire SACEFPDRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32647.18-32647.30" *)
  output [3:0] SACEFPDRRESP;
  wire [3:0] SACEFPDRRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32648.12-32648.24" *)
  output SACEFPDRUSER;
  wire SACEFPDRUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32649.12-32649.25" *)
  output SACEFPDRVALID;
  wire SACEFPDRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33084.11-33084.22" *)
  input SACEFPDWACK;
  wire SACEFPDWACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33085.19-33085.31" *)
  input [127:0] SACEFPDWDATA;
  wire [127:0] SACEFPDWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33086.11-33086.23" *)
  input SACEFPDWLAST;
  wire SACEFPDWLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32650.12-32650.25" *)
  output SACEFPDWREADY;
  wire SACEFPDWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33087.18-33087.30" *)
  input [15:0] SACEFPDWSTRB;
  wire [15:0] SACEFPDWSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33088.11-33088.23" *)
  input SACEFPDWUSER;
  wire SACEFPDWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33089.11-33089.24" *)
  input SACEFPDWVALID;
  wire SACEFPDWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33090.11-33090.22" *)
  input SAXIACPACLK;
  wire SAXIACPACLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33091.18-33091.31" *)
  input [39:0] SAXIACPARADDR;
  wire [39:0] SAXIACPARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33092.17-33092.31" *)
  input [1:0] SAXIACPARBURST;
  wire [1:0] SAXIACPARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33093.17-33093.31" *)
  input [3:0] SAXIACPARCACHE;
  wire [3:0] SAXIACPARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33094.17-33094.28" *)
  input [4:0] SAXIACPARID;
  wire [4:0] SAXIACPARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33095.17-33095.29" *)
  input [7:0] SAXIACPARLEN;
  wire [7:0] SAXIACPARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33096.11-33096.24" *)
  input SAXIACPARLOCK;
  wire SAXIACPARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33097.17-33097.30" *)
  input [2:0] SAXIACPARPROT;
  wire [2:0] SAXIACPARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33098.17-33098.29" *)
  input [3:0] SAXIACPARQOS;
  wire [3:0] SAXIACPARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32651.12-32651.26" *)
  output SAXIACPARREADY;
  wire SAXIACPARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33099.17-33099.30" *)
  input [2:0] SAXIACPARSIZE;
  wire [2:0] SAXIACPARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33100.17-33100.30" *)
  input [1:0] SAXIACPARUSER;
  wire [1:0] SAXIACPARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33101.11-33101.25" *)
  input SAXIACPARVALID;
  wire SAXIACPARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33102.18-33102.31" *)
  input [39:0] SAXIACPAWADDR;
  wire [39:0] SAXIACPAWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33103.17-33103.31" *)
  input [1:0] SAXIACPAWBURST;
  wire [1:0] SAXIACPAWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33104.17-33104.31" *)
  input [3:0] SAXIACPAWCACHE;
  wire [3:0] SAXIACPAWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33105.17-33105.28" *)
  input [4:0] SAXIACPAWID;
  wire [4:0] SAXIACPAWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33106.17-33106.29" *)
  input [7:0] SAXIACPAWLEN;
  wire [7:0] SAXIACPAWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33107.11-33107.24" *)
  input SAXIACPAWLOCK;
  wire SAXIACPAWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33108.17-33108.30" *)
  input [2:0] SAXIACPAWPROT;
  wire [2:0] SAXIACPAWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33109.17-33109.29" *)
  input [3:0] SAXIACPAWQOS;
  wire [3:0] SAXIACPAWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32652.12-32652.26" *)
  output SAXIACPAWREADY;
  wire SAXIACPAWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33110.17-33110.30" *)
  input [2:0] SAXIACPAWSIZE;
  wire [2:0] SAXIACPAWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33111.17-33111.30" *)
  input [1:0] SAXIACPAWUSER;
  wire [1:0] SAXIACPAWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33112.11-33112.25" *)
  input SAXIACPAWVALID;
  wire SAXIACPAWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32653.18-32653.28" *)
  output [4:0] SAXIACPBID;
  wire [4:0] SAXIACPBID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33113.11-33113.24" *)
  input SAXIACPBREADY;
  wire SAXIACPBREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32654.18-32654.30" *)
  output [1:0] SAXIACPBRESP;
  wire [1:0] SAXIACPBRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32655.12-32655.25" *)
  output SAXIACPBVALID;
  wire SAXIACPBVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32656.20-32656.32" *)
  output [127:0] SAXIACPRDATA;
  wire [127:0] SAXIACPRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32657.18-32657.28" *)
  output [4:0] SAXIACPRID;
  wire [4:0] SAXIACPRID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32658.12-32658.24" *)
  output SAXIACPRLAST;
  wire SAXIACPRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33114.11-33114.24" *)
  input SAXIACPRREADY;
  wire SAXIACPRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32659.18-32659.30" *)
  output [1:0] SAXIACPRRESP;
  wire [1:0] SAXIACPRRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32660.12-32660.25" *)
  output SAXIACPRVALID;
  wire SAXIACPRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33115.19-33115.31" *)
  input [127:0] SAXIACPWDATA;
  wire [127:0] SAXIACPWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33116.11-33116.23" *)
  input SAXIACPWLAST;
  wire SAXIACPWLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32661.12-32661.25" *)
  output SAXIACPWREADY;
  wire SAXIACPWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33117.18-33117.30" *)
  input [15:0] SAXIACPWSTRB;
  wire [15:0] SAXIACPWSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33118.11-33118.24" *)
  input SAXIACPWVALID;
  wire SAXIACPWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33119.18-33119.31" *)
  input [48:0] SAXIGP0ARADDR;
  wire [48:0] SAXIGP0ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33120.17-33120.31" *)
  input [1:0] SAXIGP0ARBURST;
  wire [1:0] SAXIGP0ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33121.17-33121.31" *)
  input [3:0] SAXIGP0ARCACHE;
  wire [3:0] SAXIGP0ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33122.17-33122.28" *)
  input [5:0] SAXIGP0ARID;
  wire [5:0] SAXIGP0ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33123.17-33123.29" *)
  input [7:0] SAXIGP0ARLEN;
  wire [7:0] SAXIGP0ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33124.11-33124.24" *)
  input SAXIGP0ARLOCK;
  wire SAXIGP0ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33125.17-33125.30" *)
  input [2:0] SAXIGP0ARPROT;
  wire [2:0] SAXIGP0ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33126.17-33126.29" *)
  input [3:0] SAXIGP0ARQOS;
  wire [3:0] SAXIGP0ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32662.12-32662.26" *)
  output SAXIGP0ARREADY;
  wire SAXIGP0ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33127.17-33127.30" *)
  input [2:0] SAXIGP0ARSIZE;
  wire [2:0] SAXIGP0ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33128.11-33128.24" *)
  input SAXIGP0ARUSER;
  wire SAXIGP0ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33129.11-33129.25" *)
  input SAXIGP0ARVALID;
  wire SAXIGP0ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33130.18-33130.31" *)
  input [48:0] SAXIGP0AWADDR;
  wire [48:0] SAXIGP0AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33131.17-33131.31" *)
  input [1:0] SAXIGP0AWBURST;
  wire [1:0] SAXIGP0AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33132.17-33132.31" *)
  input [3:0] SAXIGP0AWCACHE;
  wire [3:0] SAXIGP0AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33133.17-33133.28" *)
  input [5:0] SAXIGP0AWID;
  wire [5:0] SAXIGP0AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33134.17-33134.29" *)
  input [7:0] SAXIGP0AWLEN;
  wire [7:0] SAXIGP0AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33135.11-33135.24" *)
  input SAXIGP0AWLOCK;
  wire SAXIGP0AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33136.17-33136.30" *)
  input [2:0] SAXIGP0AWPROT;
  wire [2:0] SAXIGP0AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33137.17-33137.29" *)
  input [3:0] SAXIGP0AWQOS;
  wire [3:0] SAXIGP0AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32663.12-32663.26" *)
  output SAXIGP0AWREADY;
  wire SAXIGP0AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33138.17-33138.30" *)
  input [2:0] SAXIGP0AWSIZE;
  wire [2:0] SAXIGP0AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33139.11-33139.24" *)
  input SAXIGP0AWUSER;
  wire SAXIGP0AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33140.11-33140.25" *)
  input SAXIGP0AWVALID;
  wire SAXIGP0AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32664.18-32664.28" *)
  output [5:0] SAXIGP0BID;
  wire [5:0] SAXIGP0BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33141.11-33141.24" *)
  input SAXIGP0BREADY;
  wire SAXIGP0BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32665.18-32665.30" *)
  output [1:0] SAXIGP0BRESP;
  wire [1:0] SAXIGP0BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32666.12-32666.25" *)
  output SAXIGP0BVALID;
  wire SAXIGP0BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32667.18-32667.32" *)
  output [3:0] SAXIGP0RACOUNT;
  wire [3:0] SAXIGP0RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33142.11-33142.22" *)
  input SAXIGP0RCLK;
  wire SAXIGP0RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32668.18-32668.31" *)
  output [7:0] SAXIGP0RCOUNT;
  wire [7:0] SAXIGP0RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32669.20-32669.32" *)
  output [127:0] SAXIGP0RDATA;
  wire [127:0] SAXIGP0RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32670.18-32670.28" *)
  output [5:0] SAXIGP0RID;
  wire [5:0] SAXIGP0RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32671.12-32671.24" *)
  output SAXIGP0RLAST;
  wire SAXIGP0RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33143.11-33143.24" *)
  input SAXIGP0RREADY;
  wire SAXIGP0RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32672.18-32672.30" *)
  output [1:0] SAXIGP0RRESP;
  wire [1:0] SAXIGP0RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32673.12-32673.25" *)
  output SAXIGP0RVALID;
  wire SAXIGP0RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32674.18-32674.32" *)
  output [3:0] SAXIGP0WACOUNT;
  wire [3:0] SAXIGP0WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33144.11-33144.22" *)
  input SAXIGP0WCLK;
  wire SAXIGP0WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32675.18-32675.31" *)
  output [7:0] SAXIGP0WCOUNT;
  wire [7:0] SAXIGP0WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33145.19-33145.31" *)
  input [127:0] SAXIGP0WDATA;
  wire [127:0] SAXIGP0WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33146.11-33146.23" *)
  input SAXIGP0WLAST;
  wire SAXIGP0WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32676.12-32676.25" *)
  output SAXIGP0WREADY;
  wire SAXIGP0WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33147.18-33147.30" *)
  input [15:0] SAXIGP0WSTRB;
  wire [15:0] SAXIGP0WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33148.11-33148.24" *)
  input SAXIGP0WVALID;
  wire SAXIGP0WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33149.18-33149.31" *)
  input [48:0] SAXIGP1ARADDR;
  wire [48:0] SAXIGP1ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33150.17-33150.31" *)
  input [1:0] SAXIGP1ARBURST;
  wire [1:0] SAXIGP1ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33151.17-33151.31" *)
  input [3:0] SAXIGP1ARCACHE;
  wire [3:0] SAXIGP1ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33152.17-33152.28" *)
  input [5:0] SAXIGP1ARID;
  wire [5:0] SAXIGP1ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33153.17-33153.29" *)
  input [7:0] SAXIGP1ARLEN;
  wire [7:0] SAXIGP1ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33154.11-33154.24" *)
  input SAXIGP1ARLOCK;
  wire SAXIGP1ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33155.17-33155.30" *)
  input [2:0] SAXIGP1ARPROT;
  wire [2:0] SAXIGP1ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33156.17-33156.29" *)
  input [3:0] SAXIGP1ARQOS;
  wire [3:0] SAXIGP1ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32677.12-32677.26" *)
  output SAXIGP1ARREADY;
  wire SAXIGP1ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33157.17-33157.30" *)
  input [2:0] SAXIGP1ARSIZE;
  wire [2:0] SAXIGP1ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33158.11-33158.24" *)
  input SAXIGP1ARUSER;
  wire SAXIGP1ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33159.11-33159.25" *)
  input SAXIGP1ARVALID;
  wire SAXIGP1ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33160.18-33160.31" *)
  input [48:0] SAXIGP1AWADDR;
  wire [48:0] SAXIGP1AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33161.17-33161.31" *)
  input [1:0] SAXIGP1AWBURST;
  wire [1:0] SAXIGP1AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33162.17-33162.31" *)
  input [3:0] SAXIGP1AWCACHE;
  wire [3:0] SAXIGP1AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33163.17-33163.28" *)
  input [5:0] SAXIGP1AWID;
  wire [5:0] SAXIGP1AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33164.17-33164.29" *)
  input [7:0] SAXIGP1AWLEN;
  wire [7:0] SAXIGP1AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33165.11-33165.24" *)
  input SAXIGP1AWLOCK;
  wire SAXIGP1AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33166.17-33166.30" *)
  input [2:0] SAXIGP1AWPROT;
  wire [2:0] SAXIGP1AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33167.17-33167.29" *)
  input [3:0] SAXIGP1AWQOS;
  wire [3:0] SAXIGP1AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32678.12-32678.26" *)
  output SAXIGP1AWREADY;
  wire SAXIGP1AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33168.17-33168.30" *)
  input [2:0] SAXIGP1AWSIZE;
  wire [2:0] SAXIGP1AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33169.11-33169.24" *)
  input SAXIGP1AWUSER;
  wire SAXIGP1AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33170.11-33170.25" *)
  input SAXIGP1AWVALID;
  wire SAXIGP1AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32679.18-32679.28" *)
  output [5:0] SAXIGP1BID;
  wire [5:0] SAXIGP1BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33171.11-33171.24" *)
  input SAXIGP1BREADY;
  wire SAXIGP1BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32680.18-32680.30" *)
  output [1:0] SAXIGP1BRESP;
  wire [1:0] SAXIGP1BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32681.12-32681.25" *)
  output SAXIGP1BVALID;
  wire SAXIGP1BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32682.18-32682.32" *)
  output [3:0] SAXIGP1RACOUNT;
  wire [3:0] SAXIGP1RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33172.11-33172.22" *)
  input SAXIGP1RCLK;
  wire SAXIGP1RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32683.18-32683.31" *)
  output [7:0] SAXIGP1RCOUNT;
  wire [7:0] SAXIGP1RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32684.20-32684.32" *)
  output [127:0] SAXIGP1RDATA;
  wire [127:0] SAXIGP1RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32685.18-32685.28" *)
  output [5:0] SAXIGP1RID;
  wire [5:0] SAXIGP1RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32686.12-32686.24" *)
  output SAXIGP1RLAST;
  wire SAXIGP1RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33173.11-33173.24" *)
  input SAXIGP1RREADY;
  wire SAXIGP1RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32687.18-32687.30" *)
  output [1:0] SAXIGP1RRESP;
  wire [1:0] SAXIGP1RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32688.12-32688.25" *)
  output SAXIGP1RVALID;
  wire SAXIGP1RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32689.18-32689.32" *)
  output [3:0] SAXIGP1WACOUNT;
  wire [3:0] SAXIGP1WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33174.11-33174.22" *)
  input SAXIGP1WCLK;
  wire SAXIGP1WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32690.18-32690.31" *)
  output [7:0] SAXIGP1WCOUNT;
  wire [7:0] SAXIGP1WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33175.19-33175.31" *)
  input [127:0] SAXIGP1WDATA;
  wire [127:0] SAXIGP1WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33176.11-33176.23" *)
  input SAXIGP1WLAST;
  wire SAXIGP1WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32691.12-32691.25" *)
  output SAXIGP1WREADY;
  wire SAXIGP1WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33177.18-33177.30" *)
  input [15:0] SAXIGP1WSTRB;
  wire [15:0] SAXIGP1WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33178.11-33178.24" *)
  input SAXIGP1WVALID;
  wire SAXIGP1WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33179.18-33179.31" *)
  input [48:0] SAXIGP2ARADDR;
  wire [48:0] SAXIGP2ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33180.17-33180.31" *)
  input [1:0] SAXIGP2ARBURST;
  wire [1:0] SAXIGP2ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33181.17-33181.31" *)
  input [3:0] SAXIGP2ARCACHE;
  wire [3:0] SAXIGP2ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33182.17-33182.28" *)
  input [5:0] SAXIGP2ARID;
  wire [5:0] SAXIGP2ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33183.17-33183.29" *)
  input [7:0] SAXIGP2ARLEN;
  wire [7:0] SAXIGP2ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33184.11-33184.24" *)
  input SAXIGP2ARLOCK;
  wire SAXIGP2ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33185.17-33185.30" *)
  input [2:0] SAXIGP2ARPROT;
  wire [2:0] SAXIGP2ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33186.17-33186.29" *)
  input [3:0] SAXIGP2ARQOS;
  wire [3:0] SAXIGP2ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32692.12-32692.26" *)
  output SAXIGP2ARREADY;
  wire SAXIGP2ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33187.17-33187.30" *)
  input [2:0] SAXIGP2ARSIZE;
  wire [2:0] SAXIGP2ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33188.11-33188.24" *)
  input SAXIGP2ARUSER;
  wire SAXIGP2ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33189.11-33189.25" *)
  input SAXIGP2ARVALID;
  wire SAXIGP2ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33190.18-33190.31" *)
  input [48:0] SAXIGP2AWADDR;
  wire [48:0] SAXIGP2AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33191.17-33191.31" *)
  input [1:0] SAXIGP2AWBURST;
  wire [1:0] SAXIGP2AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33192.17-33192.31" *)
  input [3:0] SAXIGP2AWCACHE;
  wire [3:0] SAXIGP2AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33193.17-33193.28" *)
  input [5:0] SAXIGP2AWID;
  wire [5:0] SAXIGP2AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33194.17-33194.29" *)
  input [7:0] SAXIGP2AWLEN;
  wire [7:0] SAXIGP2AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33195.11-33195.24" *)
  input SAXIGP2AWLOCK;
  wire SAXIGP2AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33196.17-33196.30" *)
  input [2:0] SAXIGP2AWPROT;
  wire [2:0] SAXIGP2AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33197.17-33197.29" *)
  input [3:0] SAXIGP2AWQOS;
  wire [3:0] SAXIGP2AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32693.12-32693.26" *)
  output SAXIGP2AWREADY;
  wire SAXIGP2AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33198.17-33198.30" *)
  input [2:0] SAXIGP2AWSIZE;
  wire [2:0] SAXIGP2AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33199.11-33199.24" *)
  input SAXIGP2AWUSER;
  wire SAXIGP2AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33200.11-33200.25" *)
  input SAXIGP2AWVALID;
  wire SAXIGP2AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32694.18-32694.28" *)
  output [5:0] SAXIGP2BID;
  wire [5:0] SAXIGP2BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33201.11-33201.24" *)
  input SAXIGP2BREADY;
  wire SAXIGP2BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32695.18-32695.30" *)
  output [1:0] SAXIGP2BRESP;
  wire [1:0] SAXIGP2BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32696.12-32696.25" *)
  output SAXIGP2BVALID;
  wire SAXIGP2BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32697.18-32697.32" *)
  output [3:0] SAXIGP2RACOUNT;
  wire [3:0] SAXIGP2RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33202.11-33202.22" *)
  input SAXIGP2RCLK;
  wire SAXIGP2RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32698.18-32698.31" *)
  output [7:0] SAXIGP2RCOUNT;
  wire [7:0] SAXIGP2RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32699.20-32699.32" *)
  output [127:0] SAXIGP2RDATA;
  wire [127:0] SAXIGP2RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32700.18-32700.28" *)
  output [5:0] SAXIGP2RID;
  wire [5:0] SAXIGP2RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32701.12-32701.24" *)
  output SAXIGP2RLAST;
  wire SAXIGP2RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33203.11-33203.24" *)
  input SAXIGP2RREADY;
  wire SAXIGP2RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32702.18-32702.30" *)
  output [1:0] SAXIGP2RRESP;
  wire [1:0] SAXIGP2RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32703.12-32703.25" *)
  output SAXIGP2RVALID;
  wire SAXIGP2RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32704.18-32704.32" *)
  output [3:0] SAXIGP2WACOUNT;
  wire [3:0] SAXIGP2WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33204.11-33204.22" *)
  input SAXIGP2WCLK;
  wire SAXIGP2WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32705.18-32705.31" *)
  output [7:0] SAXIGP2WCOUNT;
  wire [7:0] SAXIGP2WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33205.19-33205.31" *)
  input [127:0] SAXIGP2WDATA;
  wire [127:0] SAXIGP2WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33206.11-33206.23" *)
  input SAXIGP2WLAST;
  wire SAXIGP2WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32706.12-32706.25" *)
  output SAXIGP2WREADY;
  wire SAXIGP2WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33207.18-33207.30" *)
  input [15:0] SAXIGP2WSTRB;
  wire [15:0] SAXIGP2WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33208.11-33208.24" *)
  input SAXIGP2WVALID;
  wire SAXIGP2WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33209.18-33209.31" *)
  input [48:0] SAXIGP3ARADDR;
  wire [48:0] SAXIGP3ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33210.17-33210.31" *)
  input [1:0] SAXIGP3ARBURST;
  wire [1:0] SAXIGP3ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33211.17-33211.31" *)
  input [3:0] SAXIGP3ARCACHE;
  wire [3:0] SAXIGP3ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33212.17-33212.28" *)
  input [5:0] SAXIGP3ARID;
  wire [5:0] SAXIGP3ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33213.17-33213.29" *)
  input [7:0] SAXIGP3ARLEN;
  wire [7:0] SAXIGP3ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33214.11-33214.24" *)
  input SAXIGP3ARLOCK;
  wire SAXIGP3ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33215.17-33215.30" *)
  input [2:0] SAXIGP3ARPROT;
  wire [2:0] SAXIGP3ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33216.17-33216.29" *)
  input [3:0] SAXIGP3ARQOS;
  wire [3:0] SAXIGP3ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32707.12-32707.26" *)
  output SAXIGP3ARREADY;
  wire SAXIGP3ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33217.17-33217.30" *)
  input [2:0] SAXIGP3ARSIZE;
  wire [2:0] SAXIGP3ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33218.11-33218.24" *)
  input SAXIGP3ARUSER;
  wire SAXIGP3ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33219.11-33219.25" *)
  input SAXIGP3ARVALID;
  wire SAXIGP3ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33220.18-33220.31" *)
  input [48:0] SAXIGP3AWADDR;
  wire [48:0] SAXIGP3AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33221.17-33221.31" *)
  input [1:0] SAXIGP3AWBURST;
  wire [1:0] SAXIGP3AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33222.17-33222.31" *)
  input [3:0] SAXIGP3AWCACHE;
  wire [3:0] SAXIGP3AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33223.17-33223.28" *)
  input [5:0] SAXIGP3AWID;
  wire [5:0] SAXIGP3AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33224.17-33224.29" *)
  input [7:0] SAXIGP3AWLEN;
  wire [7:0] SAXIGP3AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33225.11-33225.24" *)
  input SAXIGP3AWLOCK;
  wire SAXIGP3AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33226.17-33226.30" *)
  input [2:0] SAXIGP3AWPROT;
  wire [2:0] SAXIGP3AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33227.17-33227.29" *)
  input [3:0] SAXIGP3AWQOS;
  wire [3:0] SAXIGP3AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32708.12-32708.26" *)
  output SAXIGP3AWREADY;
  wire SAXIGP3AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33228.17-33228.30" *)
  input [2:0] SAXIGP3AWSIZE;
  wire [2:0] SAXIGP3AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33229.11-33229.24" *)
  input SAXIGP3AWUSER;
  wire SAXIGP3AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33230.11-33230.25" *)
  input SAXIGP3AWVALID;
  wire SAXIGP3AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32709.18-32709.28" *)
  output [5:0] SAXIGP3BID;
  wire [5:0] SAXIGP3BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33231.11-33231.24" *)
  input SAXIGP3BREADY;
  wire SAXIGP3BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32710.18-32710.30" *)
  output [1:0] SAXIGP3BRESP;
  wire [1:0] SAXIGP3BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32711.12-32711.25" *)
  output SAXIGP3BVALID;
  wire SAXIGP3BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32712.18-32712.32" *)
  output [3:0] SAXIGP3RACOUNT;
  wire [3:0] SAXIGP3RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33232.11-33232.22" *)
  input SAXIGP3RCLK;
  wire SAXIGP3RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32713.18-32713.31" *)
  output [7:0] SAXIGP3RCOUNT;
  wire [7:0] SAXIGP3RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32714.20-32714.32" *)
  output [127:0] SAXIGP3RDATA;
  wire [127:0] SAXIGP3RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32715.18-32715.28" *)
  output [5:0] SAXIGP3RID;
  wire [5:0] SAXIGP3RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32716.12-32716.24" *)
  output SAXIGP3RLAST;
  wire SAXIGP3RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33233.11-33233.24" *)
  input SAXIGP3RREADY;
  wire SAXIGP3RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32717.18-32717.30" *)
  output [1:0] SAXIGP3RRESP;
  wire [1:0] SAXIGP3RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32718.12-32718.25" *)
  output SAXIGP3RVALID;
  wire SAXIGP3RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32719.18-32719.32" *)
  output [3:0] SAXIGP3WACOUNT;
  wire [3:0] SAXIGP3WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33234.11-33234.22" *)
  input SAXIGP3WCLK;
  wire SAXIGP3WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32720.18-32720.31" *)
  output [7:0] SAXIGP3WCOUNT;
  wire [7:0] SAXIGP3WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33235.19-33235.31" *)
  input [127:0] SAXIGP3WDATA;
  wire [127:0] SAXIGP3WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33236.11-33236.23" *)
  input SAXIGP3WLAST;
  wire SAXIGP3WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32721.12-32721.25" *)
  output SAXIGP3WREADY;
  wire SAXIGP3WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33237.18-33237.30" *)
  input [15:0] SAXIGP3WSTRB;
  wire [15:0] SAXIGP3WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33238.11-33238.24" *)
  input SAXIGP3WVALID;
  wire SAXIGP3WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33239.18-33239.31" *)
  input [48:0] SAXIGP4ARADDR;
  wire [48:0] SAXIGP4ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33240.17-33240.31" *)
  input [1:0] SAXIGP4ARBURST;
  wire [1:0] SAXIGP4ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33241.17-33241.31" *)
  input [3:0] SAXIGP4ARCACHE;
  wire [3:0] SAXIGP4ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33242.17-33242.28" *)
  input [5:0] SAXIGP4ARID;
  wire [5:0] SAXIGP4ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33243.17-33243.29" *)
  input [7:0] SAXIGP4ARLEN;
  wire [7:0] SAXIGP4ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33244.11-33244.24" *)
  input SAXIGP4ARLOCK;
  wire SAXIGP4ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33245.17-33245.30" *)
  input [2:0] SAXIGP4ARPROT;
  wire [2:0] SAXIGP4ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33246.17-33246.29" *)
  input [3:0] SAXIGP4ARQOS;
  wire [3:0] SAXIGP4ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32722.12-32722.26" *)
  output SAXIGP4ARREADY;
  wire SAXIGP4ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33247.17-33247.30" *)
  input [2:0] SAXIGP4ARSIZE;
  wire [2:0] SAXIGP4ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33248.11-33248.24" *)
  input SAXIGP4ARUSER;
  wire SAXIGP4ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33249.11-33249.25" *)
  input SAXIGP4ARVALID;
  wire SAXIGP4ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33250.18-33250.31" *)
  input [48:0] SAXIGP4AWADDR;
  wire [48:0] SAXIGP4AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33251.17-33251.31" *)
  input [1:0] SAXIGP4AWBURST;
  wire [1:0] SAXIGP4AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33252.17-33252.31" *)
  input [3:0] SAXIGP4AWCACHE;
  wire [3:0] SAXIGP4AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33253.17-33253.28" *)
  input [5:0] SAXIGP4AWID;
  wire [5:0] SAXIGP4AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33254.17-33254.29" *)
  input [7:0] SAXIGP4AWLEN;
  wire [7:0] SAXIGP4AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33255.11-33255.24" *)
  input SAXIGP4AWLOCK;
  wire SAXIGP4AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33256.17-33256.30" *)
  input [2:0] SAXIGP4AWPROT;
  wire [2:0] SAXIGP4AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33257.17-33257.29" *)
  input [3:0] SAXIGP4AWQOS;
  wire [3:0] SAXIGP4AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32723.12-32723.26" *)
  output SAXIGP4AWREADY;
  wire SAXIGP4AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33258.17-33258.30" *)
  input [2:0] SAXIGP4AWSIZE;
  wire [2:0] SAXIGP4AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33259.11-33259.24" *)
  input SAXIGP4AWUSER;
  wire SAXIGP4AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33260.11-33260.25" *)
  input SAXIGP4AWVALID;
  wire SAXIGP4AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32724.18-32724.28" *)
  output [5:0] SAXIGP4BID;
  wire [5:0] SAXIGP4BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33261.11-33261.24" *)
  input SAXIGP4BREADY;
  wire SAXIGP4BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32725.18-32725.30" *)
  output [1:0] SAXIGP4BRESP;
  wire [1:0] SAXIGP4BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32726.12-32726.25" *)
  output SAXIGP4BVALID;
  wire SAXIGP4BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32727.18-32727.32" *)
  output [3:0] SAXIGP4RACOUNT;
  wire [3:0] SAXIGP4RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33262.11-33262.22" *)
  input SAXIGP4RCLK;
  wire SAXIGP4RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32728.18-32728.31" *)
  output [7:0] SAXIGP4RCOUNT;
  wire [7:0] SAXIGP4RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32729.20-32729.32" *)
  output [127:0] SAXIGP4RDATA;
  wire [127:0] SAXIGP4RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32730.18-32730.28" *)
  output [5:0] SAXIGP4RID;
  wire [5:0] SAXIGP4RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32731.12-32731.24" *)
  output SAXIGP4RLAST;
  wire SAXIGP4RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33263.11-33263.24" *)
  input SAXIGP4RREADY;
  wire SAXIGP4RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32732.18-32732.30" *)
  output [1:0] SAXIGP4RRESP;
  wire [1:0] SAXIGP4RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32733.12-32733.25" *)
  output SAXIGP4RVALID;
  wire SAXIGP4RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32734.18-32734.32" *)
  output [3:0] SAXIGP4WACOUNT;
  wire [3:0] SAXIGP4WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33264.11-33264.22" *)
  input SAXIGP4WCLK;
  wire SAXIGP4WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32735.18-32735.31" *)
  output [7:0] SAXIGP4WCOUNT;
  wire [7:0] SAXIGP4WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33265.19-33265.31" *)
  input [127:0] SAXIGP4WDATA;
  wire [127:0] SAXIGP4WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33266.11-33266.23" *)
  input SAXIGP4WLAST;
  wire SAXIGP4WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32736.12-32736.25" *)
  output SAXIGP4WREADY;
  wire SAXIGP4WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33267.18-33267.30" *)
  input [15:0] SAXIGP4WSTRB;
  wire [15:0] SAXIGP4WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33268.11-33268.24" *)
  input SAXIGP4WVALID;
  wire SAXIGP4WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33269.18-33269.31" *)
  input [48:0] SAXIGP5ARADDR;
  wire [48:0] SAXIGP5ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33270.17-33270.31" *)
  input [1:0] SAXIGP5ARBURST;
  wire [1:0] SAXIGP5ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33271.17-33271.31" *)
  input [3:0] SAXIGP5ARCACHE;
  wire [3:0] SAXIGP5ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33272.17-33272.28" *)
  input [5:0] SAXIGP5ARID;
  wire [5:0] SAXIGP5ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33273.17-33273.29" *)
  input [7:0] SAXIGP5ARLEN;
  wire [7:0] SAXIGP5ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33274.11-33274.24" *)
  input SAXIGP5ARLOCK;
  wire SAXIGP5ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33275.17-33275.30" *)
  input [2:0] SAXIGP5ARPROT;
  wire [2:0] SAXIGP5ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33276.17-33276.29" *)
  input [3:0] SAXIGP5ARQOS;
  wire [3:0] SAXIGP5ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32737.12-32737.26" *)
  output SAXIGP5ARREADY;
  wire SAXIGP5ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33277.17-33277.30" *)
  input [2:0] SAXIGP5ARSIZE;
  wire [2:0] SAXIGP5ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33278.11-33278.24" *)
  input SAXIGP5ARUSER;
  wire SAXIGP5ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33279.11-33279.25" *)
  input SAXIGP5ARVALID;
  wire SAXIGP5ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33280.18-33280.31" *)
  input [48:0] SAXIGP5AWADDR;
  wire [48:0] SAXIGP5AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33281.17-33281.31" *)
  input [1:0] SAXIGP5AWBURST;
  wire [1:0] SAXIGP5AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33282.17-33282.31" *)
  input [3:0] SAXIGP5AWCACHE;
  wire [3:0] SAXIGP5AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33283.17-33283.28" *)
  input [5:0] SAXIGP5AWID;
  wire [5:0] SAXIGP5AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33284.17-33284.29" *)
  input [7:0] SAXIGP5AWLEN;
  wire [7:0] SAXIGP5AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33285.11-33285.24" *)
  input SAXIGP5AWLOCK;
  wire SAXIGP5AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33286.17-33286.30" *)
  input [2:0] SAXIGP5AWPROT;
  wire [2:0] SAXIGP5AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33287.17-33287.29" *)
  input [3:0] SAXIGP5AWQOS;
  wire [3:0] SAXIGP5AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32738.12-32738.26" *)
  output SAXIGP5AWREADY;
  wire SAXIGP5AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33288.17-33288.30" *)
  input [2:0] SAXIGP5AWSIZE;
  wire [2:0] SAXIGP5AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33289.11-33289.24" *)
  input SAXIGP5AWUSER;
  wire SAXIGP5AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33290.11-33290.25" *)
  input SAXIGP5AWVALID;
  wire SAXIGP5AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32739.18-32739.28" *)
  output [5:0] SAXIGP5BID;
  wire [5:0] SAXIGP5BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33291.11-33291.24" *)
  input SAXIGP5BREADY;
  wire SAXIGP5BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32740.18-32740.30" *)
  output [1:0] SAXIGP5BRESP;
  wire [1:0] SAXIGP5BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32741.12-32741.25" *)
  output SAXIGP5BVALID;
  wire SAXIGP5BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32742.18-32742.32" *)
  output [3:0] SAXIGP5RACOUNT;
  wire [3:0] SAXIGP5RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33292.11-33292.22" *)
  input SAXIGP5RCLK;
  wire SAXIGP5RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32743.18-32743.31" *)
  output [7:0] SAXIGP5RCOUNT;
  wire [7:0] SAXIGP5RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32744.20-32744.32" *)
  output [127:0] SAXIGP5RDATA;
  wire [127:0] SAXIGP5RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32745.18-32745.28" *)
  output [5:0] SAXIGP5RID;
  wire [5:0] SAXIGP5RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32746.12-32746.24" *)
  output SAXIGP5RLAST;
  wire SAXIGP5RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33293.11-33293.24" *)
  input SAXIGP5RREADY;
  wire SAXIGP5RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32747.18-32747.30" *)
  output [1:0] SAXIGP5RRESP;
  wire [1:0] SAXIGP5RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32748.12-32748.25" *)
  output SAXIGP5RVALID;
  wire SAXIGP5RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32749.18-32749.32" *)
  output [3:0] SAXIGP5WACOUNT;
  wire [3:0] SAXIGP5WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33294.11-33294.22" *)
  input SAXIGP5WCLK;
  wire SAXIGP5WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32750.18-32750.31" *)
  output [7:0] SAXIGP5WCOUNT;
  wire [7:0] SAXIGP5WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33295.19-33295.31" *)
  input [127:0] SAXIGP5WDATA;
  wire [127:0] SAXIGP5WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33296.11-33296.23" *)
  input SAXIGP5WLAST;
  wire SAXIGP5WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32751.12-32751.25" *)
  output SAXIGP5WREADY;
  wire SAXIGP5WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33297.18-33297.30" *)
  input [15:0] SAXIGP5WSTRB;
  wire [15:0] SAXIGP5WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33298.11-33298.24" *)
  input SAXIGP5WVALID;
  wire SAXIGP5WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33299.18-33299.31" *)
  input [48:0] SAXIGP6ARADDR;
  wire [48:0] SAXIGP6ARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33300.17-33300.31" *)
  input [1:0] SAXIGP6ARBURST;
  wire [1:0] SAXIGP6ARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33301.17-33301.31" *)
  input [3:0] SAXIGP6ARCACHE;
  wire [3:0] SAXIGP6ARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33302.17-33302.28" *)
  input [5:0] SAXIGP6ARID;
  wire [5:0] SAXIGP6ARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33303.17-33303.29" *)
  input [7:0] SAXIGP6ARLEN;
  wire [7:0] SAXIGP6ARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33304.11-33304.24" *)
  input SAXIGP6ARLOCK;
  wire SAXIGP6ARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33305.17-33305.30" *)
  input [2:0] SAXIGP6ARPROT;
  wire [2:0] SAXIGP6ARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33306.17-33306.29" *)
  input [3:0] SAXIGP6ARQOS;
  wire [3:0] SAXIGP6ARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32752.12-32752.26" *)
  output SAXIGP6ARREADY;
  wire SAXIGP6ARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33307.17-33307.30" *)
  input [2:0] SAXIGP6ARSIZE;
  wire [2:0] SAXIGP6ARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33308.11-33308.24" *)
  input SAXIGP6ARUSER;
  wire SAXIGP6ARUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33309.11-33309.25" *)
  input SAXIGP6ARVALID;
  wire SAXIGP6ARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33310.18-33310.31" *)
  input [48:0] SAXIGP6AWADDR;
  wire [48:0] SAXIGP6AWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33311.17-33311.31" *)
  input [1:0] SAXIGP6AWBURST;
  wire [1:0] SAXIGP6AWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33312.17-33312.31" *)
  input [3:0] SAXIGP6AWCACHE;
  wire [3:0] SAXIGP6AWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33313.17-33313.28" *)
  input [5:0] SAXIGP6AWID;
  wire [5:0] SAXIGP6AWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33314.17-33314.29" *)
  input [7:0] SAXIGP6AWLEN;
  wire [7:0] SAXIGP6AWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33315.11-33315.24" *)
  input SAXIGP6AWLOCK;
  wire SAXIGP6AWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33316.17-33316.30" *)
  input [2:0] SAXIGP6AWPROT;
  wire [2:0] SAXIGP6AWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33317.17-33317.29" *)
  input [3:0] SAXIGP6AWQOS;
  wire [3:0] SAXIGP6AWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32753.12-32753.26" *)
  output SAXIGP6AWREADY;
  wire SAXIGP6AWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33318.17-33318.30" *)
  input [2:0] SAXIGP6AWSIZE;
  wire [2:0] SAXIGP6AWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33319.11-33319.24" *)
  input SAXIGP6AWUSER;
  wire SAXIGP6AWUSER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33320.11-33320.25" *)
  input SAXIGP6AWVALID;
  wire SAXIGP6AWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32754.18-32754.28" *)
  output [5:0] SAXIGP6BID;
  wire [5:0] SAXIGP6BID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33321.11-33321.24" *)
  input SAXIGP6BREADY;
  wire SAXIGP6BREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32755.18-32755.30" *)
  output [1:0] SAXIGP6BRESP;
  wire [1:0] SAXIGP6BRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32756.12-32756.25" *)
  output SAXIGP6BVALID;
  wire SAXIGP6BVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32757.18-32757.32" *)
  output [3:0] SAXIGP6RACOUNT;
  wire [3:0] SAXIGP6RACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33322.11-33322.22" *)
  input SAXIGP6RCLK;
  wire SAXIGP6RCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32758.18-32758.31" *)
  output [7:0] SAXIGP6RCOUNT;
  wire [7:0] SAXIGP6RCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32759.20-32759.32" *)
  output [127:0] SAXIGP6RDATA;
  wire [127:0] SAXIGP6RDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32760.18-32760.28" *)
  output [5:0] SAXIGP6RID;
  wire [5:0] SAXIGP6RID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32761.12-32761.24" *)
  output SAXIGP6RLAST;
  wire SAXIGP6RLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33323.11-33323.24" *)
  input SAXIGP6RREADY;
  wire SAXIGP6RREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32762.18-32762.30" *)
  output [1:0] SAXIGP6RRESP;
  wire [1:0] SAXIGP6RRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32763.12-32763.25" *)
  output SAXIGP6RVALID;
  wire SAXIGP6RVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32764.18-32764.32" *)
  output [3:0] SAXIGP6WACOUNT;
  wire [3:0] SAXIGP6WACOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33324.11-33324.22" *)
  input SAXIGP6WCLK;
  wire SAXIGP6WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32765.18-32765.31" *)
  output [7:0] SAXIGP6WCOUNT;
  wire [7:0] SAXIGP6WCOUNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33325.19-33325.31" *)
  input [127:0] SAXIGP6WDATA;
  wire [127:0] SAXIGP6WDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33326.11-33326.23" *)
  input SAXIGP6WLAST;
  wire SAXIGP6WLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32766.12-32766.25" *)
  output SAXIGP6WREADY;
  wire SAXIGP6WREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33327.18-33327.30" *)
  input [15:0] SAXIGP6WSTRB;
  wire [15:0] SAXIGP6WSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33328.11-33328.24" *)
  input SAXIGP6WVALID;
  wire SAXIGP6WVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33329.18-33329.26" *)
  input [59:0] STMEVENT;
  wire [59:0] STMEVENT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7946.1-7948.10" *)
module PULLDOWN(O);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7947.12-7947.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7950.1-7952.10" *)
module PULLUP(O);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7951.12-7951.13" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1695.1-1754.10" *)
module RAM128X1D(DPO, SPO, D, WCLK, WE, A, DPRA);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1702.16-1702.17" *)
  input [6:0] A;
  wire [6:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1697.16-1697.17" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1696.16-1696.19" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1703.16-1703.20" *)
  input [6:0] DPRA;
  wire [6:0] DPRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1696.21-1696.24" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1700.16-1700.20" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1701.16-1701.18" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1127.1-1143.10" *)
module RAM128X1S(O, A0, A1, A2, A3, A4, A5, A6, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.9-1129.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.13-1129.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.17-1129.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.21-1129.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.25-1129.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.29-1129.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.33-1129.35" *)
  input A6;
  wire A6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1130.9-1130.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1128.10-1128.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1133.9-1133.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1134.9-1134.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1145.1-1161.10" *)
module RAM128X1S_1(O, A0, A1, A2, A3, A4, A5, A6, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.9-1147.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.13-1147.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.17-1147.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.21-1147.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.25-1147.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.29-1147.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.33-1147.35" *)
  input A6;
  wire A6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1148.9-1148.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1146.10-1146.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1151.9-1151.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1152.9-1152.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1440.1-1459.10" *)
module RAM16X1D(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, DPRA0, DPRA1, DPRA2, DPRA3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.10-1447.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.14-1447.16" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.18-1447.20" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.22-1447.24" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1442.10-1442.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1441.10-1441.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.10-1448.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.17-1448.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.24-1448.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.31-1448.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1441.15-1441.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1445.10-1445.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1446.10-1446.12" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1461.1-1480.10" *)
module RAM16X1D_1(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, DPRA0, DPRA1, DPRA2, DPRA3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.10-1468.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.14-1468.16" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.18-1468.20" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.22-1468.24" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1463.10-1463.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1462.10-1462.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.10-1469.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.17-1469.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.24-1469.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.31-1469.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1462.15-1462.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1466.10-1466.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1467.10-1467.12" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1019.1-1035.10" *)
module RAM16X1S(O, A0, A1, A2, A3, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.9-1021.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.13-1021.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.17-1021.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.21-1021.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1022.9-1022.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1020.10-1020.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1025.9-1025.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1026.9-1026.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1037.1-1053.10" *)
module RAM16X1S_1(O, A0, A1, A2, A3, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.9-1039.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.13-1039.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.17-1039.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.21-1039.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1040.9-1040.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1038.10-1038.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1043.9-1043.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1044.9-1044.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1199.1-1222.10" *)
module RAM16X2S(O0, O1, A0, A1, A2, A3, D0, D1, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.9-1201.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.13-1201.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.17-1201.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.21-1201.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1202.9-1202.11" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1202.13-1202.15" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1200.10-1200.12" *)
  output O0;
  wire O0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1200.14-1200.16" *)
  output O1;
  wire O1;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1205.9-1205.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1206.9-1206.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1274.1-1305.10" *)
module RAM16X4S(O0, O1, O2, O3, A0, A1, A2, A3, D0, D1, D2, D3, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.9-1276.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.13-1276.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.17-1276.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.21-1276.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.9-1277.11" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.13-1277.15" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.17-1277.19" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.21-1277.23" *)
  input D3;
  wire D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.10-1275.12" *)
  output O0;
  wire O0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.14-1275.16" *)
  output O1;
  wire O1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.18-1275.20" *)
  output O2;
  wire O2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.22-1275.24" *)
  output O3;
  wire O3;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1280.9-1280.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1281.9-1281.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1340.1-1387.10" *)
module RAM16X8S(O, A0, A1, A2, A3, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.9-1342.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.13-1342.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.17-1342.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.21-1342.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1343.15-1343.16" *)
  input [7:0] D;
  wire [7:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1341.16-1341.17" *)
  output [7:0] O;
  wire [7:0] O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1346.9-1346.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1347.9-1347.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1756.1-1772.10" *)
module RAM256X1D(DPO, SPO, D, WCLK, WE, A, DPRA);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1763.16-1763.17" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1758.16-1758.17" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1757.10-1757.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1763.19-1763.23" *)
  input [7:0] DPRA;
  wire [7:0] DPRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1757.15-1757.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1761.16-1761.20" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1762.16-1762.18" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1163.1-1178.10" *)
module RAM256X1S(O, A, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1165.15-1165.16" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1166.9-1166.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1164.10-1164.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1169.9-1169.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1170.9-1170.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1777.1-1879.10" *)
module RAM32M(DOA, DOB, DOC, DOD, ADDRA, ADDRB, ADDRC, ADDRD, DIA, DIB, DIC, DID, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.16-1782.21" *)
  input [4:0] ADDRA;
  wire [4:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.23-1782.28" *)
  input [4:0] ADDRB;
  wire [4:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.30-1782.35" *)
  input [4:0] ADDRC;
  wire [4:0] ADDRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1783.16-1783.21" *)
  input [4:0] ADDRD;
  wire [4:0] ADDRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1784.16-1784.19" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1785.16-1785.19" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1786.16-1786.19" *)
  input [1:0] DIC;
  wire [1:0] DIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1787.16-1787.19" *)
  input [1:0] DID;
  wire [1:0] DID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1778.16-1778.19" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1779.16-1779.19" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1780.16-1780.19" *)
  output [1:0] DOC;
  wire [1:0] DOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1781.16-1781.19" *)
  output [1:0] DOD;
  wire [1:0] DOD;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1790.16-1790.20" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1791.16-1791.18" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1881.1-1948.10" *)
module RAM32M16(DOA, DOB, DOC, DOD, DOE, DOF, DOG, DOH, ADDRA, ADDRB, ADDRC, ADDRD, ADDRE, ADDRF, ADDRG, ADDRH, DIA, DIB, DIC, DID, DIE
, DIF, DIG, DIH, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1890.15-1890.20" *)
  input [4:0] ADDRA;
  wire [4:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1891.15-1891.20" *)
  input [4:0] ADDRB;
  wire [4:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1892.15-1892.20" *)
  input [4:0] ADDRC;
  wire [4:0] ADDRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1893.15-1893.20" *)
  input [4:0] ADDRD;
  wire [4:0] ADDRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1894.15-1894.20" *)
  input [4:0] ADDRE;
  wire [4:0] ADDRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1895.15-1895.20" *)
  input [4:0] ADDRF;
  wire [4:0] ADDRF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1896.15-1896.20" *)
  input [4:0] ADDRG;
  wire [4:0] ADDRG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1897.15-1897.20" *)
  input [4:0] ADDRH;
  wire [4:0] ADDRH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1898.15-1898.18" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1899.15-1899.18" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1900.15-1900.18" *)
  input [1:0] DIC;
  wire [1:0] DIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1901.15-1901.18" *)
  input [1:0] DID;
  wire [1:0] DID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1902.15-1902.18" *)
  input [1:0] DIE;
  wire [1:0] DIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1903.15-1903.18" *)
  input [1:0] DIF;
  wire [1:0] DIF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1904.15-1904.18" *)
  input [1:0] DIG;
  wire [1:0] DIG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1905.15-1905.18" *)
  input [1:0] DIH;
  wire [1:0] DIH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1882.16-1882.19" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1883.16-1883.19" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1884.16-1884.19" *)
  output [1:0] DOC;
  wire [1:0] DOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1885.16-1885.19" *)
  output [1:0] DOD;
  wire [1:0] DOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1886.16-1886.19" *)
  output [1:0] DOE;
  wire [1:0] DOE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1887.16-1887.19" *)
  output [1:0] DOF;
  wire [1:0] DOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1888.16-1888.19" *)
  output [1:0] DOG;
  wire [1:0] DOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1889.16-1889.19" *)
  output [1:0] DOH;
  wire [1:0] DOH;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1908.9-1908.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1909.9-1909.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2106.1-2152.10" *)
module RAM32X16DR8(DOA, DOB, DOC, DOD, DOE, DOF, DOG, DOH, ADDRA, ADDRB, ADDRC, ADDRD, ADDRE, ADDRF, ADDRG, ADDRH, DIA, DIB, DIC, DID, DIE
, DIF, DIG, DIH, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.16-2115.21" *)
  input [5:0] ADDRA;
  wire [5:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.23-2115.28" *)
  input [5:0] ADDRB;
  wire [5:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.30-2115.35" *)
  input [5:0] ADDRC;
  wire [5:0] ADDRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.37-2115.42" *)
  input [5:0] ADDRD;
  wire [5:0] ADDRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.44-2115.49" *)
  input [5:0] ADDRE;
  wire [5:0] ADDRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.51-2115.56" *)
  input [5:0] ADDRF;
  wire [5:0] ADDRF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.58-2115.63" *)
  input [5:0] ADDRG;
  wire [5:0] ADDRG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2116.16-2116.21" *)
  input [4:0] ADDRH;
  wire [4:0] ADDRH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2117.16-2117.19" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2118.16-2118.19" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2119.16-2119.19" *)
  input [1:0] DIC;
  wire [1:0] DIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2120.16-2120.19" *)
  input [1:0] DID;
  wire [1:0] DID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2121.16-2121.19" *)
  input [1:0] DIE;
  wire [1:0] DIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2122.16-2122.19" *)
  input [1:0] DIF;
  wire [1:0] DIF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2123.16-2123.19" *)
  input [1:0] DIG;
  wire [1:0] DIG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2124.16-2124.19" *)
  input [1:0] DIH;
  wire [1:0] DIH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2107.16-2107.19" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2108.16-2108.19" *)
  output DOB;
  wire DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2109.16-2109.19" *)
  output DOC;
  wire DOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2110.16-2110.19" *)
  output DOD;
  wire DOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2111.16-2111.19" *)
  output DOE;
  wire DOE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2112.16-2112.19" *)
  output DOF;
  wire DOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2113.16-2113.19" *)
  output DOG;
  wire DOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2114.16-2114.19" *)
  output [1:0] DOH;
  wire [1:0] DOH;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2127.16-2127.20" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2128.16-2128.18" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1483.1-1535.10" *)
module RAM32X1D(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, A4, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.10-1490.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.14-1490.16" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.18-1490.20" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.22-1490.24" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.26-1490.28" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1485.10-1485.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1484.10-1484.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.10-1491.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.17-1491.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.24-1491.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.31-1491.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.38-1491.43" *)
  input DPRA4;
  wire DPRA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1484.15-1484.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1488.10-1488.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1489.10-1489.12" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1538.1-1585.10" *)
module RAM32X1D_1(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, A4, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1545.10-1545.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1546.10-1546.12" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1547.10-1547.12" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1548.10-1548.12" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1549.10-1549.12" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1540.10-1540.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1539.10-1539.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.10-1550.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.17-1550.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.24-1550.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.31-1550.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.38-1550.43" *)
  input DPRA4;
  wire DPRA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1539.15-1539.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1543.10-1543.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1544.10-1544.12" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1055.1-1071.10" *)
module RAM32X1S(O, A0, A1, A2, A3, A4, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.9-1057.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.13-1057.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.17-1057.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.21-1057.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.25-1057.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1058.9-1058.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1056.10-1056.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1061.9-1061.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1062.9-1062.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1073.1-1089.10" *)
module RAM32X1S_1(O, A0, A1, A2, A3, A4, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.9-1075.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.13-1075.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.17-1075.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.21-1075.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.25-1075.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1076.9-1076.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1074.10-1074.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1079.9-1079.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1080.9-1080.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1224.1-1247.10" *)
module RAM32X2S(O0, O1, A0, A1, A2, A3, A4, D0, D1, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.9-1226.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.13-1226.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.17-1226.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.21-1226.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.25-1226.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1227.9-1227.11" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1227.13-1227.15" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1225.10-1225.12" *)
  output O0;
  wire O0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1225.14-1225.16" *)
  output O1;
  wire O1;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1230.9-1230.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1231.9-1231.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1307.1-1338.10" *)
module RAM32X4S(O0, O1, O2, O3, A0, A1, A2, A3, A4, D0, D1, D2, D3, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.9-1309.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.13-1309.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.17-1309.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.21-1309.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.25-1309.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.9-1310.11" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.13-1310.15" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.17-1310.19" *)
  input D2;
  wire D2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.21-1310.23" *)
  input D3;
  wire D3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.10-1308.12" *)
  output O0;
  wire O0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.14-1308.16" *)
  output O1;
  wire O1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.18-1308.20" *)
  output O2;
  wire O2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.22-1308.24" *)
  output O3;
  wire O3;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1313.9-1313.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1314.9-1314.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1389.1-1436.10" *)
module RAM32X8S(O, A0, A1, A2, A3, A4, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.9-1391.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.13-1391.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.17-1391.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.21-1391.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.25-1391.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1392.15-1392.16" *)
  input [7:0] D;
  wire [7:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1390.16-1390.17" *)
  output [7:0] O;
  wire [7:0] O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1395.9-1395.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1396.9-1396.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1180.1-1195.10" *)
module RAM512X1S(O, A, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1182.15-1182.16" *)
  input [8:0] A;
  wire [8:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1183.9-1183.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1181.10-1181.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1186.9-1186.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1187.9-1187.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1951.1-2035.10" *)
module RAM64M(DOA, DOB, DOC, DOD, ADDRA, ADDRB, ADDRC, ADDRD, DIA, DIB, DIC, DID, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.16-1956.21" *)
  input [5:0] ADDRA;
  wire [5:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.23-1956.28" *)
  input [5:0] ADDRB;
  wire [5:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.30-1956.35" *)
  input [5:0] ADDRC;
  wire [5:0] ADDRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1957.16-1957.21" *)
  input [5:0] ADDRD;
  wire [5:0] ADDRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1958.16-1958.19" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1959.16-1959.19" *)
  input DIB;
  wire DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1960.16-1960.19" *)
  input DIC;
  wire DIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1961.16-1961.19" *)
  input DID;
  wire DID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1952.16-1952.19" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1953.16-1953.19" *)
  output DOB;
  wire DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1954.16-1954.19" *)
  output DOC;
  wire DOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1955.16-1955.19" *)
  output DOD;
  wire DOD;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1964.16-1964.20" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1965.16-1965.18" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2037.1-2104.10" *)
module RAM64M8(DOA, DOB, DOC, DOD, DOE, DOF, DOG, DOH, ADDRA, ADDRB, ADDRC, ADDRD, ADDRE, ADDRF, ADDRG, ADDRH, DIA, DIB, DIC, DID, DIE
, DIF, DIG, DIH, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2046.15-2046.20" *)
  input [5:0] ADDRA;
  wire [5:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2047.15-2047.20" *)
  input [5:0] ADDRB;
  wire [5:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2048.15-2048.20" *)
  input [5:0] ADDRC;
  wire [5:0] ADDRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2049.15-2049.20" *)
  input [5:0] ADDRD;
  wire [5:0] ADDRD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2050.15-2050.20" *)
  input [5:0] ADDRE;
  wire [5:0] ADDRE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2051.15-2051.20" *)
  input [5:0] ADDRF;
  wire [5:0] ADDRF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2052.15-2052.20" *)
  input [5:0] ADDRG;
  wire [5:0] ADDRG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2053.15-2053.20" *)
  input [5:0] ADDRH;
  wire [5:0] ADDRH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2054.9-2054.12" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2055.9-2055.12" *)
  input DIB;
  wire DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2056.9-2056.12" *)
  input DIC;
  wire DIC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2057.9-2057.12" *)
  input DID;
  wire DID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2058.9-2058.12" *)
  input DIE;
  wire DIE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2059.9-2059.12" *)
  input DIF;
  wire DIF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2060.9-2060.12" *)
  input DIG;
  wire DIG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2061.9-2061.12" *)
  input DIH;
  wire DIH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2038.10-2038.13" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2039.10-2039.13" *)
  output DOB;
  wire DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2040.10-2040.13" *)
  output DOC;
  wire DOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2041.10-2041.13" *)
  output DOD;
  wire DOD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2042.10-2042.13" *)
  output DOE;
  wire DOE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2043.10-2043.13" *)
  output DOF;
  wire DOF;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2044.10-2044.13" *)
  output DOG;
  wire DOG;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2045.10-2045.13" *)
  output DOH;
  wire DOH;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2064.9-2064.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2065.9-2065.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1588.1-1644.10" *)
module RAM64X1D(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, A4, A5, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.10-1595.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.14-1595.16" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.18-1595.20" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.22-1595.24" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.26-1595.28" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.30-1595.32" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1590.10-1590.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1589.10-1589.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.10-1596.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.17-1596.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.24-1596.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.31-1596.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.38-1596.43" *)
  input DPRA4;
  wire DPRA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.45-1596.50" *)
  input DPRA5;
  wire DPRA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1589.15-1589.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1593.10-1593.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1594.10-1594.12" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1646.1-1692.10" *)
module RAM64X1D_1(DPO, SPO, D, WCLK, WE, A0, A1, A2, A3, A4, A5, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.10-1653.12" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.14-1653.16" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.18-1653.20" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.22-1653.24" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.26-1653.28" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.30-1653.32" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1648.10-1648.11" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1647.10-1647.13" *)
  output DPO;
  wire DPO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.10-1654.15" *)
  input DPRA0;
  wire DPRA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.17-1654.22" *)
  input DPRA1;
  wire DPRA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.24-1654.29" *)
  input DPRA2;
  wire DPRA2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.31-1654.36" *)
  input DPRA3;
  wire DPRA3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.38-1654.43" *)
  input DPRA4;
  wire DPRA4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.45-1654.50" *)
  input DPRA5;
  wire DPRA5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1647.15-1647.18" *)
  output SPO;
  wire SPO;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1651.10-1651.14" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1652.10-1652.12" *)
  input WE;
  wire WE;
  specify
    $setup(D, negedge WCLK &&& WE, 453: 453: 453);
  endspecify
  specify
    $setup(WE, negedge WCLK, 654: 654: 654);
  endspecify
  specify
    $setup(A0, negedge WCLK &&& WE, 362: 362: 362);
  endspecify
  specify
    $setup(A1, negedge WCLK &&& WE, 245: 245: 245);
  endspecify
  specify
    $setup(A2, negedge WCLK &&& WE, 208: 208: 208);
  endspecify
  specify
    $setup(A3, negedge WCLK &&& WE, 147: 147: 147);
  endspecify
  specify
    $setup(A4, negedge WCLK &&& WE, 68: 68: 68);
  endspecify
  specify
    $setup(A5, negedge WCLK &&& WE, 66: 66: 66);
  endspecify
  specify
    if (WE) (negedge WCLK => (SPO : D)) = (1153:1153:1153, 1153:1153:1153);
  endspecify
  specify
    if (WE) (negedge WCLK => (DPO : 1'hx)) = (1153:1153:1153, 1153:1153:1153);
  endspecify
  specify
    (A0 => SPO) = (642:642:642, 642:642:642);
  endspecify
  specify
    (DPRA0 => DPO) = (642:642:642, 642:642:642);
  endspecify
  specify
    (A1 => SPO) = (632:632:632, 632:632:632);
  endspecify
  specify
    (DPRA1 => DPO) = (631:631:631, 631:631:631);
  endspecify
  specify
    (A2 => SPO) = (472:472:472, 472:472:472);
  endspecify
  specify
    (DPRA2 => DPO) = (472:472:472, 472:472:472);
  endspecify
  specify
    (A3 => SPO) = (407:407:407, 407:407:407);
  endspecify
  specify
    (DPRA3 => DPO) = (407:407:407, 407:407:407);
  endspecify
  specify
    (A4 => SPO) = (238:238:238, 238:238:238);
  endspecify
  specify
    (DPRA4 => DPO) = (238:238:238, 238:238:238);
  endspecify
  specify
    (A5 => SPO) = (127:127:127, 127:127:127);
  endspecify
  specify
    (DPRA5 => DPO) = (127:127:127, 127:127:127);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1091.1-1107.10" *)
module RAM64X1S(O, A0, A1, A2, A3, A4, A5, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.9-1093.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.13-1093.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.17-1093.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.21-1093.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.25-1093.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.29-1093.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1094.9-1094.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1092.10-1092.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1097.9-1097.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1098.9-1098.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1109.1-1125.10" *)
module RAM64X1S_1(O, A0, A1, A2, A3, A4, A5, D, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.9-1111.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.13-1111.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.17-1111.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.21-1111.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.25-1111.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.29-1111.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1112.9-1112.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1110.10-1110.11" *)
  output O;
  wire O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1115.9-1115.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1116.9-1116.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1249.1-1272.10" *)
module RAM64X2S(O0, O1, A0, A1, A2, A3, A4, A5, D0, D1, WCLK, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.9-1251.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.13-1251.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.17-1251.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.21-1251.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.25-1251.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.29-1251.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1252.9-1252.11" *)
  input D0;
  wire D0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1252.13-1252.15" *)
  input D1;
  wire D1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1250.10-1250.12" *)
  output O0;
  wire O0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1250.14-1250.16" *)
  output O1;
  wire O1;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1255.9-1255.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1256.9-1256.11" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2154.1-2203.10" *)
module RAM64X8SW(O, A, D, WCLK, WE, WSEL);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2156.15-2156.16" *)
  input [5:0] A;
  wire [5:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2157.9-2157.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2155.16-2155.17" *)
  output [7:0] O;
  wire [7:0] O;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_WCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2160.9-2160.13" *)
  input WCLK;
  wire WCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2161.9-2161.11" *)
  input WE;
  wire WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2162.15-2162.19" *)
  input [2:0] WSEL;
  wire [2:0] WSEL;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4138.1-4255.10" *)
module RAMB16(CASCADEOUTA, CASCADEOUTB, DOA, DOB, DOPA, DOPB, ENA, CLKA, SSRA, CASCADEINA, REGCEA, ENB, CLKB, SSRB, CASCADEINB, REGCEB, ADDRA, ADDRB, DIA, DIB, DIPA
, DIPB, WEA, WEB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4247.18-4247.23" *)
  input [14:0] ADDRA;
  wire [14:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4248.18-4248.23" *)
  input [14:0] ADDRB;
  wire [14:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4239.11-4239.21" *)
  input CASCADEINA;
  wire CASCADEINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4245.11-4245.21" *)
  input CASCADEINB;
  wire CASCADEINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4229.12-4229.23" *)
  output CASCADEOUTA;
  wire CASCADEOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4230.12-4230.23" *)
  output CASCADEOUTB;
  wire CASCADEOUTB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4237.11-4237.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4243.11-4243.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4249.18-4249.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4250.18-4250.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4251.17-4251.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4252.17-4252.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4231.19-4231.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4232.19-4232.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4233.18-4233.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4234.18-4234.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4235.11-4235.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4241.11-4241.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4240.11-4240.17" *)
  input REGCEA;
  wire REGCEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4246.11-4246.17" *)
  input REGCEB;
  wire REGCEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4238.11-4238.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4244.11-4244.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4253.17-4253.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4254.17-4254.20" *)
  input [3:0] WEB;
  wire [3:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3914.1-4029.10" *)
module RAMB16BWER(DOA, DOB, DOPA, DOPB, ADDRA, ADDRB, CLKA, CLKB, DIA, DIB, DIPA, DIPB, ENA, ENB, REGCEA, REGCEB, RSTA, RSTB, WEA, WEB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4011.18-4011.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4012.18-4012.23" *)
  input [13:0] ADDRB;
  wire [13:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4014.11-4014.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4016.11-4016.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4017.18-4017.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4018.18-4018.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4019.17-4019.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4020.17-4020.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4007.19-4007.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4008.19-4008.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4009.18-4009.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4010.18-4010.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4021.11-4021.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4022.11-4022.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4023.11-4023.17" *)
  input REGCEA;
  wire REGCEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4024.11-4024.17" *)
  input REGCEB;
  wire REGCEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4025.11-4025.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4026.11-4026.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4027.17-4027.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4028.17-4028.20" *)
  input [3:0] WEB;
  wire [3:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3228.1-3314.10" *)
module RAMB16BWE_S18(DO, DOP, CLK, EN, SSR, WE, DI, DIP, ADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3313.17-3313.21" *)
  input [9:0] ADDR;
  wire [9:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3307.11-3307.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3311.18-3311.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3312.17-3312.20" *)
  input [1:0] DIP;
  wire [1:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3304.19-3304.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3305.18-3305.21" *)
  output [1:0] DOP;
  wire [1:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3308.11-3308.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3309.11-3309.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3310.17-3310.19" *)
  input [1:0] WE;
  wire [1:0] WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3506.1-3606.10" *)
module RAMB16BWE_S18_S18(DOA, DOB, DOPA, DOPB, CLKA, CLKB, ENA, ENB, SSRA, SSRB, WEB, WEA, DIA, DIB, DIPA, DIPB, ADDRA, ADDRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3604.17-3604.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3605.17-3605.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3591.11-3591.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3593.11-3593.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3600.18-3600.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3601.18-3601.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3602.17-3602.21" *)
  input [1:0] DIPA;
  wire [1:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3603.17-3603.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3586.19-3586.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3587.19-3587.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3588.18-3588.22" *)
  output [1:0] DOPA;
  wire [1:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3589.18-3589.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3594.11-3594.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3595.11-3595.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3596.11-3596.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3597.11-3597.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3599.17-3599.20" *)
  input [1:0] WEA;
  wire [1:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3598.17-3598.20" *)
  input [1:0] WEB;
  wire [1:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3404.1-3504.10" *)
module RAMB16BWE_S18_S9(DOA, DOB, DOPA, DOPB, CLKA, CLKB, ENA, ENB, SSRA, SSRB, WEB, WEA, DIA, DIB, DIPA, DIPB, ADDRA, ADDRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3502.17-3502.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3503.18-3503.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3489.11-3489.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3491.11-3491.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3498.18-3498.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3499.17-3499.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3500.17-3500.21" *)
  input [1:0] DIPA;
  wire [1:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3501.17-3501.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3484.19-3484.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3485.18-3485.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3486.18-3486.22" *)
  output [1:0] DOPA;
  wire [1:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3487.18-3487.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3492.11-3492.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3493.11-3493.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3494.11-3494.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3495.11-3495.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3497.17-3497.20" *)
  input [1:0] WEA;
  wire [1:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3496.11-3496.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3316.1-3402.10" *)
module RAMB16BWE_S36(DO, DOP, CLK, EN, SSR, WE, DI, DIP, ADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3401.17-3401.21" *)
  input [8:0] ADDR;
  wire [8:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3395.11-3395.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3399.18-3399.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3400.17-3400.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3392.19-3392.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3393.18-3393.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3396.11-3396.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3397.11-3397.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3398.17-3398.19" *)
  input [3:0] WE;
  wire [3:0] WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3710.1-3810.10" *)
module RAMB16BWE_S36_S18(DOA, DOPA, DOB, DOPB, CLKA, CLKB, ENA, ENB, SSRA, SSRB, WEA, WEB, DIA, DIPA, DIB, DIPB, ADDRA, ADDRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3808.17-3808.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3809.17-3809.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3795.11-3795.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3797.11-3797.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3804.18-3804.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3806.18-3806.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3805.17-3805.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3807.17-3807.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3790.19-3790.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3792.19-3792.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3791.18-3791.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3793.18-3793.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3798.11-3798.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3799.11-3799.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3800.11-3800.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3801.11-3801.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3802.17-3802.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3803.17-3803.20" *)
  input [1:0] WEB;
  wire [1:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3812.1-3912.10" *)
module RAMB16BWE_S36_S36(DOA, DOPA, DOB, DOPB, CLKA, CLKB, ENA, ENB, SSRA, SSRB, WEA, WEB, DIA, DIPA, DIB, DIPB, ADDRA, ADDRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3910.17-3910.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3911.17-3911.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3897.11-3897.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3899.11-3899.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3906.18-3906.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3908.18-3908.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3907.17-3907.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3909.17-3909.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3892.19-3892.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3894.19-3894.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3893.18-3893.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3895.18-3895.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3900.11-3900.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3901.11-3901.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3902.11-3902.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3903.11-3903.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3904.17-3904.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3905.17-3905.20" *)
  input [3:0] WEB;
  wire [3:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3608.1-3708.10" *)
module RAMB16BWE_S36_S9(DOA, DOPA, DOB, DOPB, CLKA, CLKB, ENA, ENB, SSRA, SSRB, WEA, WEB, DIA, DIPA, DIB, DIPB, ADDRA, ADDRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3706.17-3706.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3707.18-3707.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3693.11-3693.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3695.11-3695.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3702.18-3702.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3704.17-3704.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3703.17-3703.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3705.17-3705.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3688.19-3688.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3690.18-3690.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3689.18-3689.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3691.18-3691.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3696.11-3696.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3697.11-3697.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3698.11-3698.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3699.11-3699.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3700.17-3700.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3701.11-3701.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:678.1-754.10" *)
module RAMB16_S1(DO, ADDR, DI, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:747.18-747.22" *)
  input [13:0] ADDR;
  wire [13:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:751.11-751.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:748.17-748.19" *)
  input DI;
  wire DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:746.18-746.20" *)
  output DO;
  wire DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:749.11-749.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:753.11-753.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:752.11-752.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1000.1-1086.10" *)
module RAMB16_S18(DO, DOP, ADDR, DI, DIP, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1078.17-1078.21" *)
  input [9:0] ADDR;
  wire [9:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1083.11-1083.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1079.18-1079.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1080.17-1080.20" *)
  input [1:0] DIP;
  wire [1:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1076.19-1076.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1077.18-1077.21" *)
  output [1:0] DOP;
  wire [1:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1081.11-1081.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1085.11-1085.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1084.11-1084.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2922.1-3022.10" *)
module RAMB16_S18_S18(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3004.17-3004.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3014.17-3014.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3009.11-3009.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3019.11-3019.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3005.18-3005.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3015.18-3015.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3006.17-3006.21" *)
  input [1:0] DIPA;
  wire [1:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3016.17-3016.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3002.19-3002.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3012.19-3012.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3003.18-3003.22" *)
  output [1:0] DOPA;
  wire [1:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3013.18-3013.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3007.11-3007.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3017.11-3017.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3011.11-3011.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3021.11-3021.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3010.11-3010.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3020.11-3020.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3024.1-3124.10" *)
module RAMB16_S18_S36(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3106.17-3106.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3116.17-3116.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3111.11-3111.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3121.11-3121.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3107.18-3107.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3117.18-3117.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3108.17-3108.21" *)
  input [1:0] DIPA;
  wire [1:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3118.17-3118.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3104.19-3104.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3114.19-3114.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3105.18-3105.22" *)
  output [1:0] DOPA;
  wire [1:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3115.18-3115.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3109.11-3109.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3119.11-3119.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3113.11-3113.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3123.11-3123.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3112.11-3112.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3122.11-3122.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1176.1-1264.10" *)
module RAMB16_S1_S1(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1249.18-1249.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1257.18-1257.23" *)
  input [13:0] ADDRB;
  wire [13:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1253.11-1253.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1261.11-1261.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1250.17-1250.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1258.17-1258.20" *)
  input DIB;
  wire DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1248.18-1248.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1256.18-1256.21" *)
  output DOB;
  wire DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1251.11-1251.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1259.11-1259.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1255.11-1255.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1263.11-1263.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1254.11-1254.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1262.11-1262.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1546.1-1644.10" *)
module RAMB16_S1_S18(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1627.18-1627.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1636.17-1636.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1631.11-1631.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1641.11-1641.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1628.17-1628.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1637.18-1637.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1638.17-1638.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1626.18-1626.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1634.19-1634.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1635.18-1635.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1629.11-1629.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1639.11-1639.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1633.11-1633.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1643.11-1643.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1632.11-1632.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1642.11-1642.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1266.1-1354.10" *)
module RAMB16_S1_S2(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1339.18-1339.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1347.18-1347.23" *)
  input [12:0] ADDRB;
  wire [12:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1343.11-1343.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1351.11-1351.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1340.17-1340.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1348.17-1348.20" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1338.18-1338.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1346.18-1346.21" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1341.11-1341.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1349.11-1349.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1345.11-1345.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1353.11-1353.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1344.11-1344.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1352.11-1352.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1646.1-1744.10" *)
module RAMB16_S1_S36(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1727.18-1727.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1736.17-1736.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1731.11-1731.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1741.11-1741.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1728.17-1728.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1737.18-1737.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1738.17-1738.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1726.18-1726.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1734.19-1734.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1735.18-1735.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1729.11-1729.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1739.11-1739.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1733.11-1733.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1743.11-1743.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1732.11-1732.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1742.11-1742.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1356.1-1444.10" *)
module RAMB16_S1_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1429.18-1429.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1437.18-1437.23" *)
  input [11:0] ADDRB;
  wire [11:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1433.11-1433.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1441.11-1441.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1430.17-1430.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1438.17-1438.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1428.18-1428.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1436.18-1436.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1431.11-1431.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1439.11-1439.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1435.11-1435.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1443.11-1443.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1434.11-1434.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1442.11-1442.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1446.1-1544.10" *)
module RAMB16_S1_S9(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1527.18-1527.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1536.18-1536.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1531.11-1531.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1541.11-1541.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1528.17-1528.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1537.17-1537.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1538.17-1538.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1526.18-1526.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1534.18-1534.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1535.18-1535.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1529.11-1529.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1539.11-1539.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1533.11-1533.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1543.11-1543.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1532.11-1532.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1542.11-1542.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:756.1-832.10" *)
module RAMB16_S2(DO, ADDR, DI, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:825.18-825.22" *)
  input [12:0] ADDR;
  wire [12:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:829.11-829.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:826.17-826.19" *)
  input [1:0] DI;
  wire [1:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:824.18-824.20" *)
  output [1:0] DO;
  wire [1:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:827.11-827.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:831.11-831.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:830.11-830.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2026.1-2124.10" *)
module RAMB16_S2_S18(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2107.18-2107.23" *)
  input [12:0] ADDRA;
  wire [12:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2116.17-2116.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2111.11-2111.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2121.11-2121.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2108.17-2108.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2117.18-2117.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2118.17-2118.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2106.18-2106.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2114.19-2114.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2115.18-2115.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2109.11-2109.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2119.11-2119.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2113.11-2113.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2123.11-2123.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2112.11-2112.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2122.11-2122.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1746.1-1834.10" *)
module RAMB16_S2_S2(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1819.18-1819.23" *)
  input [12:0] ADDRA;
  wire [12:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1827.18-1827.23" *)
  input [12:0] ADDRB;
  wire [12:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1823.11-1823.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1831.11-1831.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1820.17-1820.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1828.17-1828.20" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1818.18-1818.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1826.18-1826.21" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1821.11-1821.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1829.11-1829.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1825.11-1825.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1833.11-1833.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1824.11-1824.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1832.11-1832.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2126.1-2224.10" *)
module RAMB16_S2_S36(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2207.18-2207.23" *)
  input [12:0] ADDRA;
  wire [12:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2216.17-2216.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2211.11-2211.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2221.11-2221.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2208.17-2208.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2217.18-2217.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2218.17-2218.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2206.18-2206.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2214.19-2214.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2215.18-2215.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2209.11-2209.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2219.11-2219.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2213.11-2213.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2223.11-2223.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2212.11-2212.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2222.11-2222.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1836.1-1924.10" *)
module RAMB16_S2_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1909.18-1909.23" *)
  input [12:0] ADDRA;
  wire [12:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1917.18-1917.23" *)
  input [11:0] ADDRB;
  wire [11:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1913.11-1913.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1921.11-1921.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1910.17-1910.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1918.17-1918.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1908.18-1908.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1916.18-1916.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1911.11-1911.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1919.11-1919.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1915.11-1915.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1923.11-1923.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1914.11-1914.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1922.11-1922.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1926.1-2024.10" *)
module RAMB16_S2_S9(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2007.18-2007.23" *)
  input [12:0] ADDRA;
  wire [12:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2016.18-2016.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2011.11-2011.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2021.11-2021.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2008.17-2008.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2017.17-2017.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2018.17-2018.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2006.18-2006.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2014.18-2014.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2015.18-2015.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2009.11-2009.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2019.11-2019.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2013.11-2013.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2023.11-2023.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2012.11-2012.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2022.11-2022.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1088.1-1174.10" *)
module RAMB16_S36(DO, DOP, ADDR, DI, DIP, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1166.17-1166.21" *)
  input [8:0] ADDR;
  wire [8:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1171.11-1171.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1167.18-1167.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1168.17-1168.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1164.19-1164.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1165.18-1165.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1169.11-1169.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1173.11-1173.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1172.11-1172.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3126.1-3226.10" *)
module RAMB16_S36_S36(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3208.17-3208.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3218.17-3218.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3213.11-3213.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3223.11-3223.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3209.18-3209.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3219.18-3219.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3210.17-3210.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3220.17-3220.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3206.19-3206.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3216.19-3216.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3207.18-3207.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3217.18-3217.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3211.11-3211.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3221.11-3221.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3215.11-3215.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3225.11-3225.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3214.11-3214.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3224.11-3224.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:834.1-910.10" *)
module RAMB16_S4(DO, ADDR, DI, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:903.18-903.22" *)
  input [11:0] ADDR;
  wire [11:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:907.11-907.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:904.17-904.19" *)
  input [3:0] DI;
  wire [3:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:902.18-902.20" *)
  output [3:0] DO;
  wire [3:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:905.11-905.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:909.11-909.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:908.11-908.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2416.1-2514.10" *)
module RAMB16_S4_S18(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2497.18-2497.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2506.17-2506.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2501.11-2501.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2511.11-2511.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2498.17-2498.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2507.18-2507.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2508.17-2508.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2496.18-2496.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2504.19-2504.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2505.18-2505.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2499.11-2499.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2509.11-2509.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2503.11-2503.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2513.11-2513.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2502.11-2502.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2512.11-2512.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2516.1-2614.10" *)
module RAMB16_S4_S36(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2597.18-2597.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2606.17-2606.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2601.11-2601.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2611.11-2611.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2598.17-2598.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2607.18-2607.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2608.17-2608.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2596.18-2596.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2604.19-2604.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2605.18-2605.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2599.11-2599.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2609.11-2609.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2603.11-2603.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2613.11-2613.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2602.11-2602.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2612.11-2612.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2226.1-2314.10" *)
module RAMB16_S4_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, ADDRB, DIB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2299.18-2299.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2307.18-2307.23" *)
  input [11:0] ADDRB;
  wire [11:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2303.11-2303.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2311.11-2311.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2300.17-2300.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2308.17-2308.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2298.18-2298.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2306.18-2306.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2301.11-2301.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2309.11-2309.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2305.11-2305.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2313.11-2313.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2304.11-2304.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2312.11-2312.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2316.1-2414.10" *)
module RAMB16_S4_S9(DOA, ADDRA, DIA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2397.18-2397.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2406.18-2406.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2401.11-2401.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2411.11-2411.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2398.17-2398.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2407.17-2407.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2408.17-2408.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2396.18-2396.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2404.18-2404.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2405.18-2405.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2399.11-2399.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2409.11-2409.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2403.11-2403.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2413.11-2413.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2402.11-2402.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2412.11-2412.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:912.1-998.10" *)
module RAMB16_S9(DO, DOP, ADDR, DI, DIP, EN, CLK, WE, SSR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:990.18-990.22" *)
  input [10:0] ADDR;
  wire [10:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:995.11-995.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:991.17-991.19" *)
  input [7:0] DI;
  wire [7:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:992.17-992.20" *)
  input DIP;
  wire DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:988.18-988.20" *)
  output [7:0] DO;
  wire [7:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:989.18-989.21" *)
  output DOP;
  wire DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:993.11-993.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:997.11-997.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:996.11-996.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2718.1-2818.10" *)
module RAMB16_S9_S18(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2800.18-2800.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2810.17-2810.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2805.11-2805.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2815.11-2815.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2801.17-2801.20" *)
  input [7:0] DIA;
  wire [7:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2811.18-2811.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2802.17-2802.21" *)
  input DIPA;
  wire DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2812.17-2812.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2798.18-2798.21" *)
  output [7:0] DOA;
  wire [7:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2808.19-2808.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2799.18-2799.22" *)
  output DOPA;
  wire DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2809.18-2809.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2803.11-2803.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2813.11-2813.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2807.11-2807.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2817.11-2817.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2806.11-2806.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2816.11-2816.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2820.1-2920.10" *)
module RAMB16_S9_S36(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2902.18-2902.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2912.17-2912.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2907.11-2907.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2917.11-2917.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2903.17-2903.20" *)
  input [7:0] DIA;
  wire [7:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2913.18-2913.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2904.17-2904.21" *)
  input DIPA;
  wire DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2914.17-2914.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2900.18-2900.21" *)
  output [7:0] DOA;
  wire [7:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2910.19-2910.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2901.18-2901.22" *)
  output DOPA;
  wire DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2911.18-2911.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2905.11-2905.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2915.11-2915.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2909.11-2909.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2919.11-2919.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2908.11-2908.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2918.11-2918.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2616.1-2716.10" *)
module RAMB16_S9_S9(DOA, DOPA, ADDRA, DIA, DIPA, ENA, CLKA, WEA, SSRA, DOB, DOPB, ADDRB, DIB, DIPB, ENB, CLKB, WEB, SSRB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2698.18-2698.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2708.18-2708.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2703.11-2703.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2713.11-2713.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2699.17-2699.20" *)
  input [7:0] DIA;
  wire [7:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2709.17-2709.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2700.17-2700.21" *)
  input DIPA;
  wire DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2710.17-2710.21" *)
  input DIPB;
  wire DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2696.18-2696.21" *)
  output [7:0] DOA;
  wire [7:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2706.18-2706.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2697.18-2697.22" *)
  output DOPA;
  wire DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2707.18-2707.22" *)
  output DOPB;
  wire DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2701.11-2701.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2711.11-2711.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2705.11-2705.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2715.11-2715.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2704.11-2704.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2714.11-2714.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4393.1-4503.10" *)
module RAMB18(DOA, DOB, DOPA, DOPB, ENA, CLKA, SSRA, REGCEA, ENB, CLKB, SSRB, REGCEB, ADDRA, ADDRB, DIA, DIB, DIPA, DIPB, WEA, WEB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4495.18-4495.23" *)
  input [13:0] ADDRA;
  wire [13:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4496.18-4496.23" *)
  input [13:0] ADDRB;
  wire [13:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4487.11-4487.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4492.11-4492.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4497.18-4497.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4498.18-4498.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4499.17-4499.21" *)
  input [1:0] DIPA;
  wire [1:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4500.17-4500.21" *)
  input [1:0] DIPB;
  wire [1:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4481.19-4481.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4482.19-4482.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4483.18-4483.22" *)
  output [1:0] DOPA;
  wire [1:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4484.18-4484.22" *)
  output [1:0] DOPB;
  wire [1:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4485.11-4485.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4490.11-4490.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4489.11-4489.17" *)
  input REGCEA;
  wire REGCEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4494.11-4494.17" *)
  input REGCEB;
  wire REGCEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4488.11-4488.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4493.11-4493.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4501.17-4501.20" *)
  input [1:0] WEA;
  wire [1:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4502.17-4502.20" *)
  input [1:0] WEB;
  wire [1:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3952.1-4128.10" *)
module RAMB18E1(CLKARDCLK, CLKBWRCLK, ENARDEN, ENBWREN, REGCEAREGCE, REGCEB, RSTRAMARSTRAM, RSTRAMB, RSTREGARSTREG, RSTREGB, ADDRARDADDR, ADDRBWRADDR, DIADI, DIBDI, DIPADIP, DIPBDIP, WEA, WEBWE, DOADO, DOBDO, DOPADOP
, DOPBDOP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3973.18-3973.29" *)
  input [13:0] ADDRARDADDR;
  wire [13:0] ADDRARDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3974.18-3974.29" *)
  input [13:0] ADDRBWRADDR;
  wire [13:0] ADDRBWRADDR;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKARDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3955.11-3955.20" *)
  input CLKARDCLK;
  wire CLKARDCLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKBWRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3958.11-3958.20" *)
  input CLKBWRCLK;
  wire CLKBWRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3975.18-3975.23" *)
  input [15:0] DIADI;
  wire [15:0] DIADI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3976.18-3976.23" *)
  input [15:0] DIBDI;
  wire [15:0] DIBDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3977.17-3977.24" *)
  input [1:0] DIPADIP;
  wire [1:0] DIPADIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3978.17-3978.24" *)
  input [1:0] DIPBDIP;
  wire [1:0] DIPBDIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3981.19-3981.24" *)
  output [15:0] DOADO;
  wire [15:0] DOADO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3982.19-3982.24" *)
  output [15:0] DOBDO;
  wire [15:0] DOBDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3983.18-3983.25" *)
  output [1:0] DOPADOP;
  wire [1:0] DOPADOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3984.18-3984.25" *)
  output [1:0] DOPBDOP;
  wire [1:0] DOPBDOP;
  (* invertible_pin = "IS_ENARDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3960.11-3960.18" *)
  input ENARDEN;
  wire ENARDEN;
  (* invertible_pin = "IS_ENBWREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3962.11-3962.18" *)
  input ENBWREN;
  wire ENBWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3963.11-3963.22" *)
  input REGCEAREGCE;
  wire REGCEAREGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3964.11-3964.17" *)
  input REGCEB;
  wire REGCEB;
  (* invertible_pin = "IS_RSTRAMARSTRAM_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3966.11-3966.24" *)
  input RSTRAMARSTRAM;
  wire RSTRAMARSTRAM;
  (* invertible_pin = "IS_RSTRAMB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3968.11-3968.18" *)
  input RSTRAMB;
  wire RSTRAMB;
  (* invertible_pin = "IS_RSTREGARSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3970.11-3970.24" *)
  input RSTREGARSTREG;
  wire RSTREGARSTREG;
  (* invertible_pin = "IS_RSTREGB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3972.11-3972.18" *)
  input RSTREGB;
  wire RSTREGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3979.17-3979.20" *)
  input [1:0] WEA;
  wire [1:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3980.17-3980.22" *)
  input [3:0] WEBWE;
  wire [3:0] WEBWE;
  specify
    $setup(ADDRARDADDR, posedge CLKARDCLK, 566: 566: 566);
  endspecify
  specify
    $setup(ADDRBWRADDR, posedge CLKBWRCLK, 566: 566: 566);
  endspecify
  specify
    $setup(WEA, posedge CLKARDCLK, 532: 532: 532);
  endspecify
  specify
    $setup(WEBWE, posedge CLKBWRCLK, 532: 532: 532);
  endspecify
  specify
    $setup(REGCEAREGCE, posedge CLKARDCLK, 360: 360: 360);
  endspecify
  specify
    $setup(RSTREGARSTREG, posedge CLKARDCLK, 342: 342: 342);
  endspecify
  specify
    $setup(REGCEB, posedge CLKBWRCLK, 360: 360: 360);
  endspecify
  specify
    $setup(RSTREGB, posedge CLKBWRCLK, 342: 342: 342);
  endspecify
  specify
    $setup(DIADI, posedge CLKARDCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIBDI, posedge CLKBWRCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIPADIP, posedge CLKARDCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIPBDIP, posedge CLKBWRCLK, 737: 737: 737);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOADO : 16'hxxxx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOPADOP : 2'hx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOADO : 16'hxxxx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOPADOP : 2'hx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOBDO : 16'hxxxx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOPBDOP : 2'hx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOBDO : 16'hxxxx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOPBDOP : 2'hx)) = (882:882:882, 882:882:882);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5206.1-5364.10" *)
module RAMB18E2(CASDOUTA, CASDOUTB, CASDOUTPA, CASDOUTPB, DOUTADOUT, DOUTBDOUT, DOUTPADOUTP, DOUTPBDOUTP, ADDRARDADDR, ADDRBWRADDR, ADDRENA, ADDRENB, CASDIMUXA, CASDIMUXB, CASDINA, CASDINB, CASDINPA, CASDINPB, CASDOMUXA, CASDOMUXB, CASDOMUXEN_A
, CASDOMUXEN_B, CASOREGIMUXA, CASOREGIMUXB, CASOREGIMUXEN_A, CASOREGIMUXEN_B, CLKARDCLK, CLKBWRCLK, DINADIN, DINBDIN, DINPADINP, DINPBDINP, ENARDEN, ENBWREN, REGCEAREGCE, REGCEB, RSTRAMARSTRAM, RSTRAMB, RSTREGARSTREG, RSTREGB, SLEEP, WEA
, WEBWE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5319.18-5319.29" *)
  input [13:0] ADDRARDADDR;
  wire [13:0] ADDRARDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5320.18-5320.29" *)
  input [13:0] ADDRBWRADDR;
  wire [13:0] ADDRBWRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5321.11-5321.18" *)
  input ADDRENA;
  wire ADDRENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5322.11-5322.18" *)
  input ADDRENB;
  wire ADDRENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5323.11-5323.20" *)
  input CASDIMUXA;
  wire CASDIMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5324.11-5324.20" *)
  input CASDIMUXB;
  wire CASDIMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5325.18-5325.25" *)
  input [15:0] CASDINA;
  wire [15:0] CASDINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5326.18-5326.25" *)
  input [15:0] CASDINB;
  wire [15:0] CASDINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5327.17-5327.25" *)
  input [1:0] CASDINPA;
  wire [1:0] CASDINPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5328.17-5328.25" *)
  input [1:0] CASDINPB;
  wire [1:0] CASDINPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5329.11-5329.20" *)
  input CASDOMUXA;
  wire CASDOMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5330.11-5330.20" *)
  input CASDOMUXB;
  wire CASDOMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5331.11-5331.23" *)
  input CASDOMUXEN_A;
  wire CASDOMUXEN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5332.11-5332.23" *)
  input CASDOMUXEN_B;
  wire CASDOMUXEN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5311.19-5311.27" *)
  output [15:0] CASDOUTA;
  wire [15:0] CASDOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5312.19-5312.27" *)
  output [15:0] CASDOUTB;
  wire [15:0] CASDOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5313.18-5313.27" *)
  output [1:0] CASDOUTPA;
  wire [1:0] CASDOUTPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5314.18-5314.27" *)
  output [1:0] CASDOUTPB;
  wire [1:0] CASDOUTPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5333.11-5333.23" *)
  input CASOREGIMUXA;
  wire CASOREGIMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5334.11-5334.23" *)
  input CASOREGIMUXB;
  wire CASOREGIMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5335.11-5335.26" *)
  input CASOREGIMUXEN_A;
  wire CASOREGIMUXEN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5336.11-5336.26" *)
  input CASOREGIMUXEN_B;
  wire CASOREGIMUXEN_B;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKARDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5339.11-5339.20" *)
  input CLKARDCLK;
  wire CLKARDCLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKBWRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5342.11-5342.20" *)
  input CLKBWRCLK;
  wire CLKBWRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5343.18-5343.25" *)
  input [15:0] DINADIN;
  wire [15:0] DINADIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5344.18-5344.25" *)
  input [15:0] DINBDIN;
  wire [15:0] DINBDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5345.17-5345.26" *)
  input [1:0] DINPADINP;
  wire [1:0] DINPADINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5346.17-5346.26" *)
  input [1:0] DINPBDINP;
  wire [1:0] DINPBDINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5315.19-5315.28" *)
  output [15:0] DOUTADOUT;
  wire [15:0] DOUTADOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5316.19-5316.28" *)
  output [15:0] DOUTBDOUT;
  wire [15:0] DOUTBDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5317.18-5317.29" *)
  output [1:0] DOUTPADOUTP;
  wire [1:0] DOUTPADOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5318.18-5318.29" *)
  output [1:0] DOUTPBDOUTP;
  wire [1:0] DOUTPBDOUTP;
  (* invertible_pin = "IS_ENARDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5348.11-5348.18" *)
  input ENARDEN;
  wire ENARDEN;
  (* invertible_pin = "IS_ENBWREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5350.11-5350.18" *)
  input ENBWREN;
  wire ENBWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5351.11-5351.22" *)
  input REGCEAREGCE;
  wire REGCEAREGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5352.11-5352.17" *)
  input REGCEB;
  wire REGCEB;
  (* invertible_pin = "IS_RSTRAMARSTRAM_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5354.11-5354.24" *)
  input RSTRAMARSTRAM;
  wire RSTRAMARSTRAM;
  (* invertible_pin = "IS_RSTRAMB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5356.11-5356.18" *)
  input RSTRAMB;
  wire RSTRAMB;
  (* invertible_pin = "IS_RSTREGARSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5358.11-5358.24" *)
  input RSTREGARSTREG;
  wire RSTREGARSTREG;
  (* invertible_pin = "IS_RSTREGB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5360.11-5360.18" *)
  input RSTREGB;
  wire RSTREGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5361.11-5361.16" *)
  input SLEEP;
  wire SLEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5362.17-5362.20" *)
  input [1:0] WEA;
  wire [1:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5363.17-5363.22" *)
  input [3:0] WEBWE;
  wire [3:0] WEBWE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4699.1-4793.10" *)
module RAMB18SDP(DO, DOP, RDCLK, RDEN, REGCE, SSR, WRCLK, WREN, WRADDR, RDADDR, DI, DIP, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4790.18-4790.20" *)
  input [31:0] DI;
  wire [31:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4791.17-4791.20" *)
  input [3:0] DIP;
  wire [3:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4778.19-4778.21" *)
  output [31:0] DO;
  wire [31:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4779.18-4779.21" *)
  output [3:0] DOP;
  wire [3:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4789.17-4789.23" *)
  input [8:0] RDADDR;
  wire [8:0] RDADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4781.11-4781.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4782.11-4782.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4783.11-4783.16" *)
  input REGCE;
  wire REGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4784.11-4784.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4792.17-4792.19" *)
  input [3:0] WE;
  wire [3:0] WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4788.17-4788.23" *)
  input [8:0] WRADDR;
  wire [8:0] WRADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4786.11-4786.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4787.11-4787.15" *)
  input WREN;
  wire WREN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4257.1-4272.10" *)
module RAMB32_S64_ECC(STATUS, DO, RDCLK, RDEN, SSR, WRCLK, WREN, DI, RDADDR, WRADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4269.18-4269.20" *)
  input [63:0] DI;
  wire [63:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4261.19-4261.21" *)
  output [63:0] DO;
  wire [63:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4270.17-4270.23" *)
  input [8:0] RDADDR;
  wire [8:0] RDADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4263.11-4263.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4264.11-4264.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4265.11-4265.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4260.18-4260.24" *)
  output [1:0] STATUS;
  wire [1:0] STATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4271.17-4271.23" *)
  input [8:0] WRADDR;
  wire [8:0] WRADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4267.11-4267.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4268.11-4268.15" *)
  input WREN;
  wire WREN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4505.1-4697.10" *)
module RAMB36(CASCADEOUTLATA, CASCADEOUTREGA, CASCADEOUTLATB, CASCADEOUTREGB, DOA, DOB, DOPA, DOPB, ENA, CLKA, SSRA, CASCADEINLATA, CASCADEINREGA, REGCEA, ENB, CLKB, SSRB, CASCADEINLATB, CASCADEINREGB, REGCEB, ADDRA
, ADDRB, DIA, DIB, DIPA, DIPB, WEA, WEB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4689.18-4689.23" *)
  input [15:0] ADDRA;
  wire [15:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4690.18-4690.23" *)
  input [15:0] ADDRB;
  wire [15:0] ADDRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4679.11-4679.24" *)
  input CASCADEINLATA;
  wire CASCADEINLATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4686.11-4686.24" *)
  input CASCADEINLATB;
  wire CASCADEINLATB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4680.11-4680.24" *)
  input CASCADEINREGA;
  wire CASCADEINREGA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4687.11-4687.24" *)
  input CASCADEINREGB;
  wire CASCADEINREGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4667.12-4667.26" *)
  output CASCADEOUTLATA;
  wire CASCADEOUTLATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4669.12-4669.26" *)
  output CASCADEOUTLATB;
  wire CASCADEOUTLATB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4668.12-4668.26" *)
  output CASCADEOUTREGA;
  wire CASCADEOUTREGA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4670.12-4670.26" *)
  output CASCADEOUTREGB;
  wire CASCADEOUTREGB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4677.11-4677.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4684.11-4684.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4691.18-4691.21" *)
  input [31:0] DIA;
  wire [31:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4692.18-4692.21" *)
  input [31:0] DIB;
  wire [31:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4693.17-4693.21" *)
  input [3:0] DIPA;
  wire [3:0] DIPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4694.17-4694.21" *)
  input [3:0] DIPB;
  wire [3:0] DIPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4671.19-4671.22" *)
  output [31:0] DOA;
  wire [31:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4672.19-4672.22" *)
  output [31:0] DOB;
  wire [31:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4673.18-4673.22" *)
  output [3:0] DOPA;
  wire [3:0] DOPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4674.18-4674.22" *)
  output [3:0] DOPB;
  wire [3:0] DOPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4675.11-4675.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4682.11-4682.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4681.11-4681.17" *)
  input REGCEA;
  wire REGCEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4688.11-4688.17" *)
  input REGCEB;
  wire REGCEB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4678.11-4678.15" *)
  input SSRA;
  wire SSRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4685.11-4685.15" *)
  input SSRB;
  wire SSRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4695.17-4695.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4696.17-4696.20" *)
  input [3:0] WEB;
  wire [3:0] WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4130.1-4392.10" *)
module RAMB36E1(CASCADEOUTA, CASCADEOUTB, DOADO, DOBDO, DOPADOP, DOPBDOP, ECCPARITY, RDADDRECC, SBITERR, DBITERR, ENARDEN, CLKARDCLK, RSTRAMARSTRAM, RSTREGARSTREG, CASCADEINA, REGCEAREGCE, ENBWREN, CLKBWRCLK, RSTRAMB, RSTREGB, CASCADEINB
, REGCEB, INJECTDBITERR, INJECTSBITERR, ADDRARDADDR, ADDRBWRADDR, DIADI, DIBDI, DIPADIP, DIPBDIP, WEA, WEBWE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4165.18-4165.29" *)
  input [15:0] ADDRARDADDR;
  wire [15:0] ADDRARDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4166.18-4166.29" *)
  input [15:0] ADDRBWRADDR;
  wire [15:0] ADDRBWRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4150.11-4150.21" *)
  input CASCADEINA;
  wire CASCADEINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4161.11-4161.21" *)
  input CASCADEINB;
  wire CASCADEINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4131.12-4131.23" *)
  output CASCADEOUTA;
  wire CASCADEOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4132.12-4132.23" *)
  output CASCADEOUTB;
  wire CASCADEOUTB;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKARDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4145.11-4145.20" *)
  input CLKARDCLK;
  wire CLKARDCLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKBWRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4156.11-4156.20" *)
  input CLKBWRCLK;
  wire CLKBWRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4140.12-4140.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4167.18-4167.23" *)
  input [31:0] DIADI;
  wire [31:0] DIADI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4168.18-4168.23" *)
  input [31:0] DIBDI;
  wire [31:0] DIBDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4169.17-4169.24" *)
  input [3:0] DIPADIP;
  wire [3:0] DIPADIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4170.17-4170.24" *)
  input [3:0] DIPBDIP;
  wire [3:0] DIPBDIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4133.19-4133.24" *)
  output [31:0] DOADO;
  wire [31:0] DOADO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4134.19-4134.24" *)
  output [31:0] DOBDO;
  wire [31:0] DOBDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4135.18-4135.25" *)
  output [3:0] DOPADOP;
  wire [3:0] DOPADOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4136.18-4136.25" *)
  output [3:0] DOPBDOP;
  wire [3:0] DOPBDOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4137.18-4137.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* invertible_pin = "IS_ENARDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4142.11-4142.18" *)
  input ENARDEN;
  wire ENARDEN;
  (* invertible_pin = "IS_ENBWREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4153.11-4153.18" *)
  input ENBWREN;
  wire ENBWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4163.11-4163.24" *)
  input INJECTDBITERR;
  wire INJECTDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4164.11-4164.24" *)
  input INJECTSBITERR;
  wire INJECTSBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4138.18-4138.27" *)
  output [8:0] RDADDRECC;
  wire [8:0] RDADDRECC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4151.11-4151.22" *)
  input REGCEAREGCE;
  wire REGCEAREGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4162.11-4162.17" *)
  input REGCEB;
  wire REGCEB;
  (* invertible_pin = "IS_RSTRAMARSTRAM_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4147.11-4147.24" *)
  input RSTRAMARSTRAM;
  wire RSTRAMARSTRAM;
  (* invertible_pin = "IS_RSTRAMB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4158.11-4158.18" *)
  input RSTRAMB;
  wire RSTRAMB;
  (* invertible_pin = "IS_RSTREGARSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4149.11-4149.24" *)
  input RSTREGARSTREG;
  wire RSTREGARSTREG;
  (* invertible_pin = "IS_RSTREGB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4160.11-4160.18" *)
  input RSTREGB;
  wire RSTREGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4139.12-4139.19" *)
  output SBITERR;
  wire SBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4171.17-4171.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4172.17-4172.22" *)
  input [7:0] WEBWE;
  wire [7:0] WEBWE;
  specify
    $setup(ADDRARDADDR, posedge CLKARDCLK, 566: 566: 566);
  endspecify
  specify
    $setup(ADDRBWRADDR, posedge CLKBWRCLK, 566: 566: 566);
  endspecify
  specify
    $setup(WEA, posedge CLKARDCLK, 532: 532: 532);
  endspecify
  specify
    $setup(WEBWE, posedge CLKBWRCLK, 532: 532: 532);
  endspecify
  specify
    $setup(REGCEAREGCE, posedge CLKARDCLK, 360: 360: 360);
  endspecify
  specify
    $setup(RSTREGARSTREG, posedge CLKARDCLK, 342: 342: 342);
  endspecify
  specify
    $setup(REGCEB, posedge CLKBWRCLK, 360: 360: 360);
  endspecify
  specify
    $setup(RSTREGB, posedge CLKBWRCLK, 342: 342: 342);
  endspecify
  specify
    $setup(DIADI, posedge CLKARDCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIBDI, posedge CLKBWRCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIPADIP, posedge CLKARDCLK, 737: 737: 737);
  endspecify
  specify
    $setup(DIPBDIP, posedge CLKBWRCLK, 737: 737: 737);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOADO : 32'hxxxxxxxx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOPADOP : 4'hx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOADO : 32'hxxxxxxxx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKARDCLK => (DOPADOP : 4'hx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOBDO : 32'hxxxxxxxx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOPBDOP : 4'hx)) = (2454:2454:2454, 2454:2454:2454);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOBDO : 32'hxxxxxxxx)) = (882:882:882, 882:882:882);
  endspecify
  specify
    if (1'h0) (posedge CLKBWRCLK => (DOPBDOP : 4'hx)) = (882:882:882, 882:882:882);
  endspecify
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5366.1-5610.10" *)
module RAMB36E2(CASDOUTA, CASDOUTB, CASDOUTPA, CASDOUTPB, CASOUTDBITERR, CASOUTSBITERR, DBITERR, DOUTADOUT, DOUTBDOUT, DOUTPADOUTP, DOUTPBDOUTP, ECCPARITY, RDADDRECC, SBITERR, ADDRARDADDR, ADDRBWRADDR, ADDRENA, ADDRENB, CASDIMUXA, CASDIMUXB, CASDINA
, CASDINB, CASDINPA, CASDINPB, CASDOMUXA, CASDOMUXB, CASDOMUXEN_A, CASDOMUXEN_B, CASINDBITERR, CASINSBITERR, CASOREGIMUXA, CASOREGIMUXB, CASOREGIMUXEN_A, CASOREGIMUXEN_B, CLKARDCLK, CLKBWRCLK, DINADIN, DINBDIN, DINPADINP, DINPBDINP, ECCPIPECE, ENARDEN
, ENBWREN, INJECTDBITERR, INJECTSBITERR, REGCEAREGCE, REGCEB, RSTRAMARSTRAM, RSTRAMB, RSTREGARSTREG, RSTREGB, SLEEP, WEA, WEBWE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5560.18-5560.29" *)
  input [14:0] ADDRARDADDR;
  wire [14:0] ADDRARDADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5561.18-5561.29" *)
  input [14:0] ADDRBWRADDR;
  wire [14:0] ADDRBWRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5562.11-5562.18" *)
  input ADDRENA;
  wire ADDRENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5563.11-5563.18" *)
  input ADDRENB;
  wire ADDRENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5564.11-5564.20" *)
  input CASDIMUXA;
  wire CASDIMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5565.11-5565.20" *)
  input CASDIMUXB;
  wire CASDIMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5566.18-5566.25" *)
  input [31:0] CASDINA;
  wire [31:0] CASDINA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5567.18-5567.25" *)
  input [31:0] CASDINB;
  wire [31:0] CASDINB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5568.17-5568.25" *)
  input [3:0] CASDINPA;
  wire [3:0] CASDINPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5569.17-5569.25" *)
  input [3:0] CASDINPB;
  wire [3:0] CASDINPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5570.11-5570.20" *)
  input CASDOMUXA;
  wire CASDOMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5571.11-5571.20" *)
  input CASDOMUXB;
  wire CASDOMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5572.11-5572.23" *)
  input CASDOMUXEN_A;
  wire CASDOMUXEN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5573.11-5573.23" *)
  input CASDOMUXEN_B;
  wire CASDOMUXEN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5546.19-5546.27" *)
  output [31:0] CASDOUTA;
  wire [31:0] CASDOUTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5547.19-5547.27" *)
  output [31:0] CASDOUTB;
  wire [31:0] CASDOUTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5548.18-5548.27" *)
  output [3:0] CASDOUTPA;
  wire [3:0] CASDOUTPA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5549.18-5549.27" *)
  output [3:0] CASDOUTPB;
  wire [3:0] CASDOUTPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5574.11-5574.23" *)
  input CASINDBITERR;
  wire CASINDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5575.11-5575.23" *)
  input CASINSBITERR;
  wire CASINSBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5576.11-5576.23" *)
  input CASOREGIMUXA;
  wire CASOREGIMUXA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5577.11-5577.23" *)
  input CASOREGIMUXB;
  wire CASOREGIMUXB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5578.11-5578.26" *)
  input CASOREGIMUXEN_A;
  wire CASOREGIMUXEN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5579.11-5579.26" *)
  input CASOREGIMUXEN_B;
  wire CASOREGIMUXEN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5550.12-5550.25" *)
  output CASOUTDBITERR;
  wire CASOUTDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5551.12-5551.25" *)
  output CASOUTSBITERR;
  wire CASOUTSBITERR;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKARDCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5582.11-5582.20" *)
  input CLKARDCLK;
  wire CLKARDCLK;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLKBWRCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5585.11-5585.20" *)
  input CLKBWRCLK;
  wire CLKBWRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5552.12-5552.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5586.18-5586.25" *)
  input [31:0] DINADIN;
  wire [31:0] DINADIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5587.18-5587.25" *)
  input [31:0] DINBDIN;
  wire [31:0] DINBDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5588.17-5588.26" *)
  input [3:0] DINPADINP;
  wire [3:0] DINPADINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5589.17-5589.26" *)
  input [3:0] DINPBDINP;
  wire [3:0] DINPBDINP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5553.19-5553.28" *)
  output [31:0] DOUTADOUT;
  wire [31:0] DOUTADOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5554.19-5554.28" *)
  output [31:0] DOUTBDOUT;
  wire [31:0] DOUTBDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5555.18-5555.29" *)
  output [3:0] DOUTPADOUTP;
  wire [3:0] DOUTPADOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5556.18-5556.29" *)
  output [3:0] DOUTPBDOUTP;
  wire [3:0] DOUTPBDOUTP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5557.18-5557.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5590.11-5590.20" *)
  input ECCPIPECE;
  wire ECCPIPECE;
  (* invertible_pin = "IS_ENARDEN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5592.11-5592.18" *)
  input ENARDEN;
  wire ENARDEN;
  (* invertible_pin = "IS_ENBWREN_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5594.11-5594.18" *)
  input ENBWREN;
  wire ENBWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5595.11-5595.24" *)
  input INJECTDBITERR;
  wire INJECTDBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5596.11-5596.24" *)
  input INJECTSBITERR;
  wire INJECTSBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5558.18-5558.27" *)
  output [8:0] RDADDRECC;
  wire [8:0] RDADDRECC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5597.11-5597.22" *)
  input REGCEAREGCE;
  wire REGCEAREGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5598.11-5598.17" *)
  input REGCEB;
  wire REGCEB;
  (* invertible_pin = "IS_RSTRAMARSTRAM_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5600.11-5600.24" *)
  input RSTRAMARSTRAM;
  wire RSTRAMARSTRAM;
  (* invertible_pin = "IS_RSTRAMB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5602.11-5602.18" *)
  input RSTRAMB;
  wire RSTRAMB;
  (* invertible_pin = "IS_RSTREGARSTREG_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5604.11-5604.24" *)
  input RSTREGARSTREG;
  wire RSTREGARSTREG;
  (* invertible_pin = "IS_RSTREGB_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5606.11-5606.18" *)
  input RSTREGB;
  wire RSTREGB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5559.12-5559.19" *)
  output SBITERR;
  wire SBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5607.11-5607.16" *)
  input SLEEP;
  wire SLEEP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5608.17-5608.20" *)
  input [3:0] WEA;
  wire [3:0] WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5609.17-5609.22" *)
  input [7:0] WEBWE;
  wire [7:0] WEBWE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4795.1-4967.10" *)
module RAMB36SDP(DBITERR, SBITERR, DO, DOP, ECCPARITY, RDCLK, RDEN, REGCE, SSR, WRCLK, WREN, WRADDR, RDADDR, DI, DIP, WE);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4949.12-4949.19" *)
  output DBITERR;
  wire DBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4964.18-4964.20" *)
  input [63:0] DI;
  wire [63:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4965.17-4965.20" *)
  input [7:0] DIP;
  wire [7:0] DIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4951.19-4951.21" *)
  output [63:0] DO;
  wire [63:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4952.18-4952.21" *)
  output [7:0] DOP;
  wire [7:0] DOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4953.18-4953.27" *)
  output [7:0] ECCPARITY;
  wire [7:0] ECCPARITY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4963.17-4963.23" *)
  input [8:0] RDADDR;
  wire [8:0] RDADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4955.11-4955.16" *)
  input RDCLK;
  wire RDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4956.11-4956.15" *)
  input RDEN;
  wire RDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4957.11-4957.16" *)
  input REGCE;
  wire REGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4950.12-4950.19" *)
  output SBITERR;
  wire SBITERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4958.11-4958.14" *)
  input SSR;
  wire SSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4966.17-4966.19" *)
  input [7:0] WE;
  wire [7:0] WE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4962.17-4962.23" *)
  input [8:0] WRADDR;
  wire [8:0] WRADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4960.11-4960.16" *)
  input WRCLK;
  wire WRCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4961.11-4961.15" *)
  input WREN;
  wire WREN;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3.1-28.10" *)
module RAMB4_S1(DO, ADDR, DI, EN, CLK, WE, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21.18-21.22" *)
  input [11:0] ADDR;
  wire [11:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25.11-25.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22.17-22.19" *)
  input DI;
  wire DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20.18-20.20" *)
  output DO;
  wire DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23.11-23.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27.11-27.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26.11-26.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:111.1-136.10" *)
module RAMB4_S16(DO, ADDR, DI, EN, CLK, WE, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:129.17-129.21" *)
  input [7:0] ADDR;
  wire [7:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:133.11-133.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:130.18-130.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:128.19-128.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:131.11-131.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:135.11-135.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:134.11-134.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:642.1-676.10" *)
module RAMB4_S16_S16(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:661.17-661.22" *)
  input [7:0] ADDRA;
  wire [7:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:669.17-669.22" *)
  input [7:0] ADDRB;
  wire [7:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:665.11-665.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:673.11-673.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:662.18-662.21" *)
  input [15:0] DIA;
  wire [15:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:670.18-670.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:660.19-660.22" *)
  output [15:0] DOA;
  wire [15:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:668.19-668.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:663.11-663.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:671.11-671.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:667.11-667.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:675.11-675.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:666.11-666.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:674.11-674.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:138.1-172.10" *)
module RAMB4_S1_S1(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:157.18-157.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:165.18-165.23" *)
  input [11:0] ADDRB;
  wire [11:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:161.11-161.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:169.11-169.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:158.17-158.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:166.17-166.20" *)
  input DIB;
  wire DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:156.18-156.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:164.18-164.21" *)
  output DOB;
  wire DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:159.11-159.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:167.11-167.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:163.11-163.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:171.11-171.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:162.11-162.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:170.11-170.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:282.1-316.10" *)
module RAMB4_S1_S16(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:301.18-301.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:309.17-309.22" *)
  input [7:0] ADDRB;
  wire [7:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:305.11-305.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:313.11-313.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:302.17-302.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:310.18-310.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:300.18-300.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:308.19-308.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:303.11-303.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:311.11-311.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:307.11-307.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:315.11-315.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:306.11-306.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:314.11-314.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:174.1-208.10" *)
module RAMB4_S1_S2(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:193.18-193.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:201.18-201.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:197.11-197.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:205.11-205.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:194.17-194.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:202.17-202.20" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:192.18-192.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:200.18-200.21" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:195.11-195.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:203.11-203.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:199.11-199.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:207.11-207.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:198.11-198.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:206.11-206.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:210.1-244.10" *)
module RAMB4_S1_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:229.18-229.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:237.17-237.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:233.11-233.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:241.11-241.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:230.17-230.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:238.17-238.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:228.18-228.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:236.18-236.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:231.11-231.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:239.11-239.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:235.11-235.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:243.11-243.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:234.11-234.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:242.11-242.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:246.1-280.10" *)
module RAMB4_S1_S8(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:265.18-265.23" *)
  input [11:0] ADDRA;
  wire [11:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:273.17-273.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:269.11-269.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:277.11-277.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:266.17-266.20" *)
  input DIA;
  wire DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:274.17-274.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:264.18-264.21" *)
  output DOA;
  wire DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:272.18-272.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:267.11-267.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:275.11-275.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:271.11-271.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:279.11-279.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:270.11-270.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:278.11-278.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30.1-55.10" *)
module RAMB4_S2(DO, ADDR, DI, EN, CLK, WE, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:48.18-48.22" *)
  input [10:0] ADDR;
  wire [10:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:52.11-52.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:49.17-49.19" *)
  input [1:0] DI;
  wire [1:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:47.18-47.20" *)
  output [1:0] DO;
  wire [1:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:50.11-50.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:54.11-54.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:53.11-53.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:426.1-460.10" *)
module RAMB4_S2_S16(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:445.18-445.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:453.17-453.22" *)
  input [7:0] ADDRB;
  wire [7:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:449.11-449.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:457.11-457.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:446.17-446.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:454.18-454.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:444.18-444.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:452.19-452.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:447.11-447.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:455.11-455.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:451.11-451.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:459.11-459.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:450.11-450.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:458.11-458.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:318.1-352.10" *)
module RAMB4_S2_S2(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:337.18-337.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:345.18-345.23" *)
  input [10:0] ADDRB;
  wire [10:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:341.11-341.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:349.11-349.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:338.17-338.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:346.17-346.20" *)
  input [1:0] DIB;
  wire [1:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:336.18-336.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:344.18-344.21" *)
  output [1:0] DOB;
  wire [1:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:339.11-339.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:347.11-347.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:343.11-343.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:351.11-351.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:342.11-342.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:350.11-350.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:354.1-388.10" *)
module RAMB4_S2_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:373.18-373.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:381.17-381.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:377.11-377.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:385.11-385.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:374.17-374.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:382.17-382.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:372.18-372.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:380.18-380.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:375.11-375.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:383.11-383.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:379.11-379.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:387.11-387.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:378.11-378.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:386.11-386.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:390.1-424.10" *)
module RAMB4_S2_S8(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:409.18-409.23" *)
  input [10:0] ADDRA;
  wire [10:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:417.17-417.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:413.11-413.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:421.11-421.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:410.17-410.20" *)
  input [1:0] DIA;
  wire [1:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:418.17-418.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:408.18-408.21" *)
  output [1:0] DOA;
  wire [1:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:416.18-416.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:411.11-411.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:419.11-419.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:415.11-415.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:423.11-423.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:414.11-414.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:422.11-422.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:57.1-82.10" *)
module RAMB4_S4(DO, ADDR, DI, EN, CLK, WE, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:75.17-75.21" *)
  input [9:0] ADDR;
  wire [9:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:79.11-79.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:76.17-76.19" *)
  input [3:0] DI;
  wire [3:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:74.18-74.20" *)
  output [3:0] DO;
  wire [3:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:77.11-77.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:81.11-81.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:80.11-80.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:534.1-568.10" *)
module RAMB4_S4_S16(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:553.17-553.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:561.17-561.22" *)
  input [7:0] ADDRB;
  wire [7:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:557.11-557.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:565.11-565.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:554.17-554.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:562.18-562.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:552.18-552.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:560.19-560.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:555.11-555.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:563.11-563.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:559.11-559.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:567.11-567.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:558.11-558.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:566.11-566.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:462.1-496.10" *)
module RAMB4_S4_S4(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:481.17-481.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:489.17-489.22" *)
  input [9:0] ADDRB;
  wire [9:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:485.11-485.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:493.11-493.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:482.17-482.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:490.17-490.20" *)
  input [3:0] DIB;
  wire [3:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:480.18-480.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:488.18-488.21" *)
  output [3:0] DOB;
  wire [3:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:483.11-483.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:491.11-491.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:487.11-487.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:495.11-495.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:486.11-486.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:494.11-494.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:498.1-532.10" *)
module RAMB4_S4_S8(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:517.17-517.22" *)
  input [9:0] ADDRA;
  wire [9:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:525.17-525.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:521.11-521.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:529.11-529.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:518.17-518.20" *)
  input [3:0] DIA;
  wire [3:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:526.17-526.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:516.18-516.21" *)
  output [3:0] DOA;
  wire [3:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:524.18-524.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:519.11-519.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:527.11-527.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:523.11-523.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:531.11-531.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:522.11-522.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:530.11-530.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:84.1-109.10" *)
module RAMB4_S8(DO, ADDR, DI, EN, CLK, WE, RST);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:102.17-102.21" *)
  input [8:0] ADDR;
  wire [8:0] ADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:106.11-106.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:103.17-103.19" *)
  input [7:0] DI;
  wire [7:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:101.18-101.20" *)
  output [7:0] DO;
  wire [7:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:104.11-104.13" *)
  input EN;
  wire EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:108.11-108.14" *)
  input RST;
  wire RST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:107.11-107.13" *)
  input WE;
  wire WE;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:606.1-640.10" *)
module RAMB4_S8_S16(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:625.17-625.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:633.17-633.22" *)
  input [7:0] ADDRB;
  wire [7:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:629.11-629.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:637.11-637.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:626.17-626.20" *)
  input [7:0] DIA;
  wire [7:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:634.18-634.21" *)
  input [15:0] DIB;
  wire [15:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:624.18-624.21" *)
  output [7:0] DOA;
  wire [7:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:632.19-632.22" *)
  output [15:0] DOB;
  wire [15:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:627.11-627.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:635.11-635.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:631.11-631.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:639.11-639.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:630.11-630.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:638.11-638.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:570.1-604.10" *)
module RAMB4_S8_S8(DOA, ADDRA, DIA, ENA, CLKA, WEA, RSTA, DOB, ADDRB, DIB, ENB, CLKB, WEB, RSTB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:589.17-589.22" *)
  input [8:0] ADDRA;
  wire [8:0] ADDRA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:597.17-597.22" *)
  input [8:0] ADDRB;
  wire [8:0] ADDRB;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:593.11-593.15" *)
  input CLKA;
  wire CLKA;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:601.11-601.15" *)
  input CLKB;
  wire CLKB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:590.17-590.20" *)
  input [7:0] DIA;
  wire [7:0] DIA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:598.17-598.20" *)
  input [7:0] DIB;
  wire [7:0] DIB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:588.18-588.21" *)
  output [7:0] DOA;
  wire [7:0] DOA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:596.18-596.21" *)
  output [7:0] DOB;
  wire [7:0] DOB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:591.11-591.14" *)
  input ENA;
  wire ENA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:599.11-599.14" *)
  input ENB;
  wire ENB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:595.11-595.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:603.11-603.15" *)
  input RSTB;
  wire RSTB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:594.11-594.14" *)
  input WEA;
  wire WEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:602.11-602.14" *)
  input WEB;
  wire WEB;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4031.1-4110.10" *)
module RAMB8BWER(DOADO, DOBDO, DOPADOP, DOPBDOP, ADDRAWRADDR, ADDRBRDADDR, CLKAWRCLK, CLKBRDCLK, DIADI, DIBDI, DIPADIP, DIPBDIP, ENAWREN, ENBRDEN, REGCEA, REGCEBREGCE, RSTA, RSTBRST, WEAWEL, WEBWEU);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4092.18-4092.29" *)
  input [12:0] ADDRAWRADDR;
  wire [12:0] ADDRAWRADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4093.18-4093.29" *)
  input [12:0] ADDRBRDADDR;
  wire [12:0] ADDRBRDADDR;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4095.11-4095.20" *)
  input CLKAWRCLK;
  wire CLKAWRCLK;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4097.11-4097.20" *)
  input CLKBRDCLK;
  wire CLKBRDCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4098.18-4098.23" *)
  input [15:0] DIADI;
  wire [15:0] DIADI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4099.18-4099.23" *)
  input [15:0] DIBDI;
  wire [15:0] DIBDI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4100.17-4100.24" *)
  input [1:0] DIPADIP;
  wire [1:0] DIPADIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4101.17-4101.24" *)
  input [1:0] DIPBDIP;
  wire [1:0] DIPBDIP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4088.19-4088.24" *)
  output [15:0] DOADO;
  wire [15:0] DOADO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4089.19-4089.24" *)
  output [15:0] DOBDO;
  wire [15:0] DOBDO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4090.18-4090.25" *)
  output [1:0] DOPADOP;
  wire [1:0] DOPADOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4091.18-4091.25" *)
  output [1:0] DOPBDOP;
  wire [1:0] DOPBDOP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4102.11-4102.18" *)
  input ENAWREN;
  wire ENAWREN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4103.11-4103.18" *)
  input ENBRDEN;
  wire ENBRDEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4104.11-4104.17" *)
  input REGCEA;
  wire REGCEA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4105.11-4105.22" *)
  input REGCEBREGCE;
  wire REGCEBREGCE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4106.11-4106.15" *)
  input RSTA;
  wire RSTA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4107.11-4107.18" *)
  input RSTBRST;
  wire RSTBRST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4108.17-4108.23" *)
  input [1:0] WEAWEL;
  wire [1:0] WEAWEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4109.17-4109.23" *)
  input [1:0] WEBWEU;
  wire [1:0] WEBWEU;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19786.1-19852.10" *)
module RFADC(CLK_ADC, CLK_DIST_OUT_NORTH, CLK_DIST_OUT_SOUTH, DATA_ADC0, DATA_ADC1, DATA_ADC2, DATA_ADC3, DOUT, DRDY, PLL_DMON_OUT, PLL_REFCLK_OUT, STATUS_ADC0, STATUS_ADC1, STATUS_ADC2, STATUS_ADC3, STATUS_COMMON, SYSREF_OUT_NORTH, SYSREF_OUT_SOUTH, T1_ALLOWED_SOUTH, ADC_CLK_N, ADC_CLK_P
, CLK_DIST_IN_NORTH, CLK_DIST_IN_SOUTH, CLK_FIFO_LM, CONTROL_ADC0, CONTROL_ADC1, CONTROL_ADC2, CONTROL_ADC3, CONTROL_COMMON, DADDR, DCLK, DEN, DI, DWE, FABRIC_CLK, PLL_MONCLK, PLL_REFCLK_IN, SYSREF_IN_NORTH, SYSREF_IN_SOUTH, SYSREF_N, SYSREF_P, T1_ALLOWED_NORTH
, VIN0_N, VIN0_P, VIN1_N, VIN1_P, VIN2_N, VIN2_P, VIN3_N, VIN3_P, VIN_I01_N, VIN_I01_P, VIN_I23_N, VIN_I23_P);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19817.11-19817.20" *)
  input ADC_CLK_N;
  wire ADC_CLK_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19818.11-19818.20" *)
  input ADC_CLK_P;
  wire ADC_CLK_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19798.12-19798.19" *)
  output CLK_ADC;
  wire CLK_ADC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19819.11-19819.28" *)
  input CLK_DIST_IN_NORTH;
  wire CLK_DIST_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19820.11-19820.28" *)
  input CLK_DIST_IN_SOUTH;
  wire CLK_DIST_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19799.12-19799.30" *)
  output CLK_DIST_OUT_NORTH;
  wire CLK_DIST_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19800.12-19800.30" *)
  output CLK_DIST_OUT_SOUTH;
  wire CLK_DIST_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19821.11-19821.22" *)
  input CLK_FIFO_LM;
  wire CLK_FIFO_LM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19822.18-19822.30" *)
  input [15:0] CONTROL_ADC0;
  wire [15:0] CONTROL_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19823.18-19823.30" *)
  input [15:0] CONTROL_ADC1;
  wire [15:0] CONTROL_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19824.18-19824.30" *)
  input [15:0] CONTROL_ADC2;
  wire [15:0] CONTROL_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19825.18-19825.30" *)
  input [15:0] CONTROL_ADC3;
  wire [15:0] CONTROL_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19826.18-19826.32" *)
  input [15:0] CONTROL_COMMON;
  wire [15:0] CONTROL_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19827.18-19827.23" *)
  input [11:0] DADDR;
  wire [11:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19801.20-19801.29" *)
  output [191:0] DATA_ADC0;
  wire [191:0] DATA_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19802.20-19802.29" *)
  output [191:0] DATA_ADC1;
  wire [191:0] DATA_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19803.20-19803.29" *)
  output [191:0] DATA_ADC2;
  wire [191:0] DATA_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19804.20-19804.29" *)
  output [191:0] DATA_ADC3;
  wire [191:0] DATA_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19828.11-19828.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19829.11-19829.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19830.18-19830.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19805.19-19805.23" *)
  output [15:0] DOUT;
  wire [15:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19806.12-19806.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19831.11-19831.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19832.11-19832.21" *)
  input FABRIC_CLK;
  wire FABRIC_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19807.12-19807.24" *)
  output PLL_DMON_OUT;
  wire PLL_DMON_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19833.11-19833.21" *)
  input PLL_MONCLK;
  wire PLL_MONCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19834.11-19834.24" *)
  input PLL_REFCLK_IN;
  wire PLL_REFCLK_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19808.12-19808.26" *)
  output PLL_REFCLK_OUT;
  wire PLL_REFCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19809.19-19809.30" *)
  output [23:0] STATUS_ADC0;
  wire [23:0] STATUS_ADC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19810.19-19810.30" *)
  output [23:0] STATUS_ADC1;
  wire [23:0] STATUS_ADC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19811.19-19811.30" *)
  output [23:0] STATUS_ADC2;
  wire [23:0] STATUS_ADC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19812.19-19812.30" *)
  output [23:0] STATUS_ADC3;
  wire [23:0] STATUS_ADC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19813.19-19813.32" *)
  output [23:0] STATUS_COMMON;
  wire [23:0] STATUS_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19835.11-19835.26" *)
  input SYSREF_IN_NORTH;
  wire SYSREF_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19836.11-19836.26" *)
  input SYSREF_IN_SOUTH;
  wire SYSREF_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19837.11-19837.19" *)
  input SYSREF_N;
  wire SYSREF_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19814.12-19814.28" *)
  output SYSREF_OUT_NORTH;
  wire SYSREF_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19815.12-19815.28" *)
  output SYSREF_OUT_SOUTH;
  wire SYSREF_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19838.11-19838.19" *)
  input SYSREF_P;
  wire SYSREF_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19839.11-19839.27" *)
  input T1_ALLOWED_NORTH;
  wire T1_ALLOWED_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19816.12-19816.28" *)
  output T1_ALLOWED_SOUTH;
  wire T1_ALLOWED_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19840.11-19840.17" *)
  input VIN0_N;
  wire VIN0_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19841.11-19841.17" *)
  input VIN0_P;
  wire VIN0_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19842.11-19842.17" *)
  input VIN1_N;
  wire VIN1_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19843.11-19843.17" *)
  input VIN1_P;
  wire VIN1_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19844.11-19844.17" *)
  input VIN2_N;
  wire VIN2_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19845.11-19845.17" *)
  input VIN2_P;
  wire VIN2_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19846.11-19846.17" *)
  input VIN3_N;
  wire VIN3_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19847.11-19847.17" *)
  input VIN3_P;
  wire VIN3_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19848.11-19848.20" *)
  input VIN_I01_N;
  wire VIN_I01_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19849.11-19849.20" *)
  input VIN_I01_P;
  wire VIN_I01_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19850.11-19850.20" *)
  input VIN_I23_N;
  wire VIN_I23_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19851.11-19851.20" *)
  input VIN_I23_P;
  wire VIN_I23_P;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19723.1-19784.10" *)
module RFDAC(CLK_DAC, CLK_DIST_OUT_NORTH, CLK_DIST_OUT_SOUTH, DOUT, DRDY, PLL_DMON_OUT, PLL_REFCLK_OUT, STATUS_COMMON, STATUS_DAC0, STATUS_DAC1, STATUS_DAC2, STATUS_DAC3, SYSREF_OUT_NORTH, SYSREF_OUT_SOUTH, T1_ALLOWED_SOUTH, VOUT0_N, VOUT0_P, VOUT1_N, VOUT1_P, VOUT2_N, VOUT2_P
, VOUT3_N, VOUT3_P, CLK_DIST_IN_NORTH, CLK_DIST_IN_SOUTH, CLK_FIFO_LM, CONTROL_COMMON, CONTROL_DAC0, CONTROL_DAC1, CONTROL_DAC2, CONTROL_DAC3, DAC_CLK_N, DAC_CLK_P, DADDR, DATA_DAC0, DATA_DAC1, DATA_DAC2, DATA_DAC3, DCLK, DEN, DI, DWE
, FABRIC_CLK, PLL_MONCLK, PLL_REFCLK_IN, SYSREF_IN_NORTH, SYSREF_IN_SOUTH, SYSREF_N, SYSREF_P, T1_ALLOWED_NORTH);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19734.12-19734.19" *)
  output CLK_DAC;
  wire CLK_DAC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19757.11-19757.28" *)
  input CLK_DIST_IN_NORTH;
  wire CLK_DIST_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19758.11-19758.28" *)
  input CLK_DIST_IN_SOUTH;
  wire CLK_DIST_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19735.12-19735.30" *)
  output CLK_DIST_OUT_NORTH;
  wire CLK_DIST_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19736.12-19736.30" *)
  output CLK_DIST_OUT_SOUTH;
  wire CLK_DIST_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19759.11-19759.22" *)
  input CLK_FIFO_LM;
  wire CLK_FIFO_LM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19760.18-19760.32" *)
  input [15:0] CONTROL_COMMON;
  wire [15:0] CONTROL_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19761.18-19761.30" *)
  input [15:0] CONTROL_DAC0;
  wire [15:0] CONTROL_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19762.18-19762.30" *)
  input [15:0] CONTROL_DAC1;
  wire [15:0] CONTROL_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19763.18-19763.30" *)
  input [15:0] CONTROL_DAC2;
  wire [15:0] CONTROL_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19764.18-19764.30" *)
  input [15:0] CONTROL_DAC3;
  wire [15:0] CONTROL_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19765.11-19765.20" *)
  input DAC_CLK_N;
  wire DAC_CLK_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19766.11-19766.20" *)
  input DAC_CLK_P;
  wire DAC_CLK_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19767.18-19767.23" *)
  input [11:0] DADDR;
  wire [11:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19768.19-19768.28" *)
  input [255:0] DATA_DAC0;
  wire [255:0] DATA_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19769.19-19769.28" *)
  input [255:0] DATA_DAC1;
  wire [255:0] DATA_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19770.19-19770.28" *)
  input [255:0] DATA_DAC2;
  wire [255:0] DATA_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19771.19-19771.28" *)
  input [255:0] DATA_DAC3;
  wire [255:0] DATA_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19772.11-19772.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19773.11-19773.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19774.18-19774.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19737.19-19737.23" *)
  output [15:0] DOUT;
  wire [15:0] DOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19738.12-19738.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19775.11-19775.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19776.11-19776.21" *)
  input FABRIC_CLK;
  wire FABRIC_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19739.12-19739.24" *)
  output PLL_DMON_OUT;
  wire PLL_DMON_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19777.11-19777.21" *)
  input PLL_MONCLK;
  wire PLL_MONCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19778.11-19778.24" *)
  input PLL_REFCLK_IN;
  wire PLL_REFCLK_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19740.12-19740.26" *)
  output PLL_REFCLK_OUT;
  wire PLL_REFCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19741.19-19741.32" *)
  output [23:0] STATUS_COMMON;
  wire [23:0] STATUS_COMMON;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19742.19-19742.30" *)
  output [23:0] STATUS_DAC0;
  wire [23:0] STATUS_DAC0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19743.19-19743.30" *)
  output [23:0] STATUS_DAC1;
  wire [23:0] STATUS_DAC1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19744.19-19744.30" *)
  output [23:0] STATUS_DAC2;
  wire [23:0] STATUS_DAC2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19745.19-19745.30" *)
  output [23:0] STATUS_DAC3;
  wire [23:0] STATUS_DAC3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19779.11-19779.26" *)
  input SYSREF_IN_NORTH;
  wire SYSREF_IN_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19780.11-19780.26" *)
  input SYSREF_IN_SOUTH;
  wire SYSREF_IN_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19781.11-19781.19" *)
  input SYSREF_N;
  wire SYSREF_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19746.12-19746.28" *)
  output SYSREF_OUT_NORTH;
  wire SYSREF_OUT_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19747.12-19747.28" *)
  output SYSREF_OUT_SOUTH;
  wire SYSREF_OUT_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19782.11-19782.19" *)
  input SYSREF_P;
  wire SYSREF_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19783.11-19783.27" *)
  input T1_ALLOWED_NORTH;
  wire T1_ALLOWED_NORTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19748.12-19748.28" *)
  output T1_ALLOWED_SOUTH;
  wire T1_ALLOWED_SOUTH;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19749.12-19749.19" *)
  output VOUT0_N;
  wire VOUT0_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19750.12-19750.19" *)
  output VOUT0_P;
  wire VOUT0_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19751.12-19751.19" *)
  output VOUT1_N;
  wire VOUT1_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19752.12-19752.19" *)
  output VOUT1_P;
  wire VOUT1_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19753.12-19753.19" *)
  output VOUT2_N;
  wire VOUT2_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19754.12-19754.19" *)
  output VOUT2_P;
  wire VOUT2_P;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19755.12-19755.19" *)
  output VOUT3_N;
  wire VOUT3_N;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19756.12-19756.19" *)
  output VOUT3_P;
  wire VOUT3_P;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7151.1-7160.10" *)
module RIU_OR(RIU_RD_DATA, RIU_RD_VALID, RIU_RD_DATA_LOW, RIU_RD_DATA_UPP, RIU_RD_VALID_LOW, RIU_RD_VALID_UPP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7154.19-7154.30" *)
  output [15:0] RIU_RD_DATA;
  wire [15:0] RIU_RD_DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7156.18-7156.33" *)
  input [15:0] RIU_RD_DATA_LOW;
  wire [15:0] RIU_RD_DATA_LOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7157.18-7157.33" *)
  input [15:0] RIU_RD_DATA_UPP;
  wire [15:0] RIU_RD_DATA_UPP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7155.12-7155.24" *)
  output RIU_RD_VALID;
  wire RIU_RD_VALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7158.11-7158.27" *)
  input RIU_RD_VALID_LOW;
  wire RIU_RD_VALID_LOW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7159.11-7159.27" *)
  input RIU_RD_VALID_UPP;
  wire RIU_RD_VALID_UPP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2231.1-2237.10" *)
module ROM128X1(O, A0, A1, A2, A3, A4, A5, A6);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.9-2233.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.13-2233.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.17-2233.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.21-2233.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.25-2233.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.29-2233.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.33-2233.35" *)
  input A6;
  wire A6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2232.10-2232.11" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2207.1-2213.10" *)
module ROM16X1(O, A0, A1, A2, A3);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.9-2209.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.13-2209.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.17-2209.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.21-2209.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2208.10-2208.11" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2239.1-2245.10" *)
module ROM256X1(O, A0, A1, A2, A3, A4, A5, A6, A7);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.9-2241.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.13-2241.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.17-2241.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.21-2241.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.25-2241.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.29-2241.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.33-2241.35" *)
  input A6;
  wire A6;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.37-2241.39" *)
  input A7;
  wire A7;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2240.10-2240.11" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2215.1-2221.10" *)
module ROM32X1(O, A0, A1, A2, A3, A4);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.9-2217.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.13-2217.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.17-2217.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.21-2217.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.25-2217.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2216.10-2216.11" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2223.1-2229.10" *)
module ROM64X1(O, A0, A1, A2, A3, A4, A5);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.9-2225.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.13-2225.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.17-2225.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.21-2225.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.25-2225.27" *)
  input A4;
  wire A4;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.29-2225.31" *)
  input A5;
  wire A5;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2224.10-2224.11" *)
  output O;
  wire O;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7215.1-7283.10" *)
module RXTX_BITSLICE(FIFO_EMPTY, FIFO_WRCLK_OUT, O, Q, RX_BIT_CTRL_OUT, RX_CNTVALUEOUT, TX_BIT_CTRL_OUT, TX_CNTVALUEOUT, T_OUT, D, DATAIN, FIFO_RD_CLK, FIFO_RD_EN, RX_BIT_CTRL_IN, RX_CE, RX_CLK, RX_CNTVALUEIN, RX_EN_VTC, RX_INC, RX_LOAD, RX_RST
, RX_RST_DLY, T, TBYTE_IN, TX_BIT_CTRL_IN, TX_CE, TX_CLK, TX_CNTVALUEIN, TX_EN_VTC, TX_INC, TX_LOAD, TX_RST, TX_RST_DLY);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7253.17-7253.18" *)
  input [7:0] D;
  wire [7:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7254.11-7254.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7244.12-7244.22" *)
  output FIFO_EMPTY;
  wire FIFO_EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7255.11-7255.22" *)
  input FIFO_RD_CLK;
  wire FIFO_RD_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7256.11-7256.21" *)
  input FIFO_RD_EN;
  wire FIFO_RD_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7245.12-7245.26" *)
  output FIFO_WRCLK_OUT;
  wire FIFO_WRCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7246.12-7246.13" *)
  output O;
  wire O;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7247.18-7247.19" *)
  output [7:0] Q;
  wire [7:0] Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7257.18-7257.32" *)
  input [39:0] RX_BIT_CTRL_IN;
  wire [39:0] RX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7248.19-7248.34" *)
  output [39:0] RX_BIT_CTRL_OUT;
  wire [39:0] RX_BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7258.11-7258.16" *)
  input RX_CE;
  wire RX_CE;
  (* invertible_pin = "IS_RX_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7260.11-7260.17" *)
  input RX_CLK;
  wire RX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7261.17-7261.30" *)
  input [8:0] RX_CNTVALUEIN;
  wire [8:0] RX_CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7249.18-7249.32" *)
  output [8:0] RX_CNTVALUEOUT;
  wire [8:0] RX_CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7262.11-7262.20" *)
  input RX_EN_VTC;
  wire RX_EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7263.11-7263.17" *)
  input RX_INC;
  wire RX_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7264.11-7264.18" *)
  input RX_LOAD;
  wire RX_LOAD;
  (* invertible_pin = "IS_RX_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7266.11-7266.17" *)
  input RX_RST;
  wire RX_RST;
  (* invertible_pin = "IS_RX_RST_DLY_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7268.11-7268.21" *)
  input RX_RST_DLY;
  wire RX_RST_DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7269.11-7269.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7270.11-7270.19" *)
  input TBYTE_IN;
  wire TBYTE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7271.18-7271.32" *)
  input [39:0] TX_BIT_CTRL_IN;
  wire [39:0] TX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7250.19-7250.34" *)
  output [39:0] TX_BIT_CTRL_OUT;
  wire [39:0] TX_BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7272.11-7272.16" *)
  input TX_CE;
  wire TX_CE;
  (* invertible_pin = "IS_TX_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7274.11-7274.17" *)
  input TX_CLK;
  wire TX_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7275.17-7275.30" *)
  input [8:0] TX_CNTVALUEIN;
  wire [8:0] TX_CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7251.18-7251.32" *)
  output [8:0] TX_CNTVALUEOUT;
  wire [8:0] TX_CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7276.11-7276.20" *)
  input TX_EN_VTC;
  wire TX_EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7277.11-7277.17" *)
  input TX_INC;
  wire TX_INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7278.11-7278.18" *)
  input TX_LOAD;
  wire TX_LOAD;
  (* invertible_pin = "IS_TX_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7280.11-7280.17" *)
  input TX_RST;
  wire TX_RST;
  (* invertible_pin = "IS_TX_RST_DLY_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7282.11-7282.21" *)
  input TX_RST_DLY;
  wire TX_RST_DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7252.12-7252.17" *)
  output T_OUT;
  wire T_OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7162.1-7213.10" *)
module RX_BITSLICE(CNTVALUEOUT, CNTVALUEOUT_EXT, FIFO_EMPTY, FIFO_WRCLK_OUT, Q, RX_BIT_CTRL_OUT, TX_BIT_CTRL_OUT, CE, CE_EXT, CLK, CLK_EXT, CNTVALUEIN, CNTVALUEIN_EXT, DATAIN, EN_VTC, EN_VTC_EXT, FIFO_RD_CLK, FIFO_RD_EN, INC, INC_EXT, LOAD
, LOAD_EXT, RST, RST_DLY, RST_DLY_EXT, RX_BIT_CTRL_IN, TX_BIT_CTRL_IN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7188.11-7188.13" *)
  input CE;
  wire CE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7189.11-7189.17" *)
  input CE_EXT;
  wire CE_EXT;
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7191.11-7191.14" *)
  input CLK;
  wire CLK;
  (* invertible_pin = "IS_CLK_EXT_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7193.11-7193.18" *)
  input CLK_EXT;
  wire CLK_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7194.17-7194.27" *)
  input [8:0] CNTVALUEIN;
  wire [8:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7195.17-7195.31" *)
  input [8:0] CNTVALUEIN_EXT;
  wire [8:0] CNTVALUEIN_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7181.18-7181.29" *)
  output [8:0] CNTVALUEOUT;
  wire [8:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7182.18-7182.33" *)
  output [8:0] CNTVALUEOUT_EXT;
  wire [8:0] CNTVALUEOUT_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7196.11-7196.17" *)
  input DATAIN;
  wire DATAIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7197.11-7197.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7198.11-7198.21" *)
  input EN_VTC_EXT;
  wire EN_VTC_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7183.12-7183.22" *)
  output FIFO_EMPTY;
  wire FIFO_EMPTY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7199.11-7199.22" *)
  input FIFO_RD_CLK;
  wire FIFO_RD_CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7200.11-7200.21" *)
  input FIFO_RD_EN;
  wire FIFO_RD_EN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7184.12-7184.26" *)
  output FIFO_WRCLK_OUT;
  wire FIFO_WRCLK_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7201.11-7201.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7202.11-7202.18" *)
  input INC_EXT;
  wire INC_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7203.11-7203.15" *)
  input LOAD;
  wire LOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7204.11-7204.19" *)
  input LOAD_EXT;
  wire LOAD_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7185.18-7185.19" *)
  output [7:0] Q;
  wire [7:0] Q;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7206.11-7206.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RST_DLY_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7208.11-7208.18" *)
  input RST_DLY;
  wire RST_DLY;
  (* invertible_pin = "IS_RST_DLY_EXT_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7210.11-7210.22" *)
  input RST_DLY_EXT;
  wire RST_DLY_EXT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7211.18-7211.32" *)
  input [39:0] RX_BIT_CTRL_IN;
  wire [39:0] RX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7186.19-7186.34" *)
  output [39:0] RX_BIT_CTRL_OUT;
  wire [39:0] RX_BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7212.18-7212.32" *)
  input [39:0] TX_BIT_CTRL_IN;
  wire [39:0] TX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7187.19-7187.34" *)
  output [39:0] TX_BIT_CTRL_OUT;
  wire [39:0] TX_BIT_CTRL_OUT;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9978.1-9988.10" *)
module SPI_ACCESS(MISO, CLK, CSB, MOSI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9985.11-9985.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9986.11-9986.14" *)
  input CSB;
  wire CSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9984.12-9984.16" *)
  output MISO;
  wire MISO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9987.11-9987.15" *)
  input MOSI;
  wire MOSI;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2250.1-2273.10" *)
module SRL16(Q, A0, A1, A2, A3, CLK, D);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.9-2252.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.13-2252.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.17-2252.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.21-2252.23" *)
  input A3;
  wire A3;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2254.9-2254.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2255.9-2255.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2251.10-2251.11" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2276.1-2311.10" *)
module SRL16E(Q, A0, A1, A2, A3, CE, CLK, D);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.9-2278.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.13-2278.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.17-2278.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.21-2278.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.25-2278.27" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2281.9-2281.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2282.9-2282.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2277.10-2277.11" *)
  output Q;
  wire Q;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2314.1-2341.10" *)
module SRLC16(Q, Q15, A0, A1, A2, A3, CLK, D);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.9-2317.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.13-2317.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.17-2317.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.21-2317.23" *)
  input A3;
  wire A3;
  (* clkbuf_sink = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2319.9-2319.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2320.9-2320.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2315.10-2315.11" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2316.10-2316.13" *)
  output Q15;
  wire Q15;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2344.1-2384.10" *)
module SRLC16E(Q, Q15, A0, A1, A2, A3, CE, CLK, D);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.9-2347.11" *)
  input A0;
  wire A0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.13-2347.15" *)
  input A1;
  wire A1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.17-2347.19" *)
  input A2;
  wire A2;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.21-2347.23" *)
  input A3;
  wire A3;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.25-2347.27" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2350.9-2350.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2351.9-2351.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2345.10-2345.11" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2346.10-2346.13" *)
  output Q15;
  wire Q15;
endmodule

(* blackbox =  1  *)
(* abc9_box =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2387.1-2429.10" *)
module SRLC32E(Q, Q31, A, CE, CLK, D);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2390.15-2390.16" *)
  input [4:0] A;
  wire [4:0] A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2391.9-2391.11" *)
  input CE;
  wire CE;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2394.9-2394.12" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2395.9-2395.10" *)
  input D;
  wire D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2388.10-2388.11" *)
  output Q;
  wire Q;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2389.10-2389.13" *)
  output Q31;
  wire Q31;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9574.1-9590.10" *)
module STARTUPE2(CFGCLK, CFGMCLK, EOS, PREQ, CLK, GSR, GTS, KEYCLEARB, PACK, USRCCLKO, USRCCLKTS, USRDONEO, USRDONETS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9577.12-9577.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9578.12-9578.19" *)
  output CFGMCLK;
  wire CFGMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9581.11-9581.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9579.12-9579.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9582.11-9582.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9583.11-9583.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9584.11-9584.20" *)
  input KEYCLEARB;
  wire KEYCLEARB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9585.11-9585.15" *)
  input PACK;
  wire PACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9580.12-9580.16" *)
  output PREQ;
  wire PREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9586.11-9586.19" *)
  input USRCCLKO;
  wire USRCCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9587.11-9587.20" *)
  input USRCCLKTS;
  wire USRCCLKTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9588.11-9588.19" *)
  input USRDONEO;
  wire USRDONEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9589.11-9589.20" *)
  input USRDONETS;
  wire USRDONETS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9593.1-9613.10" *)
module STARTUPE3(CFGCLK, CFGMCLK, DI, EOS, PREQ, DO, DTS, FCSBO, FCSBTS, GSR, GTS, KEYCLEARB, PACK, USRCCLKO, USRCCLKTS, USRDONEO, USRDONETS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9596.12-9596.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9597.12-9597.19" *)
  output CFGMCLK;
  wire CFGMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9598.18-9598.20" *)
  output [3:0] DI;
  wire [3:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9601.17-9601.19" *)
  input [3:0] DO;
  wire [3:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9602.17-9602.20" *)
  input [3:0] DTS;
  wire [3:0] DTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9599.12-9599.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9603.11-9603.16" *)
  input FCSBO;
  wire FCSBO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9604.11-9604.17" *)
  input FCSBTS;
  wire FCSBTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9605.11-9605.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9606.11-9606.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9607.11-9607.20" *)
  input KEYCLEARB;
  wire KEYCLEARB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9608.11-9608.15" *)
  input PACK;
  wire PACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9600.12-9600.16" *)
  output PREQ;
  wire PREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9609.11-9609.19" *)
  input USRCCLKO;
  wire USRCCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9610.11-9610.20" *)
  input USRCCLKTS;
  wire USRCCLKTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9611.11-9611.19" *)
  input USRDONEO;
  wire USRDONEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9612.11-9612.20" *)
  input USRDONETS;
  wire USRDONETS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9493.1-9497.10" *)
module STARTUP_SPARTAN3(CLK, GSR, GTS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9494.11-9494.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9495.11-9495.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9496.11-9496.14" *)
  input GTS;
  wire GTS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9508.1-9512.10" *)
module STARTUP_SPARTAN3A(CLK, GSR, GTS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9509.11-9509.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9510.11-9510.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9511.11-9511.14" *)
  input GTS;
  wire GTS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9500.1-9505.10" *)
module STARTUP_SPARTAN3E(CLK, GSR, GTS, MBT);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9501.11-9501.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9502.11-9502.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9503.11-9503.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9504.11-9504.14" *)
  input MBT;
  wire MBT;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9515.1-9523.10" *)
module STARTUP_SPARTAN6(CFGCLK, CFGMCLK, EOS, CLK, GSR, GTS, KEYCLEARB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9516.12-9516.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9517.12-9517.19" *)
  output CFGMCLK;
  wire CFGMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9519.11-9519.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9518.12-9518.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9520.11-9520.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9521.11-9521.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9522.11-9522.20" *)
  input KEYCLEARB;
  wire KEYCLEARB;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9526.1-9535.10" *)
module STARTUP_VIRTEX4(EOS, CLK, GSR, GTS, USRCCLKO, USRCCLKTS, USRDONEO, USRDONETS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9528.11-9528.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9527.12-9527.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9529.11-9529.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9530.11-9530.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9531.11-9531.19" *)
  input USRCCLKO;
  wire USRCCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9532.11-9532.20" *)
  input USRCCLKTS;
  wire USRCCLKTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9533.11-9533.19" *)
  input USRDONEO;
  wire USRDONEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9534.11-9534.20" *)
  input USRDONETS;
  wire USRDONETS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9538.1-9551.10" *)
module STARTUP_VIRTEX5(CFGCLK, CFGMCLK, DINSPI, EOS, TCKSPI, CLK, GSR, GTS, USRCCLKO, USRCCLKTS, USRDONEO, USRDONETS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9539.12-9539.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9540.12-9540.19" *)
  output CFGMCLK;
  wire CFGMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9544.11-9544.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9541.12-9541.18" *)
  output DINSPI;
  wire DINSPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9542.12-9542.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9545.11-9545.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9546.11-9546.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9543.12-9543.18" *)
  output TCKSPI;
  wire TCKSPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9547.11-9547.19" *)
  input USRCCLKO;
  wire USRCCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9548.11-9548.20" *)
  input USRCCLKTS;
  wire USRCCLKTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9549.11-9549.19" *)
  input USRDONEO;
  wire USRDONEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9550.11-9550.20" *)
  input USRDONETS;
  wire USRDONETS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9554.1-9571.10" *)
module STARTUP_VIRTEX6(CFGCLK, CFGMCLK, DINSPI, EOS, PREQ, TCKSPI, CLK, GSR, GTS, KEYCLEARB, PACK, USRCCLKO, USRCCLKTS, USRDONEO, USRDONETS);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9556.12-9556.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9557.12-9557.19" *)
  output CFGMCLK;
  wire CFGMCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9562.11-9562.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9558.12-9558.18" *)
  output DINSPI;
  wire DINSPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9559.12-9559.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9563.11-9563.14" *)
  input GSR;
  wire GSR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9564.11-9564.14" *)
  input GTS;
  wire GTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9565.11-9565.20" *)
  input KEYCLEARB;
  wire KEYCLEARB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9566.11-9566.15" *)
  input PACK;
  wire PACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9560.12-9560.16" *)
  output PREQ;
  wire PREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9561.12-9561.18" *)
  output TCKSPI;
  wire TCKSPI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9567.11-9567.19" *)
  input USRCCLKO;
  wire USRCCLKO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9568.11-9568.20" *)
  input USRCCLKTS;
  wire USRCCLKTS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9569.11-9569.19" *)
  input USRDONEO;
  wire USRDONEO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9570.11-9570.20" *)
  input USRDONETS;
  wire USRDONETS;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9958.1-9962.10" *)
module SUSPEND_SYNC(SREQ, CLK, SACK);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9960.11-9960.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9961.11-9961.15" *)
  input SACK;
  wire SACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9959.12-9959.16" *)
  output SREQ;
  wire SREQ;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9996.1-10046.10" *)
module SYSMON(BUSY, DRDY, EOC, EOS, JTAGBUSY, JTAGLOCKED, JTAGMODIFIED, OT, DO, ALM, CHANNEL, CONVST, CONVSTCLK, DCLK, DEN, DWE, RESET, VN, VP, DI, VAUXN
, VAUXP, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10032.18-10032.21" *)
  output [2:0] ALM;
  wire [2:0] ALM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10023.12-10023.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10033.18-10033.25" *)
  output [4:0] CHANNEL;
  wire [4:0] CHANNEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10034.11-10034.17" *)
  input CONVST;
  wire CONVST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10035.11-10035.20" *)
  input CONVSTCLK;
  wire CONVSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10045.17-10045.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10036.11-10036.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10037.11-10037.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10042.18-10042.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10031.19-10031.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10024.12-10024.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10038.11-10038.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10025.12-10025.15" *)
  output EOC;
  wire EOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10026.12-10026.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10027.12-10027.20" *)
  output JTAGBUSY;
  wire JTAGBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10028.12-10028.22" *)
  output JTAGLOCKED;
  wire JTAGLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10029.12-10029.24" *)
  output JTAGMODIFIED;
  wire JTAGMODIFIED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10030.12-10030.14" *)
  output OT;
  wire OT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10039.11-10039.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10043.18-10043.23" *)
  input [15:0] VAUXN;
  wire [15:0] VAUXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10044.18-10044.23" *)
  input [15:0] VAUXP;
  wire [15:0] VAUXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10040.11-10040.13" *)
  input VN;
  wire VN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10041.11-10041.13" *)
  input VP;
  wire VP;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10115.1-10221.10" *)
module SYSMONE1(ALM, BUSY, CHANNEL, DO, DRDY, EOC, EOS, I2C_SCLK_TS, I2C_SDA_TS, JTAGBUSY, JTAGLOCKED, JTAGMODIFIED, MUXADDR, OT, CONVST, CONVSTCLK, DADDR, DCLK, DEN, DI, DWE
, I2C_SCLK, I2C_SDA, RESET, VAUXN, VAUXP, VN, VP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10191.19-10191.22" *)
  output [15:0] ALM;
  wire [15:0] ALM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10192.12-10192.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10193.18-10193.25" *)
  output [5:0] CHANNEL;
  wire [5:0] CHANNEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10205.11-10205.17" *)
  input CONVST;
  wire CONVST;
  (* invertible_pin = "IS_CONVSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10207.11-10207.20" *)
  input CONVSTCLK;
  wire CONVSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10208.17-10208.22" *)
  input [7:0] DADDR;
  wire [7:0] DADDR;
  (* invertible_pin = "IS_DCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10210.11-10210.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10211.11-10211.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10212.18-10212.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10194.19-10194.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10195.12-10195.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10213.11-10213.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10196.12-10196.15" *)
  output EOC;
  wire EOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10197.12-10197.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10214.11-10214.19" *)
  input I2C_SCLK;
  wire I2C_SCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10198.12-10198.23" *)
  output I2C_SCLK_TS;
  wire I2C_SCLK_TS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10215.11-10215.18" *)
  input I2C_SDA;
  wire I2C_SDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10199.12-10199.22" *)
  output I2C_SDA_TS;
  wire I2C_SDA_TS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10200.12-10200.20" *)
  output JTAGBUSY;
  wire JTAGBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10201.12-10201.22" *)
  output JTAGLOCKED;
  wire JTAGLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10202.12-10202.24" *)
  output JTAGMODIFIED;
  wire JTAGMODIFIED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10203.18-10203.25" *)
  output [4:0] MUXADDR;
  wire [4:0] MUXADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10204.12-10204.14" *)
  output OT;
  wire OT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10216.11-10216.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10217.18-10217.23" *)
  input [15:0] VAUXN;
  wire [15:0] VAUXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10218.18-10218.23" *)
  input [15:0] VAUXP;
  wire [15:0] VAUXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10219.11-10219.13" *)
  input VN;
  wire VN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10220.11-10220.13" *)
  input VP;
  wire VP;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10224.1-10334.10" *)
module SYSMONE4(ADC_DATA, ALM, BUSY, CHANNEL, DO, DRDY, EOC, EOS, I2C_SCLK_TS, I2C_SDA_TS, JTAGBUSY, JTAGLOCKED, JTAGMODIFIED, MUXADDR, OT, SMBALERT_TS, CONVST, CONVSTCLK, DADDR, DCLK, DEN
, DI, DWE, I2C_SCLK, I2C_SDA, RESET, VAUXN, VAUXP, VN, VP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10302.19-10302.27" *)
  output [15:0] ADC_DATA;
  wire [15:0] ADC_DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10303.19-10303.22" *)
  output [15:0] ALM;
  wire [15:0] ALM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10304.12-10304.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10305.18-10305.25" *)
  output [5:0] CHANNEL;
  wire [5:0] CHANNEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10318.11-10318.17" *)
  input CONVST;
  wire CONVST;
  (* invertible_pin = "IS_CONVSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10320.11-10320.20" *)
  input CONVSTCLK;
  wire CONVSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10321.17-10321.22" *)
  input [7:0] DADDR;
  wire [7:0] DADDR;
  (* invertible_pin = "IS_DCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10323.11-10323.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10324.11-10324.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10325.18-10325.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10306.19-10306.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10307.12-10307.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10326.11-10326.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10308.12-10308.15" *)
  output EOC;
  wire EOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10309.12-10309.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10327.11-10327.19" *)
  input I2C_SCLK;
  wire I2C_SCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10310.12-10310.23" *)
  output I2C_SCLK_TS;
  wire I2C_SCLK_TS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10328.11-10328.18" *)
  input I2C_SDA;
  wire I2C_SDA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10311.12-10311.22" *)
  output I2C_SDA_TS;
  wire I2C_SDA_TS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10312.12-10312.20" *)
  output JTAGBUSY;
  wire JTAGBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10313.12-10313.22" *)
  output JTAGLOCKED;
  wire JTAGLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10314.12-10314.24" *)
  output JTAGMODIFIED;
  wire JTAGMODIFIED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10315.18-10315.25" *)
  output [4:0] MUXADDR;
  wire [4:0] MUXADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10316.12-10316.14" *)
  output OT;
  wire OT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10329.11-10329.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10317.12-10317.23" *)
  output SMBALERT_TS;
  wire SMBALERT_TS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10330.18-10330.23" *)
  input [15:0] VAUXN;
  wire [15:0] VAUXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10331.18-10331.23" *)
  input [15:0] VAUXP;
  wire [15:0] VAUXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10332.11-10332.13" *)
  input VN;
  wire VN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10333.11-10333.13" *)
  input VP;
  wire VP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26709.1-26953.10" *)
module TEMAC(DCRHOSTDONEIR, EMAC0CLIENTANINTERRUPT, EMAC0CLIENTRXBADFRAME, EMAC0CLIENTRXCLIENTCLKOUT, EMAC0CLIENTRXDVLD, EMAC0CLIENTRXDVLDMSW, EMAC0CLIENTRXFRAMEDROP, EMAC0CLIENTRXGOODFRAME, EMAC0CLIENTRXSTATSBYTEVLD, EMAC0CLIENTRXSTATSVLD, EMAC0CLIENTTXACK, EMAC0CLIENTTXCLIENTCLKOUT, EMAC0CLIENTTXCOLLISION, EMAC0CLIENTTXRETRANSMIT, EMAC0CLIENTTXSTATS, EMAC0CLIENTTXSTATSBYTEVLD, EMAC0CLIENTTXSTATSVLD, EMAC0PHYENCOMMAALIGN, EMAC0PHYLOOPBACKMSB, EMAC0PHYMCLKOUT, EMAC0PHYMDOUT
, EMAC0PHYMDTRI, EMAC0PHYMGTRXRESET, EMAC0PHYMGTTXRESET, EMAC0PHYPOWERDOWN, EMAC0PHYSYNCACQSTATUS, EMAC0PHYTXCHARDISPMODE, EMAC0PHYTXCHARDISPVAL, EMAC0PHYTXCHARISK, EMAC0PHYTXCLK, EMAC0PHYTXEN, EMAC0PHYTXER, EMAC0PHYTXGMIIMIICLKOUT, EMAC0SPEEDIS10100, EMAC1CLIENTANINTERRUPT, EMAC1CLIENTRXBADFRAME, EMAC1CLIENTRXCLIENTCLKOUT, EMAC1CLIENTRXDVLD, EMAC1CLIENTRXDVLDMSW, EMAC1CLIENTRXFRAMEDROP, EMAC1CLIENTRXGOODFRAME, EMAC1CLIENTRXSTATSBYTEVLD
, EMAC1CLIENTRXSTATSVLD, EMAC1CLIENTTXACK, EMAC1CLIENTTXCLIENTCLKOUT, EMAC1CLIENTTXCOLLISION, EMAC1CLIENTTXRETRANSMIT, EMAC1CLIENTTXSTATS, EMAC1CLIENTTXSTATSBYTEVLD, EMAC1CLIENTTXSTATSVLD, EMAC1PHYENCOMMAALIGN, EMAC1PHYLOOPBACKMSB, EMAC1PHYMCLKOUT, EMAC1PHYMDOUT, EMAC1PHYMDTRI, EMAC1PHYMGTRXRESET, EMAC1PHYMGTTXRESET, EMAC1PHYPOWERDOWN, EMAC1PHYSYNCACQSTATUS, EMAC1PHYTXCHARDISPMODE, EMAC1PHYTXCHARDISPVAL, EMAC1PHYTXCHARISK, EMAC1PHYTXCLK
, EMAC1PHYTXEN, EMAC1PHYTXER, EMAC1PHYTXGMIIMIICLKOUT, EMAC1SPEEDIS10100, EMACDCRACK, HOSTMIIMRDY, EMACDCRDBUS, EMAC0CLIENTRXD, EMAC1CLIENTRXD, HOSTRDDATA, EMAC0CLIENTRXSTATS, EMAC1CLIENTRXSTATS, EMAC0PHYTXD, EMAC1PHYTXD, CLIENTEMAC0DCMLOCKED, CLIENTEMAC0PAUSEREQ, CLIENTEMAC0RXCLIENTCLKIN, CLIENTEMAC0TXCLIENTCLKIN, CLIENTEMAC0TXDVLD, CLIENTEMAC0TXDVLDMSW, CLIENTEMAC0TXFIRSTBYTE
, CLIENTEMAC0TXUNDERRUN, CLIENTEMAC1DCMLOCKED, CLIENTEMAC1PAUSEREQ, CLIENTEMAC1RXCLIENTCLKIN, CLIENTEMAC1TXCLIENTCLKIN, CLIENTEMAC1TXDVLD, CLIENTEMAC1TXDVLDMSW, CLIENTEMAC1TXFIRSTBYTE, CLIENTEMAC1TXUNDERRUN, DCREMACCLK, DCREMACENABLE, DCREMACREAD, DCREMACWRITE, HOSTCLK, HOSTEMAC1SEL, HOSTMIIMSEL, HOSTREQ, PHYEMAC0COL, PHYEMAC0CRS, PHYEMAC0GTXCLK, PHYEMAC0MCLKIN
, PHYEMAC0MDIN, PHYEMAC0MIITXCLK, PHYEMAC0RXBUFERR, PHYEMAC0RXCHARISCOMMA, PHYEMAC0RXCHARISK, PHYEMAC0RXCHECKINGCRC, PHYEMAC0RXCLK, PHYEMAC0RXCOMMADET, PHYEMAC0RXDISPERR, PHYEMAC0RXDV, PHYEMAC0RXER, PHYEMAC0RXNOTINTABLE, PHYEMAC0RXRUNDISP, PHYEMAC0SIGNALDET, PHYEMAC0TXBUFERR, PHYEMAC0TXGMIIMIICLKIN, PHYEMAC1COL, PHYEMAC1CRS, PHYEMAC1GTXCLK, PHYEMAC1MCLKIN, PHYEMAC1MDIN
, PHYEMAC1MIITXCLK, PHYEMAC1RXBUFERR, PHYEMAC1RXCHARISCOMMA, PHYEMAC1RXCHARISK, PHYEMAC1RXCHECKINGCRC, PHYEMAC1RXCLK, PHYEMAC1RXCOMMADET, PHYEMAC1RXDISPERR, PHYEMAC1RXDV, PHYEMAC1RXER, PHYEMAC1RXNOTINTABLE, PHYEMAC1RXRUNDISP, PHYEMAC1SIGNALDET, PHYEMAC1TXBUFERR, PHYEMAC1TXGMIIMIICLKIN, RESET, DCREMACDBUS, DCREMACABUS, CLIENTEMAC0PAUSEVAL, CLIENTEMAC0TXD, CLIENTEMAC1PAUSEVAL
, CLIENTEMAC1TXD, HOSTOPCODE, PHYEMAC0RXBUFSTATUS, PHYEMAC0RXLOSSOFSYNC, PHYEMAC1RXBUFSTATUS, PHYEMAC1RXLOSSOFSYNC, PHYEMAC0RXCLKCORCNT, PHYEMAC1RXCLKCORCNT, HOSTWRDATA, PHYEMAC0PHYAD, PHYEMAC1PHYAD, CLIENTEMAC0TXIFGDELAY, CLIENTEMAC1TXIFGDELAY, PHYEMAC0RXD, PHYEMAC1RXD, HOSTADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26867.11-26867.31" *)
  input CLIENTEMAC0DCMLOCKED;
  wire CLIENTEMAC0DCMLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26868.11-26868.30" *)
  input CLIENTEMAC0PAUSEREQ;
  wire CLIENTEMAC0PAUSEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26934.18-26934.37" *)
  input [15:0] CLIENTEMAC0PAUSEVAL;
  wire [15:0] CLIENTEMAC0PAUSEVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26869.11-26869.35" *)
  input CLIENTEMAC0RXCLIENTCLKIN;
  wire CLIENTEMAC0RXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26870.11-26870.35" *)
  input CLIENTEMAC0TXCLIENTCLKIN;
  wire CLIENTEMAC0TXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26935.18-26935.32" *)
  input [15:0] CLIENTEMAC0TXD;
  wire [15:0] CLIENTEMAC0TXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26871.11-26871.28" *)
  input CLIENTEMAC0TXDVLD;
  wire CLIENTEMAC0TXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26872.11-26872.31" *)
  input CLIENTEMAC0TXDVLDMSW;
  wire CLIENTEMAC0TXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26873.11-26873.33" *)
  input CLIENTEMAC0TXFIRSTBYTE;
  wire CLIENTEMAC0TXFIRSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26948.17-26948.38" *)
  input [7:0] CLIENTEMAC0TXIFGDELAY;
  wire [7:0] CLIENTEMAC0TXIFGDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26874.11-26874.32" *)
  input CLIENTEMAC0TXUNDERRUN;
  wire CLIENTEMAC0TXUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26875.11-26875.31" *)
  input CLIENTEMAC1DCMLOCKED;
  wire CLIENTEMAC1DCMLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26876.11-26876.30" *)
  input CLIENTEMAC1PAUSEREQ;
  wire CLIENTEMAC1PAUSEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26936.18-26936.37" *)
  input [15:0] CLIENTEMAC1PAUSEVAL;
  wire [15:0] CLIENTEMAC1PAUSEVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26877.11-26877.35" *)
  input CLIENTEMAC1RXCLIENTCLKIN;
  wire CLIENTEMAC1RXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26878.11-26878.35" *)
  input CLIENTEMAC1TXCLIENTCLKIN;
  wire CLIENTEMAC1TXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26937.18-26937.32" *)
  input [15:0] CLIENTEMAC1TXD;
  wire [15:0] CLIENTEMAC1TXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26879.11-26879.28" *)
  input CLIENTEMAC1TXDVLD;
  wire CLIENTEMAC1TXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26880.11-26880.31" *)
  input CLIENTEMAC1TXDVLDMSW;
  wire CLIENTEMAC1TXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26881.11-26881.33" *)
  input CLIENTEMAC1TXFIRSTBYTE;
  wire CLIENTEMAC1TXFIRSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26949.17-26949.38" *)
  input [7:0] CLIENTEMAC1TXIFGDELAY;
  wire [7:0] CLIENTEMAC1TXIFGDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26882.11-26882.32" *)
  input CLIENTEMAC1TXUNDERRUN;
  wire CLIENTEMAC1TXUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26933.17-26933.28" *)
  input [0:9] DCREMACABUS;
  wire [0:9] DCREMACABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26883.11-26883.21" *)
  input DCREMACCLK;
  wire DCREMACCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26932.18-26932.29" *)
  input [0:31] DCREMACDBUS;
  wire [0:31] DCREMACDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26884.11-26884.24" *)
  input DCREMACENABLE;
  wire DCREMACENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26885.11-26885.22" *)
  input DCREMACREAD;
  wire DCREMACREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26886.11-26886.23" *)
  input DCREMACWRITE;
  wire DCREMACWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26790.12-26790.25" *)
  output DCRHOSTDONEIR;
  wire DCRHOSTDONEIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26791.12-26791.34" *)
  output EMAC0CLIENTANINTERRUPT;
  wire EMAC0CLIENTANINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26792.12-26792.33" *)
  output EMAC0CLIENTRXBADFRAME;
  wire EMAC0CLIENTRXBADFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26793.12-26793.37" *)
  output EMAC0CLIENTRXCLIENTCLKOUT;
  wire EMAC0CLIENTRXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26860.19-26860.33" *)
  output [15:0] EMAC0CLIENTRXD;
  wire [15:0] EMAC0CLIENTRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26794.12-26794.29" *)
  output EMAC0CLIENTRXDVLD;
  wire EMAC0CLIENTRXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26795.12-26795.32" *)
  output EMAC0CLIENTRXDVLDMSW;
  wire EMAC0CLIENTRXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26796.12-26796.34" *)
  output EMAC0CLIENTRXFRAMEDROP;
  wire EMAC0CLIENTRXFRAMEDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26797.12-26797.34" *)
  output EMAC0CLIENTRXGOODFRAME;
  wire EMAC0CLIENTRXGOODFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26863.18-26863.36" *)
  output [6:0] EMAC0CLIENTRXSTATS;
  wire [6:0] EMAC0CLIENTRXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26798.12-26798.37" *)
  output EMAC0CLIENTRXSTATSBYTEVLD;
  wire EMAC0CLIENTRXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26799.12-26799.33" *)
  output EMAC0CLIENTRXSTATSVLD;
  wire EMAC0CLIENTRXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26800.12-26800.28" *)
  output EMAC0CLIENTTXACK;
  wire EMAC0CLIENTTXACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26801.12-26801.37" *)
  output EMAC0CLIENTTXCLIENTCLKOUT;
  wire EMAC0CLIENTTXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26802.12-26802.34" *)
  output EMAC0CLIENTTXCOLLISION;
  wire EMAC0CLIENTTXCOLLISION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26803.12-26803.35" *)
  output EMAC0CLIENTTXRETRANSMIT;
  wire EMAC0CLIENTTXRETRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26804.12-26804.30" *)
  output EMAC0CLIENTTXSTATS;
  wire EMAC0CLIENTTXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26805.12-26805.37" *)
  output EMAC0CLIENTTXSTATSBYTEVLD;
  wire EMAC0CLIENTTXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26806.12-26806.33" *)
  output EMAC0CLIENTTXSTATSVLD;
  wire EMAC0CLIENTTXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26807.12-26807.32" *)
  output EMAC0PHYENCOMMAALIGN;
  wire EMAC0PHYENCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26808.12-26808.31" *)
  output EMAC0PHYLOOPBACKMSB;
  wire EMAC0PHYLOOPBACKMSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26809.12-26809.27" *)
  output EMAC0PHYMCLKOUT;
  wire EMAC0PHYMCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26810.12-26810.25" *)
  output EMAC0PHYMDOUT;
  wire EMAC0PHYMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26811.12-26811.25" *)
  output EMAC0PHYMDTRI;
  wire EMAC0PHYMDTRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26812.12-26812.30" *)
  output EMAC0PHYMGTRXRESET;
  wire EMAC0PHYMGTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26813.12-26813.30" *)
  output EMAC0PHYMGTTXRESET;
  wire EMAC0PHYMGTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26814.12-26814.29" *)
  output EMAC0PHYPOWERDOWN;
  wire EMAC0PHYPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26815.12-26815.33" *)
  output EMAC0PHYSYNCACQSTATUS;
  wire EMAC0PHYSYNCACQSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26816.12-26816.34" *)
  output EMAC0PHYTXCHARDISPMODE;
  wire EMAC0PHYTXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26817.12-26817.33" *)
  output EMAC0PHYTXCHARDISPVAL;
  wire EMAC0PHYTXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26818.12-26818.29" *)
  output EMAC0PHYTXCHARISK;
  wire EMAC0PHYTXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26819.12-26819.25" *)
  output EMAC0PHYTXCLK;
  wire EMAC0PHYTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26865.18-26865.29" *)
  output [7:0] EMAC0PHYTXD;
  wire [7:0] EMAC0PHYTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26820.12-26820.24" *)
  output EMAC0PHYTXEN;
  wire EMAC0PHYTXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26821.12-26821.24" *)
  output EMAC0PHYTXER;
  wire EMAC0PHYTXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26822.12-26822.35" *)
  output EMAC0PHYTXGMIIMIICLKOUT;
  wire EMAC0PHYTXGMIIMIICLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26823.12-26823.29" *)
  output EMAC0SPEEDIS10100;
  wire EMAC0SPEEDIS10100;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26824.12-26824.34" *)
  output EMAC1CLIENTANINTERRUPT;
  wire EMAC1CLIENTANINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26825.12-26825.33" *)
  output EMAC1CLIENTRXBADFRAME;
  wire EMAC1CLIENTRXBADFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26826.12-26826.37" *)
  output EMAC1CLIENTRXCLIENTCLKOUT;
  wire EMAC1CLIENTRXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26861.19-26861.33" *)
  output [15:0] EMAC1CLIENTRXD;
  wire [15:0] EMAC1CLIENTRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26827.12-26827.29" *)
  output EMAC1CLIENTRXDVLD;
  wire EMAC1CLIENTRXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26828.12-26828.32" *)
  output EMAC1CLIENTRXDVLDMSW;
  wire EMAC1CLIENTRXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26829.12-26829.34" *)
  output EMAC1CLIENTRXFRAMEDROP;
  wire EMAC1CLIENTRXFRAMEDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26830.12-26830.34" *)
  output EMAC1CLIENTRXGOODFRAME;
  wire EMAC1CLIENTRXGOODFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26864.18-26864.36" *)
  output [6:0] EMAC1CLIENTRXSTATS;
  wire [6:0] EMAC1CLIENTRXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26831.12-26831.37" *)
  output EMAC1CLIENTRXSTATSBYTEVLD;
  wire EMAC1CLIENTRXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26832.12-26832.33" *)
  output EMAC1CLIENTRXSTATSVLD;
  wire EMAC1CLIENTRXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26833.12-26833.28" *)
  output EMAC1CLIENTTXACK;
  wire EMAC1CLIENTTXACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26834.12-26834.37" *)
  output EMAC1CLIENTTXCLIENTCLKOUT;
  wire EMAC1CLIENTTXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26835.12-26835.34" *)
  output EMAC1CLIENTTXCOLLISION;
  wire EMAC1CLIENTTXCOLLISION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26836.12-26836.35" *)
  output EMAC1CLIENTTXRETRANSMIT;
  wire EMAC1CLIENTTXRETRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26837.12-26837.30" *)
  output EMAC1CLIENTTXSTATS;
  wire EMAC1CLIENTTXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26838.12-26838.37" *)
  output EMAC1CLIENTTXSTATSBYTEVLD;
  wire EMAC1CLIENTTXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26839.12-26839.33" *)
  output EMAC1CLIENTTXSTATSVLD;
  wire EMAC1CLIENTTXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26840.12-26840.32" *)
  output EMAC1PHYENCOMMAALIGN;
  wire EMAC1PHYENCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26841.12-26841.31" *)
  output EMAC1PHYLOOPBACKMSB;
  wire EMAC1PHYLOOPBACKMSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26842.12-26842.27" *)
  output EMAC1PHYMCLKOUT;
  wire EMAC1PHYMCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26843.12-26843.25" *)
  output EMAC1PHYMDOUT;
  wire EMAC1PHYMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26844.12-26844.25" *)
  output EMAC1PHYMDTRI;
  wire EMAC1PHYMDTRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26845.12-26845.30" *)
  output EMAC1PHYMGTRXRESET;
  wire EMAC1PHYMGTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26846.12-26846.30" *)
  output EMAC1PHYMGTTXRESET;
  wire EMAC1PHYMGTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26847.12-26847.29" *)
  output EMAC1PHYPOWERDOWN;
  wire EMAC1PHYPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26848.12-26848.33" *)
  output EMAC1PHYSYNCACQSTATUS;
  wire EMAC1PHYSYNCACQSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26849.12-26849.34" *)
  output EMAC1PHYTXCHARDISPMODE;
  wire EMAC1PHYTXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26850.12-26850.33" *)
  output EMAC1PHYTXCHARDISPVAL;
  wire EMAC1PHYTXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26851.12-26851.29" *)
  output EMAC1PHYTXCHARISK;
  wire EMAC1PHYTXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26852.12-26852.25" *)
  output EMAC1PHYTXCLK;
  wire EMAC1PHYTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26866.18-26866.29" *)
  output [7:0] EMAC1PHYTXD;
  wire [7:0] EMAC1PHYTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26853.12-26853.24" *)
  output EMAC1PHYTXEN;
  wire EMAC1PHYTXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26854.12-26854.24" *)
  output EMAC1PHYTXER;
  wire EMAC1PHYTXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26855.12-26855.35" *)
  output EMAC1PHYTXGMIIMIICLKOUT;
  wire EMAC1PHYTXGMIIMIICLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26856.12-26856.29" *)
  output EMAC1SPEEDIS10100;
  wire EMAC1SPEEDIS10100;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26857.12-26857.22" *)
  output EMACDCRACK;
  wire EMACDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26859.19-26859.30" *)
  output [0:31] EMACDCRDBUS;
  wire [0:31] EMACDCRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26952.17-26952.25" *)
  input [9:0] HOSTADDR;
  wire [9:0] HOSTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26887.11-26887.18" *)
  input HOSTCLK;
  wire HOSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26888.11-26888.23" *)
  input HOSTEMAC1SEL;
  wire HOSTEMAC1SEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26858.12-26858.23" *)
  output HOSTMIIMRDY;
  wire HOSTMIIMRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26889.11-26889.22" *)
  input HOSTMIIMSEL;
  wire HOSTMIIMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26938.17-26938.27" *)
  input [1:0] HOSTOPCODE;
  wire [1:0] HOSTOPCODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26862.19-26862.29" *)
  output [31:0] HOSTRDDATA;
  wire [31:0] HOSTRDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26890.11-26890.18" *)
  input HOSTREQ;
  wire HOSTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26945.18-26945.28" *)
  input [31:0] HOSTWRDATA;
  wire [31:0] HOSTWRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26891.11-26891.22" *)
  input PHYEMAC0COL;
  wire PHYEMAC0COL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26892.11-26892.22" *)
  input PHYEMAC0CRS;
  wire PHYEMAC0CRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26893.11-26893.25" *)
  input PHYEMAC0GTXCLK;
  wire PHYEMAC0GTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26894.11-26894.25" *)
  input PHYEMAC0MCLKIN;
  wire PHYEMAC0MCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26895.11-26895.23" *)
  input PHYEMAC0MDIN;
  wire PHYEMAC0MDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26896.11-26896.27" *)
  input PHYEMAC0MIITXCLK;
  wire PHYEMAC0MIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26946.17-26946.30" *)
  input [4:0] PHYEMAC0PHYAD;
  wire [4:0] PHYEMAC0PHYAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26897.11-26897.27" *)
  input PHYEMAC0RXBUFERR;
  wire PHYEMAC0RXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26939.17-26939.36" *)
  input [1:0] PHYEMAC0RXBUFSTATUS;
  wire [1:0] PHYEMAC0RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26898.11-26898.32" *)
  input PHYEMAC0RXCHARISCOMMA;
  wire PHYEMAC0RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26899.11-26899.28" *)
  input PHYEMAC0RXCHARISK;
  wire PHYEMAC0RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26900.11-26900.32" *)
  input PHYEMAC0RXCHECKINGCRC;
  wire PHYEMAC0RXCHECKINGCRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26901.11-26901.24" *)
  input PHYEMAC0RXCLK;
  wire PHYEMAC0RXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26943.17-26943.36" *)
  input [2:0] PHYEMAC0RXCLKCORCNT;
  wire [2:0] PHYEMAC0RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26902.11-26902.29" *)
  input PHYEMAC0RXCOMMADET;
  wire PHYEMAC0RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26950.17-26950.28" *)
  input [7:0] PHYEMAC0RXD;
  wire [7:0] PHYEMAC0RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26903.11-26903.28" *)
  input PHYEMAC0RXDISPERR;
  wire PHYEMAC0RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26904.11-26904.23" *)
  input PHYEMAC0RXDV;
  wire PHYEMAC0RXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26905.11-26905.23" *)
  input PHYEMAC0RXER;
  wire PHYEMAC0RXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26940.17-26940.37" *)
  input [1:0] PHYEMAC0RXLOSSOFSYNC;
  wire [1:0] PHYEMAC0RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26906.11-26906.31" *)
  input PHYEMAC0RXNOTINTABLE;
  wire PHYEMAC0RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26907.11-26907.28" *)
  input PHYEMAC0RXRUNDISP;
  wire PHYEMAC0RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26908.11-26908.28" *)
  input PHYEMAC0SIGNALDET;
  wire PHYEMAC0SIGNALDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26909.11-26909.27" *)
  input PHYEMAC0TXBUFERR;
  wire PHYEMAC0TXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26910.11-26910.33" *)
  input PHYEMAC0TXGMIIMIICLKIN;
  wire PHYEMAC0TXGMIIMIICLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26911.11-26911.22" *)
  input PHYEMAC1COL;
  wire PHYEMAC1COL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26912.11-26912.22" *)
  input PHYEMAC1CRS;
  wire PHYEMAC1CRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26913.11-26913.25" *)
  input PHYEMAC1GTXCLK;
  wire PHYEMAC1GTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26914.11-26914.25" *)
  input PHYEMAC1MCLKIN;
  wire PHYEMAC1MCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26915.11-26915.23" *)
  input PHYEMAC1MDIN;
  wire PHYEMAC1MDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26916.11-26916.27" *)
  input PHYEMAC1MIITXCLK;
  wire PHYEMAC1MIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26947.17-26947.30" *)
  input [4:0] PHYEMAC1PHYAD;
  wire [4:0] PHYEMAC1PHYAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26917.11-26917.27" *)
  input PHYEMAC1RXBUFERR;
  wire PHYEMAC1RXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26941.17-26941.36" *)
  input [1:0] PHYEMAC1RXBUFSTATUS;
  wire [1:0] PHYEMAC1RXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26918.11-26918.32" *)
  input PHYEMAC1RXCHARISCOMMA;
  wire PHYEMAC1RXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26919.11-26919.28" *)
  input PHYEMAC1RXCHARISK;
  wire PHYEMAC1RXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26920.11-26920.32" *)
  input PHYEMAC1RXCHECKINGCRC;
  wire PHYEMAC1RXCHECKINGCRC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26921.11-26921.24" *)
  input PHYEMAC1RXCLK;
  wire PHYEMAC1RXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26944.17-26944.36" *)
  input [2:0] PHYEMAC1RXCLKCORCNT;
  wire [2:0] PHYEMAC1RXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26922.11-26922.29" *)
  input PHYEMAC1RXCOMMADET;
  wire PHYEMAC1RXCOMMADET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26951.17-26951.28" *)
  input [7:0] PHYEMAC1RXD;
  wire [7:0] PHYEMAC1RXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26923.11-26923.28" *)
  input PHYEMAC1RXDISPERR;
  wire PHYEMAC1RXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26924.11-26924.23" *)
  input PHYEMAC1RXDV;
  wire PHYEMAC1RXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26925.11-26925.23" *)
  input PHYEMAC1RXER;
  wire PHYEMAC1RXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26942.17-26942.37" *)
  input [1:0] PHYEMAC1RXLOSSOFSYNC;
  wire [1:0] PHYEMAC1RXLOSSOFSYNC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26926.11-26926.31" *)
  input PHYEMAC1RXNOTINTABLE;
  wire PHYEMAC1RXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26927.11-26927.28" *)
  input PHYEMAC1RXRUNDISP;
  wire PHYEMAC1RXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26928.11-26928.28" *)
  input PHYEMAC1SIGNALDET;
  wire PHYEMAC1SIGNALDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26929.11-26929.27" *)
  input PHYEMAC1TXBUFERR;
  wire PHYEMAC1TXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26930.11-26930.33" *)
  input PHYEMAC1TXGMIIMIICLKIN;
  wire PHYEMAC1TXGMIIMIICLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26931.11-26931.16" *)
  input RESET;
  wire RESET;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26955.1-27084.10" *)
module TEMAC_SINGLE(DCRHOSTDONEIR, EMACCLIENTANINTERRUPT, EMACCLIENTRXBADFRAME, EMACCLIENTRXCLIENTCLKOUT, EMACCLIENTRXDVLD, EMACCLIENTRXDVLDMSW, EMACCLIENTRXFRAMEDROP, EMACCLIENTRXGOODFRAME, EMACCLIENTRXSTATSBYTEVLD, EMACCLIENTRXSTATSVLD, EMACCLIENTTXACK, EMACCLIENTTXCLIENTCLKOUT, EMACCLIENTTXCOLLISION, EMACCLIENTTXRETRANSMIT, EMACCLIENTTXSTATS, EMACCLIENTTXSTATSBYTEVLD, EMACCLIENTTXSTATSVLD, EMACDCRACK, EMACPHYENCOMMAALIGN, EMACPHYLOOPBACKMSB, EMACPHYMCLKOUT
, EMACPHYMDOUT, EMACPHYMDTRI, EMACPHYMGTRXRESET, EMACPHYMGTTXRESET, EMACPHYPOWERDOWN, EMACPHYSYNCACQSTATUS, EMACPHYTXCHARDISPMODE, EMACPHYTXCHARDISPVAL, EMACPHYTXCHARISK, EMACPHYTXCLK, EMACPHYTXEN, EMACPHYTXER, EMACPHYTXGMIIMIICLKOUT, EMACSPEEDIS10100, HOSTMIIMRDY, EMACDCRDBUS, EMACCLIENTRXD, HOSTRDDATA, EMACCLIENTRXSTATS, EMACPHYTXD, CLIENTEMACDCMLOCKED
, CLIENTEMACPAUSEREQ, CLIENTEMACRXCLIENTCLKIN, CLIENTEMACTXCLIENTCLKIN, CLIENTEMACTXDVLD, CLIENTEMACTXDVLDMSW, CLIENTEMACTXFIRSTBYTE, CLIENTEMACTXUNDERRUN, DCREMACCLK, DCREMACENABLE, DCREMACREAD, DCREMACWRITE, HOSTCLK, HOSTMIIMSEL, HOSTREQ, PHYEMACCOL, PHYEMACCRS, PHYEMACGTXCLK, PHYEMACMCLKIN, PHYEMACMDIN, PHYEMACMIITXCLK, PHYEMACRXCHARISCOMMA
, PHYEMACRXCHARISK, PHYEMACRXCLK, PHYEMACRXDISPERR, PHYEMACRXDV, PHYEMACRXER, PHYEMACRXNOTINTABLE, PHYEMACRXRUNDISP, PHYEMACSIGNALDET, PHYEMACTXBUFERR, PHYEMACTXGMIIMIICLKIN, RESET, DCREMACDBUS, DCREMACABUS, CLIENTEMACPAUSEVAL, CLIENTEMACTXD, HOSTOPCODE, PHYEMACRXBUFSTATUS, PHYEMACRXCLKCORCNT, HOSTWRDATA, PHYEMACPHYAD, CLIENTEMACTXIFGDELAY
, PHYEMACRXD, HOSTADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27039.11-27039.30" *)
  input CLIENTEMACDCMLOCKED;
  wire CLIENTEMACDCMLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27040.11-27040.29" *)
  input CLIENTEMACPAUSEREQ;
  wire CLIENTEMACPAUSEREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27074.18-27074.36" *)
  input [15:0] CLIENTEMACPAUSEVAL;
  wire [15:0] CLIENTEMACPAUSEVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27041.11-27041.34" *)
  input CLIENTEMACRXCLIENTCLKIN;
  wire CLIENTEMACRXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27042.11-27042.34" *)
  input CLIENTEMACTXCLIENTCLKIN;
  wire CLIENTEMACTXCLIENTCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27075.18-27075.31" *)
  input [15:0] CLIENTEMACTXD;
  wire [15:0] CLIENTEMACTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27043.11-27043.27" *)
  input CLIENTEMACTXDVLD;
  wire CLIENTEMACTXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27044.11-27044.30" *)
  input CLIENTEMACTXDVLDMSW;
  wire CLIENTEMACTXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27045.11-27045.32" *)
  input CLIENTEMACTXFIRSTBYTE;
  wire CLIENTEMACTXFIRSTBYTE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27081.17-27081.37" *)
  input [7:0] CLIENTEMACTXIFGDELAY;
  wire [7:0] CLIENTEMACTXIFGDELAY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27046.11-27046.31" *)
  input CLIENTEMACTXUNDERRUN;
  wire CLIENTEMACTXUNDERRUN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27073.17-27073.28" *)
  input [0:9] DCREMACABUS;
  wire [0:9] DCREMACABUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27047.11-27047.21" *)
  input DCREMACCLK;
  wire DCREMACCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27072.18-27072.29" *)
  input [0:31] DCREMACDBUS;
  wire [0:31] DCREMACDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27048.11-27048.24" *)
  input DCREMACENABLE;
  wire DCREMACENABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27049.11-27049.22" *)
  input DCREMACREAD;
  wire DCREMACREAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27050.11-27050.23" *)
  input DCREMACWRITE;
  wire DCREMACWRITE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26998.12-26998.25" *)
  output DCRHOSTDONEIR;
  wire DCRHOSTDONEIR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26999.12-26999.33" *)
  output EMACCLIENTANINTERRUPT;
  wire EMACCLIENTANINTERRUPT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27000.12-27000.32" *)
  output EMACCLIENTRXBADFRAME;
  wire EMACCLIENTRXBADFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27001.12-27001.36" *)
  output EMACCLIENTRXCLIENTCLKOUT;
  wire EMACCLIENTRXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27035.19-27035.32" *)
  output [15:0] EMACCLIENTRXD;
  wire [15:0] EMACCLIENTRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27002.12-27002.28" *)
  output EMACCLIENTRXDVLD;
  wire EMACCLIENTRXDVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27003.12-27003.31" *)
  output EMACCLIENTRXDVLDMSW;
  wire EMACCLIENTRXDVLDMSW;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27004.12-27004.33" *)
  output EMACCLIENTRXFRAMEDROP;
  wire EMACCLIENTRXFRAMEDROP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27005.12-27005.33" *)
  output EMACCLIENTRXGOODFRAME;
  wire EMACCLIENTRXGOODFRAME;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27037.18-27037.35" *)
  output [6:0] EMACCLIENTRXSTATS;
  wire [6:0] EMACCLIENTRXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27006.12-27006.36" *)
  output EMACCLIENTRXSTATSBYTEVLD;
  wire EMACCLIENTRXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27007.12-27007.32" *)
  output EMACCLIENTRXSTATSVLD;
  wire EMACCLIENTRXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27008.12-27008.27" *)
  output EMACCLIENTTXACK;
  wire EMACCLIENTTXACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27009.12-27009.36" *)
  output EMACCLIENTTXCLIENTCLKOUT;
  wire EMACCLIENTTXCLIENTCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27010.12-27010.33" *)
  output EMACCLIENTTXCOLLISION;
  wire EMACCLIENTTXCOLLISION;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27011.12-27011.34" *)
  output EMACCLIENTTXRETRANSMIT;
  wire EMACCLIENTTXRETRANSMIT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27012.12-27012.29" *)
  output EMACCLIENTTXSTATS;
  wire EMACCLIENTTXSTATS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27013.12-27013.36" *)
  output EMACCLIENTTXSTATSBYTEVLD;
  wire EMACCLIENTTXSTATSBYTEVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27014.12-27014.32" *)
  output EMACCLIENTTXSTATSVLD;
  wire EMACCLIENTTXSTATSVLD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27015.12-27015.22" *)
  output EMACDCRACK;
  wire EMACDCRACK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27034.19-27034.30" *)
  output [0:31] EMACDCRDBUS;
  wire [0:31] EMACDCRDBUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27016.12-27016.31" *)
  output EMACPHYENCOMMAALIGN;
  wire EMACPHYENCOMMAALIGN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27017.12-27017.30" *)
  output EMACPHYLOOPBACKMSB;
  wire EMACPHYLOOPBACKMSB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27018.12-27018.26" *)
  output EMACPHYMCLKOUT;
  wire EMACPHYMCLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27019.12-27019.24" *)
  output EMACPHYMDOUT;
  wire EMACPHYMDOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27020.12-27020.24" *)
  output EMACPHYMDTRI;
  wire EMACPHYMDTRI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27021.12-27021.29" *)
  output EMACPHYMGTRXRESET;
  wire EMACPHYMGTRXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27022.12-27022.29" *)
  output EMACPHYMGTTXRESET;
  wire EMACPHYMGTTXRESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27023.12-27023.28" *)
  output EMACPHYPOWERDOWN;
  wire EMACPHYPOWERDOWN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27024.12-27024.32" *)
  output EMACPHYSYNCACQSTATUS;
  wire EMACPHYSYNCACQSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27025.12-27025.33" *)
  output EMACPHYTXCHARDISPMODE;
  wire EMACPHYTXCHARDISPMODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27026.12-27026.32" *)
  output EMACPHYTXCHARDISPVAL;
  wire EMACPHYTXCHARDISPVAL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27027.12-27027.28" *)
  output EMACPHYTXCHARISK;
  wire EMACPHYTXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27028.12-27028.24" *)
  output EMACPHYTXCLK;
  wire EMACPHYTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27038.18-27038.28" *)
  output [7:0] EMACPHYTXD;
  wire [7:0] EMACPHYTXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27029.12-27029.23" *)
  output EMACPHYTXEN;
  wire EMACPHYTXEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27030.12-27030.23" *)
  output EMACPHYTXER;
  wire EMACPHYTXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27031.12-27031.34" *)
  output EMACPHYTXGMIIMIICLKOUT;
  wire EMACPHYTXGMIIMIICLKOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27032.12-27032.28" *)
  output EMACSPEEDIS10100;
  wire EMACSPEEDIS10100;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27083.17-27083.25" *)
  input [9:0] HOSTADDR;
  wire [9:0] HOSTADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27051.11-27051.18" *)
  input HOSTCLK;
  wire HOSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27033.12-27033.23" *)
  output HOSTMIIMRDY;
  wire HOSTMIIMRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27052.11-27052.22" *)
  input HOSTMIIMSEL;
  wire HOSTMIIMSEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27076.17-27076.27" *)
  input [1:0] HOSTOPCODE;
  wire [1:0] HOSTOPCODE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27036.19-27036.29" *)
  output [31:0] HOSTRDDATA;
  wire [31:0] HOSTRDDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27053.11-27053.18" *)
  input HOSTREQ;
  wire HOSTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27079.18-27079.28" *)
  input [31:0] HOSTWRDATA;
  wire [31:0] HOSTWRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27054.11-27054.21" *)
  input PHYEMACCOL;
  wire PHYEMACCOL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27055.11-27055.21" *)
  input PHYEMACCRS;
  wire PHYEMACCRS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27056.11-27056.24" *)
  input PHYEMACGTXCLK;
  wire PHYEMACGTXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27057.11-27057.24" *)
  input PHYEMACMCLKIN;
  wire PHYEMACMCLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27058.11-27058.22" *)
  input PHYEMACMDIN;
  wire PHYEMACMDIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27059.11-27059.26" *)
  input PHYEMACMIITXCLK;
  wire PHYEMACMIITXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27080.17-27080.29" *)
  input [4:0] PHYEMACPHYAD;
  wire [4:0] PHYEMACPHYAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27077.17-27077.35" *)
  input [1:0] PHYEMACRXBUFSTATUS;
  wire [1:0] PHYEMACRXBUFSTATUS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27060.11-27060.31" *)
  input PHYEMACRXCHARISCOMMA;
  wire PHYEMACRXCHARISCOMMA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27061.11-27061.27" *)
  input PHYEMACRXCHARISK;
  wire PHYEMACRXCHARISK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27062.11-27062.23" *)
  input PHYEMACRXCLK;
  wire PHYEMACRXCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27078.17-27078.35" *)
  input [2:0] PHYEMACRXCLKCORCNT;
  wire [2:0] PHYEMACRXCLKCORCNT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27082.17-27082.27" *)
  input [7:0] PHYEMACRXD;
  wire [7:0] PHYEMACRXD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27063.11-27063.27" *)
  input PHYEMACRXDISPERR;
  wire PHYEMACRXDISPERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27064.11-27064.22" *)
  input PHYEMACRXDV;
  wire PHYEMACRXDV;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27065.11-27065.22" *)
  input PHYEMACRXER;
  wire PHYEMACRXER;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27066.11-27066.30" *)
  input PHYEMACRXNOTINTABLE;
  wire PHYEMACRXNOTINTABLE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27067.11-27067.27" *)
  input PHYEMACRXRUNDISP;
  wire PHYEMACRXRUNDISP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27068.11-27068.27" *)
  input PHYEMACSIGNALDET;
  wire PHYEMACSIGNALDET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27069.11-27069.26" *)
  input PHYEMACTXBUFERR;
  wire PHYEMACTXBUFERR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27070.11-27070.32" *)
  input PHYEMACTXGMIIMIICLKIN;
  wire PHYEMACTXGMIIMIICLKIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27071.11-27071.16" *)
  input RESET;
  wire RESET;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7285.1-7323.10" *)
module TX_BITSLICE(CNTVALUEOUT, O, RX_BIT_CTRL_OUT, TX_BIT_CTRL_OUT, T_OUT, CE, CLK, CNTVALUEIN, D, EN_VTC, INC, LOAD, RST, RST_DLY, RX_BIT_CTRL_IN, T, TBYTE_IN, TX_BIT_CTRL_IN);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7307.11-7307.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7309.11-7309.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7310.17-7310.27" *)
  input [8:0] CNTVALUEIN;
  wire [8:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7302.18-7302.29" *)
  output [8:0] CNTVALUEOUT;
  wire [8:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7311.17-7311.18" *)
  input [7:0] D;
  wire [7:0] D;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7312.11-7312.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7313.11-7313.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7314.11-7314.15" *)
  input LOAD;
  wire LOAD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7303.12-7303.13" *)
  output O;
  wire O;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7316.11-7316.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RST_DLY_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7318.11-7318.18" *)
  input RST_DLY;
  wire RST_DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7319.18-7319.32" *)
  input [39:0] RX_BIT_CTRL_IN;
  wire [39:0] RX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7304.19-7304.34" *)
  output [39:0] RX_BIT_CTRL_OUT;
  wire [39:0] RX_BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7320.11-7320.12" *)
  input T;
  wire T;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7321.11-7321.19" *)
  input TBYTE_IN;
  wire TBYTE_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7322.18-7322.32" *)
  input [39:0] TX_BIT_CTRL_IN;
  wire [39:0] TX_BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7305.19-7305.34" *)
  output [39:0] TX_BIT_CTRL_OUT;
  wire [39:0] TX_BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7306.12-7306.17" *)
  output T_OUT;
  wire T_OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7325.1-7355.10" *)
module TX_BITSLICE_TRI(BIT_CTRL_OUT, CNTVALUEOUT, TRI_OUT, BIT_CTRL_IN, CE, CLK, CNTVALUEIN, EN_VTC, INC, LOAD, RST, RST_DLY);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7343.18-7343.29" *)
  input [39:0] BIT_CTRL_IN;
  wire [39:0] BIT_CTRL_IN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7340.19-7340.31" *)
  output [39:0] BIT_CTRL_OUT;
  wire [39:0] BIT_CTRL_OUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7344.11-7344.13" *)
  input CE;
  wire CE;
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7346.11-7346.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7347.17-7347.27" *)
  input [8:0] CNTVALUEIN;
  wire [8:0] CNTVALUEIN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7341.18-7341.29" *)
  output [8:0] CNTVALUEOUT;
  wire [8:0] CNTVALUEOUT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7348.11-7348.17" *)
  input EN_VTC;
  wire EN_VTC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7349.11-7349.14" *)
  input INC;
  wire INC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7350.11-7350.15" *)
  input LOAD;
  wire LOAD;
  (* invertible_pin = "IS_RST_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7352.11-7352.14" *)
  input RST;
  wire RST;
  (* invertible_pin = "IS_RST_DLY_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7354.11-7354.18" *)
  input RST_DLY;
  wire RST_DLY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7342.12-7342.19" *)
  output TRI_OUT;
  wire TRI_OUT;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5612.1-5725.10" *)
module URAM288(CAS_OUT_ADDR_A, CAS_OUT_ADDR_B, CAS_OUT_BWE_A, CAS_OUT_BWE_B, CAS_OUT_DBITERR_A, CAS_OUT_DBITERR_B, CAS_OUT_DIN_A, CAS_OUT_DIN_B, CAS_OUT_DOUT_A, CAS_OUT_DOUT_B, CAS_OUT_EN_A, CAS_OUT_EN_B, CAS_OUT_RDACCESS_A, CAS_OUT_RDACCESS_B, CAS_OUT_RDB_WR_A, CAS_OUT_RDB_WR_B, CAS_OUT_SBITERR_A, CAS_OUT_SBITERR_B, DBITERR_A, DBITERR_B, DOUT_A
, DOUT_B, RDACCESS_A, RDACCESS_B, SBITERR_A, SBITERR_B, ADDR_A, ADDR_B, BWE_A, BWE_B, CAS_IN_ADDR_A, CAS_IN_ADDR_B, CAS_IN_BWE_A, CAS_IN_BWE_B, CAS_IN_DBITERR_A, CAS_IN_DBITERR_B, CAS_IN_DIN_A, CAS_IN_DIN_B, CAS_IN_DOUT_A, CAS_IN_DOUT_B, CAS_IN_EN_A, CAS_IN_EN_B
, CAS_IN_RDACCESS_A, CAS_IN_RDACCESS_B, CAS_IN_RDB_WR_A, CAS_IN_RDB_WR_B, CAS_IN_SBITERR_A, CAS_IN_SBITERR_B, CLK, DIN_A, DIN_B, EN_A, EN_B, INJECT_DBITERR_A, INJECT_DBITERR_B, INJECT_SBITERR_A, INJECT_SBITERR_B, OREG_CE_A, OREG_CE_B, OREG_ECC_CE_A, OREG_ECC_CE_B, RDB_WR_A, RDB_WR_B
, RST_A, RST_B, SLEEP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5677.18-5677.24" *)
  input [22:0] ADDR_A;
  wire [22:0] ADDR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5678.18-5678.24" *)
  input [22:0] ADDR_B;
  wire [22:0] ADDR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5679.17-5679.22" *)
  input [8:0] BWE_A;
  wire [8:0] BWE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5680.17-5680.22" *)
  input [8:0] BWE_B;
  wire [8:0] BWE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5681.18-5681.31" *)
  input [22:0] CAS_IN_ADDR_A;
  wire [22:0] CAS_IN_ADDR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5682.18-5682.31" *)
  input [22:0] CAS_IN_ADDR_B;
  wire [22:0] CAS_IN_ADDR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5683.17-5683.29" *)
  input [8:0] CAS_IN_BWE_A;
  wire [8:0] CAS_IN_BWE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5684.17-5684.29" *)
  input [8:0] CAS_IN_BWE_B;
  wire [8:0] CAS_IN_BWE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5685.11-5685.27" *)
  input CAS_IN_DBITERR_A;
  wire CAS_IN_DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5686.11-5686.27" *)
  input CAS_IN_DBITERR_B;
  wire CAS_IN_DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5687.18-5687.30" *)
  input [71:0] CAS_IN_DIN_A;
  wire [71:0] CAS_IN_DIN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5688.18-5688.30" *)
  input [71:0] CAS_IN_DIN_B;
  wire [71:0] CAS_IN_DIN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5689.18-5689.31" *)
  input [71:0] CAS_IN_DOUT_A;
  wire [71:0] CAS_IN_DOUT_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5690.18-5690.31" *)
  input [71:0] CAS_IN_DOUT_B;
  wire [71:0] CAS_IN_DOUT_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5691.11-5691.22" *)
  input CAS_IN_EN_A;
  wire CAS_IN_EN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5692.11-5692.22" *)
  input CAS_IN_EN_B;
  wire CAS_IN_EN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5693.11-5693.28" *)
  input CAS_IN_RDACCESS_A;
  wire CAS_IN_RDACCESS_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5694.11-5694.28" *)
  input CAS_IN_RDACCESS_B;
  wire CAS_IN_RDACCESS_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5695.11-5695.26" *)
  input CAS_IN_RDB_WR_A;
  wire CAS_IN_RDB_WR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5696.11-5696.26" *)
  input CAS_IN_RDB_WR_B;
  wire CAS_IN_RDB_WR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5697.11-5697.27" *)
  input CAS_IN_SBITERR_A;
  wire CAS_IN_SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5698.11-5698.27" *)
  input CAS_IN_SBITERR_B;
  wire CAS_IN_SBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5651.19-5651.33" *)
  output [22:0] CAS_OUT_ADDR_A;
  wire [22:0] CAS_OUT_ADDR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5652.19-5652.33" *)
  output [22:0] CAS_OUT_ADDR_B;
  wire [22:0] CAS_OUT_ADDR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5653.18-5653.31" *)
  output [8:0] CAS_OUT_BWE_A;
  wire [8:0] CAS_OUT_BWE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5654.18-5654.31" *)
  output [8:0] CAS_OUT_BWE_B;
  wire [8:0] CAS_OUT_BWE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5655.12-5655.29" *)
  output CAS_OUT_DBITERR_A;
  wire CAS_OUT_DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5656.12-5656.29" *)
  output CAS_OUT_DBITERR_B;
  wire CAS_OUT_DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5657.19-5657.32" *)
  output [71:0] CAS_OUT_DIN_A;
  wire [71:0] CAS_OUT_DIN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5658.19-5658.32" *)
  output [71:0] CAS_OUT_DIN_B;
  wire [71:0] CAS_OUT_DIN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5659.19-5659.33" *)
  output [71:0] CAS_OUT_DOUT_A;
  wire [71:0] CAS_OUT_DOUT_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5660.19-5660.33" *)
  output [71:0] CAS_OUT_DOUT_B;
  wire [71:0] CAS_OUT_DOUT_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5661.12-5661.24" *)
  output CAS_OUT_EN_A;
  wire CAS_OUT_EN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5662.12-5662.24" *)
  output CAS_OUT_EN_B;
  wire CAS_OUT_EN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5663.12-5663.30" *)
  output CAS_OUT_RDACCESS_A;
  wire CAS_OUT_RDACCESS_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5664.12-5664.30" *)
  output CAS_OUT_RDACCESS_B;
  wire CAS_OUT_RDACCESS_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5665.12-5665.28" *)
  output CAS_OUT_RDB_WR_A;
  wire CAS_OUT_RDB_WR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5666.12-5666.28" *)
  output CAS_OUT_RDB_WR_B;
  wire CAS_OUT_RDB_WR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5667.12-5667.29" *)
  output CAS_OUT_SBITERR_A;
  wire CAS_OUT_SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5668.12-5668.29" *)
  output CAS_OUT_SBITERR_B;
  wire CAS_OUT_SBITERR_B;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5701.11-5701.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5669.12-5669.21" *)
  output DBITERR_A;
  wire DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5670.12-5670.21" *)
  output DBITERR_B;
  wire DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5702.18-5702.23" *)
  input [71:0] DIN_A;
  wire [71:0] DIN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5703.18-5703.23" *)
  input [71:0] DIN_B;
  wire [71:0] DIN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5671.19-5671.25" *)
  output [71:0] DOUT_A;
  wire [71:0] DOUT_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5672.19-5672.25" *)
  output [71:0] DOUT_B;
  wire [71:0] DOUT_B;
  (* invertible_pin = "IS_EN_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5705.11-5705.15" *)
  input EN_A;
  wire EN_A;
  (* invertible_pin = "IS_EN_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5707.11-5707.15" *)
  input EN_B;
  wire EN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5708.11-5708.27" *)
  input INJECT_DBITERR_A;
  wire INJECT_DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5709.11-5709.27" *)
  input INJECT_DBITERR_B;
  wire INJECT_DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5710.11-5710.27" *)
  input INJECT_SBITERR_A;
  wire INJECT_SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5711.11-5711.27" *)
  input INJECT_SBITERR_B;
  wire INJECT_SBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5712.11-5712.20" *)
  input OREG_CE_A;
  wire OREG_CE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5713.11-5713.20" *)
  input OREG_CE_B;
  wire OREG_CE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5714.11-5714.24" *)
  input OREG_ECC_CE_A;
  wire OREG_ECC_CE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5715.11-5715.24" *)
  input OREG_ECC_CE_B;
  wire OREG_ECC_CE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5673.12-5673.22" *)
  output RDACCESS_A;
  wire RDACCESS_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5674.12-5674.22" *)
  output RDACCESS_B;
  wire RDACCESS_B;
  (* invertible_pin = "IS_RDB_WR_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5717.11-5717.19" *)
  input RDB_WR_A;
  wire RDB_WR_A;
  (* invertible_pin = "IS_RDB_WR_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5719.11-5719.19" *)
  input RDB_WR_B;
  wire RDB_WR_B;
  (* invertible_pin = "IS_RST_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5721.11-5721.16" *)
  input RST_A;
  wire RST_A;
  (* invertible_pin = "IS_RST_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5723.11-5723.16" *)
  input RST_B;
  wire RST_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5675.12-5675.21" *)
  output SBITERR_A;
  wire SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5676.12-5676.21" *)
  output SBITERR_B;
  wire SBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5724.11-5724.16" *)
  input SLEEP;
  wire SLEEP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5727.1-5790.10" *)
module URAM288_BASE(DBITERR_A, DBITERR_B, DOUT_A, DOUT_B, SBITERR_A, SBITERR_B, ADDR_A, ADDR_B, BWE_A, BWE_B, CLK, DIN_A, DIN_B, EN_A, EN_B, INJECT_DBITERR_A, INJECT_DBITERR_B, INJECT_SBITERR_A, INJECT_SBITERR_B, OREG_CE_A, OREG_CE_B
, OREG_ECC_CE_A, OREG_ECC_CE_B, RDB_WR_A, RDB_WR_B, RST_A, RST_B, SLEEP);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5760.18-5760.24" *)
  input [22:0] ADDR_A;
  wire [22:0] ADDR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5761.18-5761.24" *)
  input [22:0] ADDR_B;
  wire [22:0] ADDR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5762.17-5762.22" *)
  input [8:0] BWE_A;
  wire [8:0] BWE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5763.17-5763.22" *)
  input [8:0] BWE_B;
  wire [8:0] BWE_B;
  (* clkbuf_sink = 32'd1 *)
  (* invertible_pin = "IS_CLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5766.11-5766.14" *)
  input CLK;
  wire CLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5754.12-5754.21" *)
  output DBITERR_A;
  wire DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5755.12-5755.21" *)
  output DBITERR_B;
  wire DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5767.18-5767.23" *)
  input [71:0] DIN_A;
  wire [71:0] DIN_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5768.18-5768.23" *)
  input [71:0] DIN_B;
  wire [71:0] DIN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5756.19-5756.25" *)
  output [71:0] DOUT_A;
  wire [71:0] DOUT_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5757.19-5757.25" *)
  output [71:0] DOUT_B;
  wire [71:0] DOUT_B;
  (* invertible_pin = "IS_EN_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5770.11-5770.15" *)
  input EN_A;
  wire EN_A;
  (* invertible_pin = "IS_EN_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5772.11-5772.15" *)
  input EN_B;
  wire EN_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5773.11-5773.27" *)
  input INJECT_DBITERR_A;
  wire INJECT_DBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5774.11-5774.27" *)
  input INJECT_DBITERR_B;
  wire INJECT_DBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5775.11-5775.27" *)
  input INJECT_SBITERR_A;
  wire INJECT_SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5776.11-5776.27" *)
  input INJECT_SBITERR_B;
  wire INJECT_SBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5777.11-5777.20" *)
  input OREG_CE_A;
  wire OREG_CE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5778.11-5778.20" *)
  input OREG_CE_B;
  wire OREG_CE_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5779.11-5779.24" *)
  input OREG_ECC_CE_A;
  wire OREG_ECC_CE_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5780.11-5780.24" *)
  input OREG_ECC_CE_B;
  wire OREG_ECC_CE_B;
  (* invertible_pin = "IS_RDB_WR_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5782.11-5782.19" *)
  input RDB_WR_A;
  wire RDB_WR_A;
  (* invertible_pin = "IS_RDB_WR_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5784.11-5784.19" *)
  input RDB_WR_B;
  wire RDB_WR_B;
  (* invertible_pin = "IS_RST_A_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5786.11-5786.16" *)
  input RST_A;
  wire RST_A;
  (* invertible_pin = "IS_RST_B_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5788.11-5788.16" *)
  input RST_B;
  wire RST_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5758.12-5758.21" *)
  output SBITERR_A;
  wire SBITERR_A;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5759.12-5759.21" *)
  output SBITERR_B;
  wire SBITERR_B;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5789.11-5789.16" *)
  input SLEEP;
  wire SLEEP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9947.1-9951.10" *)
module USR_ACCESSE2(CFGCLK, DATAVALID, DATA);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9948.12-9948.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9950.19-9950.23" *)
  output [31:0] DATA;
  wire [31:0] DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9949.12-9949.21" *)
  output DATAVALID;
  wire DATAVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9930.1-9933.10" *)
module USR_ACCESS_VIRTEX4(DATA, DATAVALID);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9931.19-9931.23" *)
  output [31:0] DATA;
  wire [31:0] DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9932.12-9932.21" *)
  output DATAVALID;
  wire DATAVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9935.1-9939.10" *)
module USR_ACCESS_VIRTEX5(CFGCLK, DATA, DATAVALID);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9936.12-9936.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9937.19-9937.23" *)
  output [31:0] DATA;
  wire [31:0] DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9938.12-9938.21" *)
  output DATAVALID;
  wire DATAVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9941.1-9945.10" *)
module USR_ACCESS_VIRTEX6(CFGCLK, DATA, DATAVALID);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9942.12-9942.18" *)
  output CFGCLK;
  wire CFGCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9943.19-9943.23" *)
  output [31:0] DATA;
  wire [31:0] DATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9944.12-9944.21" *)
  output DATAVALID;
  wire DATAVALID;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:24.1-26.10" *)
module VCC(P);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:24.19-24.20" *)
  output P;
  wire P;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33823.1-34053.10" *)
module VCU(VCUPLARREADYAXILITEAPB, VCUPLAWREADYAXILITEAPB, VCUPLBRESPAXILITEAPB, VCUPLBVALIDAXILITEAPB, VCUPLCORESTATUSCLKPLL, VCUPLDECARADDR0, VCUPLDECARADDR1, VCUPLDECARBURST0, VCUPLDECARBURST1, VCUPLDECARCACHE0, VCUPLDECARCACHE1, VCUPLDECARID0, VCUPLDECARID1, VCUPLDECARLEN0, VCUPLDECARLEN1, VCUPLDECARPROT0, VCUPLDECARPROT1, VCUPLDECARQOS0, VCUPLDECARQOS1, VCUPLDECARSIZE0, VCUPLDECARSIZE1
, VCUPLDECARVALID0, VCUPLDECARVALID1, VCUPLDECAWADDR0, VCUPLDECAWADDR1, VCUPLDECAWBURST0, VCUPLDECAWBURST1, VCUPLDECAWCACHE0, VCUPLDECAWCACHE1, VCUPLDECAWID0, VCUPLDECAWID1, VCUPLDECAWLEN0, VCUPLDECAWLEN1, VCUPLDECAWPROT0, VCUPLDECAWPROT1, VCUPLDECAWQOS0, VCUPLDECAWQOS1, VCUPLDECAWSIZE0, VCUPLDECAWSIZE1, VCUPLDECAWVALID0, VCUPLDECAWVALID1, VCUPLDECBREADY0
, VCUPLDECBREADY1, VCUPLDECRREADY0, VCUPLDECRREADY1, VCUPLDECWDATA0, VCUPLDECWDATA1, VCUPLDECWLAST0, VCUPLDECWLAST1, VCUPLDECWVALID0, VCUPLDECWVALID1, VCUPLENCALL2CADDR, VCUPLENCALL2CRVALID, VCUPLENCALL2CWDATA, VCUPLENCALL2CWVALID, VCUPLENCARADDR0, VCUPLENCARADDR1, VCUPLENCARBURST0, VCUPLENCARBURST1, VCUPLENCARCACHE0, VCUPLENCARCACHE1, VCUPLENCARID0, VCUPLENCARID1
, VCUPLENCARLEN0, VCUPLENCARLEN1, VCUPLENCARPROT0, VCUPLENCARPROT1, VCUPLENCARQOS0, VCUPLENCARQOS1, VCUPLENCARSIZE0, VCUPLENCARSIZE1, VCUPLENCARVALID0, VCUPLENCARVALID1, VCUPLENCAWADDR0, VCUPLENCAWADDR1, VCUPLENCAWBURST0, VCUPLENCAWBURST1, VCUPLENCAWCACHE0, VCUPLENCAWCACHE1, VCUPLENCAWID0, VCUPLENCAWID1, VCUPLENCAWLEN0, VCUPLENCAWLEN1, VCUPLENCAWPROT0
, VCUPLENCAWPROT1, VCUPLENCAWQOS0, VCUPLENCAWQOS1, VCUPLENCAWSIZE0, VCUPLENCAWSIZE1, VCUPLENCAWVALID0, VCUPLENCAWVALID1, VCUPLENCBREADY0, VCUPLENCBREADY1, VCUPLENCRREADY0, VCUPLENCRREADY1, VCUPLENCWDATA0, VCUPLENCWDATA1, VCUPLENCWLAST0, VCUPLENCWLAST1, VCUPLENCWVALID0, VCUPLENCWVALID1, VCUPLMCUMAXIICDCARADDR, VCUPLMCUMAXIICDCARBURST, VCUPLMCUMAXIICDCARCACHE, VCUPLMCUMAXIICDCARID
, VCUPLMCUMAXIICDCARLEN, VCUPLMCUMAXIICDCARLOCK, VCUPLMCUMAXIICDCARPROT, VCUPLMCUMAXIICDCARQOS, VCUPLMCUMAXIICDCARSIZE, VCUPLMCUMAXIICDCARVALID, VCUPLMCUMAXIICDCAWADDR, VCUPLMCUMAXIICDCAWBURST, VCUPLMCUMAXIICDCAWCACHE, VCUPLMCUMAXIICDCAWID, VCUPLMCUMAXIICDCAWLEN, VCUPLMCUMAXIICDCAWLOCK, VCUPLMCUMAXIICDCAWPROT, VCUPLMCUMAXIICDCAWQOS, VCUPLMCUMAXIICDCAWSIZE, VCUPLMCUMAXIICDCAWVALID, VCUPLMCUMAXIICDCBREADY, VCUPLMCUMAXIICDCRREADY, VCUPLMCUMAXIICDCWDATA, VCUPLMCUMAXIICDCWLAST, VCUPLMCUMAXIICDCWSTRB
, VCUPLMCUMAXIICDCWVALID, VCUPLMCUSTATUSCLKPLL, VCUPLPINTREQ, VCUPLPLLSTATUSPLLLOCK, VCUPLPWRSUPPLYSTATUSVCCAUX, VCUPLPWRSUPPLYSTATUSVCUINT, VCUPLRDATAAXILITEAPB, VCUPLRRESPAXILITEAPB, VCUPLRVALIDAXILITEAPB, VCUPLWREADYAXILITEAPB, INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD, PLVCUARADDRAXILITEAPB, PLVCUARPROTAXILITEAPB, PLVCUARVALIDAXILITEAPB, PLVCUAWADDRAXILITEAPB, PLVCUAWPROTAXILITEAPB, PLVCUAWVALIDAXILITEAPB, PLVCUAXIDECCLK, PLVCUAXIENCCLK, PLVCUAXILITECLK, PLVCUAXIMCUCLK
, PLVCUBREADYAXILITEAPB, PLVCUCORECLK, PLVCUDECARREADY0, PLVCUDECARREADY1, PLVCUDECAWREADY0, PLVCUDECAWREADY1, PLVCUDECBID0, PLVCUDECBID1, PLVCUDECBRESP0, PLVCUDECBRESP1, PLVCUDECBVALID0, PLVCUDECBVALID1, PLVCUDECRDATA0, PLVCUDECRDATA1, PLVCUDECRID0, PLVCUDECRID1, PLVCUDECRLAST0, PLVCUDECRLAST1, PLVCUDECRRESP0, PLVCUDECRRESP1, PLVCUDECRVALID0
, PLVCUDECRVALID1, PLVCUDECWREADY0, PLVCUDECWREADY1, PLVCUENCALL2CRDATA, PLVCUENCALL2CRREADY, PLVCUENCARREADY0, PLVCUENCARREADY1, PLVCUENCAWREADY0, PLVCUENCAWREADY1, PLVCUENCBID0, PLVCUENCBID1, PLVCUENCBRESP0, PLVCUENCBRESP1, PLVCUENCBVALID0, PLVCUENCBVALID1, PLVCUENCL2CCLK, PLVCUENCRDATA0, PLVCUENCRDATA1, PLVCUENCRID0, PLVCUENCRID1, PLVCUENCRLAST0
, PLVCUENCRLAST1, PLVCUENCRRESP0, PLVCUENCRRESP1, PLVCUENCRVALID0, PLVCUENCRVALID1, PLVCUENCWREADY0, PLVCUENCWREADY1, PLVCUMCUCLK, PLVCUMCUMAXIICDCARREADY, PLVCUMCUMAXIICDCAWREADY, PLVCUMCUMAXIICDCBID, PLVCUMCUMAXIICDCBRESP, PLVCUMCUMAXIICDCBVALID, PLVCUMCUMAXIICDCRDATA, PLVCUMCUMAXIICDCRID, PLVCUMCUMAXIICDCRLAST, PLVCUMCUMAXIICDCRRESP, PLVCUMCUMAXIICDCRVALID, PLVCUMCUMAXIICDCWREADY, PLVCUPLLREFCLKPL, PLVCURAWRSTN
, PLVCURREADYAXILITEAPB, PLVCUWDATAAXILITEAPB, PLVCUWSTRBAXILITEAPB, PLVCUWVALIDAXILITEAPB);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33975.11-33975.50" *)
  input INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD;
  wire INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33976.18-33976.39" *)
  input [19:0] PLVCUARADDRAXILITEAPB;
  wire [19:0] PLVCUARADDRAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33977.17-33977.38" *)
  input [2:0] PLVCUARPROTAXILITEAPB;
  wire [2:0] PLVCUARPROTAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33978.11-33978.33" *)
  input PLVCUARVALIDAXILITEAPB;
  wire PLVCUARVALIDAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33979.18-33979.39" *)
  input [19:0] PLVCUAWADDRAXILITEAPB;
  wire [19:0] PLVCUAWADDRAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33980.17-33980.38" *)
  input [2:0] PLVCUAWPROTAXILITEAPB;
  wire [2:0] PLVCUAWPROTAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33981.11-33981.33" *)
  input PLVCUAWVALIDAXILITEAPB;
  wire PLVCUAWVALIDAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33982.11-33982.25" *)
  input PLVCUAXIDECCLK;
  wire PLVCUAXIDECCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33983.11-33983.25" *)
  input PLVCUAXIENCCLK;
  wire PLVCUAXIENCCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33984.11-33984.26" *)
  input PLVCUAXILITECLK;
  wire PLVCUAXILITECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33985.11-33985.25" *)
  input PLVCUAXIMCUCLK;
  wire PLVCUAXIMCUCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33986.11-33986.32" *)
  input PLVCUBREADYAXILITEAPB;
  wire PLVCUBREADYAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33987.11-33987.23" *)
  input PLVCUCORECLK;
  wire PLVCUCORECLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33988.11-33988.27" *)
  input PLVCUDECARREADY0;
  wire PLVCUDECARREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33989.11-33989.27" *)
  input PLVCUDECARREADY1;
  wire PLVCUDECARREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33990.11-33990.27" *)
  input PLVCUDECAWREADY0;
  wire PLVCUDECAWREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33991.11-33991.27" *)
  input PLVCUDECAWREADY1;
  wire PLVCUDECAWREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33992.17-33992.29" *)
  input [3:0] PLVCUDECBID0;
  wire [3:0] PLVCUDECBID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33993.17-33993.29" *)
  input [3:0] PLVCUDECBID1;
  wire [3:0] PLVCUDECBID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33994.17-33994.31" *)
  input [1:0] PLVCUDECBRESP0;
  wire [1:0] PLVCUDECBRESP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33995.17-33995.31" *)
  input [1:0] PLVCUDECBRESP1;
  wire [1:0] PLVCUDECBRESP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33996.11-33996.26" *)
  input PLVCUDECBVALID0;
  wire PLVCUDECBVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33997.11-33997.26" *)
  input PLVCUDECBVALID1;
  wire PLVCUDECBVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33998.19-33998.33" *)
  input [127:0] PLVCUDECRDATA0;
  wire [127:0] PLVCUDECRDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33999.19-33999.33" *)
  input [127:0] PLVCUDECRDATA1;
  wire [127:0] PLVCUDECRDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34000.17-34000.29" *)
  input [3:0] PLVCUDECRID0;
  wire [3:0] PLVCUDECRID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34001.17-34001.29" *)
  input [3:0] PLVCUDECRID1;
  wire [3:0] PLVCUDECRID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34002.11-34002.25" *)
  input PLVCUDECRLAST0;
  wire PLVCUDECRLAST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34003.11-34003.25" *)
  input PLVCUDECRLAST1;
  wire PLVCUDECRLAST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34004.17-34004.31" *)
  input [1:0] PLVCUDECRRESP0;
  wire [1:0] PLVCUDECRRESP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34005.17-34005.31" *)
  input [1:0] PLVCUDECRRESP1;
  wire [1:0] PLVCUDECRRESP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34006.11-34006.26" *)
  input PLVCUDECRVALID0;
  wire PLVCUDECRVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34007.11-34007.26" *)
  input PLVCUDECRVALID1;
  wire PLVCUDECRVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34008.11-34008.26" *)
  input PLVCUDECWREADY0;
  wire PLVCUDECWREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34009.11-34009.26" *)
  input PLVCUDECWREADY1;
  wire PLVCUDECWREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34010.19-34010.37" *)
  input [319:0] PLVCUENCALL2CRDATA;
  wire [319:0] PLVCUENCALL2CRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34011.11-34011.30" *)
  input PLVCUENCALL2CRREADY;
  wire PLVCUENCALL2CRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34012.11-34012.27" *)
  input PLVCUENCARREADY0;
  wire PLVCUENCARREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34013.11-34013.27" *)
  input PLVCUENCARREADY1;
  wire PLVCUENCARREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34014.11-34014.27" *)
  input PLVCUENCAWREADY0;
  wire PLVCUENCAWREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34015.11-34015.27" *)
  input PLVCUENCAWREADY1;
  wire PLVCUENCAWREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34016.17-34016.29" *)
  input [3:0] PLVCUENCBID0;
  wire [3:0] PLVCUENCBID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34017.17-34017.29" *)
  input [3:0] PLVCUENCBID1;
  wire [3:0] PLVCUENCBID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34018.17-34018.31" *)
  input [1:0] PLVCUENCBRESP0;
  wire [1:0] PLVCUENCBRESP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34019.17-34019.31" *)
  input [1:0] PLVCUENCBRESP1;
  wire [1:0] PLVCUENCBRESP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34020.11-34020.26" *)
  input PLVCUENCBVALID0;
  wire PLVCUENCBVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34021.11-34021.26" *)
  input PLVCUENCBVALID1;
  wire PLVCUENCBVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34022.11-34022.25" *)
  input PLVCUENCL2CCLK;
  wire PLVCUENCL2CCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34023.19-34023.33" *)
  input [127:0] PLVCUENCRDATA0;
  wire [127:0] PLVCUENCRDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34024.19-34024.33" *)
  input [127:0] PLVCUENCRDATA1;
  wire [127:0] PLVCUENCRDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34025.17-34025.29" *)
  input [3:0] PLVCUENCRID0;
  wire [3:0] PLVCUENCRID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34026.17-34026.29" *)
  input [3:0] PLVCUENCRID1;
  wire [3:0] PLVCUENCRID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34027.11-34027.25" *)
  input PLVCUENCRLAST0;
  wire PLVCUENCRLAST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34028.11-34028.25" *)
  input PLVCUENCRLAST1;
  wire PLVCUENCRLAST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34029.17-34029.31" *)
  input [1:0] PLVCUENCRRESP0;
  wire [1:0] PLVCUENCRRESP0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34030.17-34030.31" *)
  input [1:0] PLVCUENCRRESP1;
  wire [1:0] PLVCUENCRRESP1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34031.11-34031.26" *)
  input PLVCUENCRVALID0;
  wire PLVCUENCRVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34032.11-34032.26" *)
  input PLVCUENCRVALID1;
  wire PLVCUENCRVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34033.11-34033.26" *)
  input PLVCUENCWREADY0;
  wire PLVCUENCWREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34034.11-34034.26" *)
  input PLVCUENCWREADY1;
  wire PLVCUENCWREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34035.11-34035.22" *)
  input PLVCUMCUCLK;
  wire PLVCUMCUCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34036.11-34036.34" *)
  input PLVCUMCUMAXIICDCARREADY;
  wire PLVCUMCUMAXIICDCARREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34037.11-34037.34" *)
  input PLVCUMCUMAXIICDCAWREADY;
  wire PLVCUMCUMAXIICDCAWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34038.17-34038.36" *)
  input [2:0] PLVCUMCUMAXIICDCBID;
  wire [2:0] PLVCUMCUMAXIICDCBID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34039.17-34039.38" *)
  input [1:0] PLVCUMCUMAXIICDCBRESP;
  wire [1:0] PLVCUMCUMAXIICDCBRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34040.11-34040.33" *)
  input PLVCUMCUMAXIICDCBVALID;
  wire PLVCUMCUMAXIICDCBVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34041.18-34041.39" *)
  input [31:0] PLVCUMCUMAXIICDCRDATA;
  wire [31:0] PLVCUMCUMAXIICDCRDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34042.17-34042.36" *)
  input [2:0] PLVCUMCUMAXIICDCRID;
  wire [2:0] PLVCUMCUMAXIICDCRID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34043.11-34043.32" *)
  input PLVCUMCUMAXIICDCRLAST;
  wire PLVCUMCUMAXIICDCRLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34044.17-34044.38" *)
  input [1:0] PLVCUMCUMAXIICDCRRESP;
  wire [1:0] PLVCUMCUMAXIICDCRRESP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34045.11-34045.33" *)
  input PLVCUMCUMAXIICDCRVALID;
  wire PLVCUMCUMAXIICDCRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34046.11-34046.33" *)
  input PLVCUMCUMAXIICDCWREADY;
  wire PLVCUMCUMAXIICDCWREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34047.11-34047.27" *)
  input PLVCUPLLREFCLKPL;
  wire PLVCUPLLREFCLKPL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34048.11-34048.23" *)
  input PLVCURAWRSTN;
  wire PLVCURAWRSTN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34049.11-34049.32" *)
  input PLVCURREADYAXILITEAPB;
  wire PLVCURREADYAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34050.18-34050.38" *)
  input [31:0] PLVCUWDATAAXILITEAPB;
  wire [31:0] PLVCUWDATAAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34051.17-34051.37" *)
  input [3:0] PLVCUWSTRBAXILITEAPB;
  wire [3:0] PLVCUWSTRBAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34052.11-34052.32" *)
  input PLVCUWVALIDAXILITEAPB;
  wire PLVCUWVALIDAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33839.12-33839.34" *)
  output VCUPLARREADYAXILITEAPB;
  wire VCUPLARREADYAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33840.12-33840.34" *)
  output VCUPLAWREADYAXILITEAPB;
  wire VCUPLAWREADYAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33841.18-33841.38" *)
  output [1:0] VCUPLBRESPAXILITEAPB;
  wire [1:0] VCUPLBRESPAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33842.12-33842.33" *)
  output VCUPLBVALIDAXILITEAPB;
  wire VCUPLBVALIDAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33843.12-33843.33" *)
  output VCUPLCORESTATUSCLKPLL;
  wire VCUPLCORESTATUSCLKPLL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33844.19-33844.34" *)
  output [43:0] VCUPLDECARADDR0;
  wire [43:0] VCUPLDECARADDR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33845.19-33845.34" *)
  output [43:0] VCUPLDECARADDR1;
  wire [43:0] VCUPLDECARADDR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33846.18-33846.34" *)
  output [1:0] VCUPLDECARBURST0;
  wire [1:0] VCUPLDECARBURST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33847.18-33847.34" *)
  output [1:0] VCUPLDECARBURST1;
  wire [1:0] VCUPLDECARBURST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33848.18-33848.34" *)
  output [3:0] VCUPLDECARCACHE0;
  wire [3:0] VCUPLDECARCACHE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33849.18-33849.34" *)
  output [3:0] VCUPLDECARCACHE1;
  wire [3:0] VCUPLDECARCACHE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33850.18-33850.31" *)
  output [3:0] VCUPLDECARID0;
  wire [3:0] VCUPLDECARID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33851.18-33851.31" *)
  output [3:0] VCUPLDECARID1;
  wire [3:0] VCUPLDECARID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33852.18-33852.32" *)
  output [7:0] VCUPLDECARLEN0;
  wire [7:0] VCUPLDECARLEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33853.18-33853.32" *)
  output [7:0] VCUPLDECARLEN1;
  wire [7:0] VCUPLDECARLEN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33854.12-33854.27" *)
  output VCUPLDECARPROT0;
  wire VCUPLDECARPROT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33855.12-33855.27" *)
  output VCUPLDECARPROT1;
  wire VCUPLDECARPROT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33856.18-33856.32" *)
  output [3:0] VCUPLDECARQOS0;
  wire [3:0] VCUPLDECARQOS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33857.18-33857.32" *)
  output [3:0] VCUPLDECARQOS1;
  wire [3:0] VCUPLDECARQOS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33858.18-33858.33" *)
  output [2:0] VCUPLDECARSIZE0;
  wire [2:0] VCUPLDECARSIZE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33859.18-33859.33" *)
  output [2:0] VCUPLDECARSIZE1;
  wire [2:0] VCUPLDECARSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33860.12-33860.28" *)
  output VCUPLDECARVALID0;
  wire VCUPLDECARVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33861.12-33861.28" *)
  output VCUPLDECARVALID1;
  wire VCUPLDECARVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33862.19-33862.34" *)
  output [43:0] VCUPLDECAWADDR0;
  wire [43:0] VCUPLDECAWADDR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33863.19-33863.34" *)
  output [43:0] VCUPLDECAWADDR1;
  wire [43:0] VCUPLDECAWADDR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33864.18-33864.34" *)
  output [1:0] VCUPLDECAWBURST0;
  wire [1:0] VCUPLDECAWBURST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33865.18-33865.34" *)
  output [1:0] VCUPLDECAWBURST1;
  wire [1:0] VCUPLDECAWBURST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33866.18-33866.34" *)
  output [3:0] VCUPLDECAWCACHE0;
  wire [3:0] VCUPLDECAWCACHE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33867.18-33867.34" *)
  output [3:0] VCUPLDECAWCACHE1;
  wire [3:0] VCUPLDECAWCACHE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33868.18-33868.31" *)
  output [3:0] VCUPLDECAWID0;
  wire [3:0] VCUPLDECAWID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33869.18-33869.31" *)
  output [3:0] VCUPLDECAWID1;
  wire [3:0] VCUPLDECAWID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33870.18-33870.32" *)
  output [7:0] VCUPLDECAWLEN0;
  wire [7:0] VCUPLDECAWLEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33871.18-33871.32" *)
  output [7:0] VCUPLDECAWLEN1;
  wire [7:0] VCUPLDECAWLEN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33872.12-33872.27" *)
  output VCUPLDECAWPROT0;
  wire VCUPLDECAWPROT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33873.12-33873.27" *)
  output VCUPLDECAWPROT1;
  wire VCUPLDECAWPROT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33874.18-33874.32" *)
  output [3:0] VCUPLDECAWQOS0;
  wire [3:0] VCUPLDECAWQOS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33875.18-33875.32" *)
  output [3:0] VCUPLDECAWQOS1;
  wire [3:0] VCUPLDECAWQOS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33876.18-33876.33" *)
  output [2:0] VCUPLDECAWSIZE0;
  wire [2:0] VCUPLDECAWSIZE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33877.18-33877.33" *)
  output [2:0] VCUPLDECAWSIZE1;
  wire [2:0] VCUPLDECAWSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33878.12-33878.28" *)
  output VCUPLDECAWVALID0;
  wire VCUPLDECAWVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33879.12-33879.28" *)
  output VCUPLDECAWVALID1;
  wire VCUPLDECAWVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33880.12-33880.27" *)
  output VCUPLDECBREADY0;
  wire VCUPLDECBREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33881.12-33881.27" *)
  output VCUPLDECBREADY1;
  wire VCUPLDECBREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33882.12-33882.27" *)
  output VCUPLDECRREADY0;
  wire VCUPLDECRREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33883.12-33883.27" *)
  output VCUPLDECRREADY1;
  wire VCUPLDECRREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33884.20-33884.34" *)
  output [127:0] VCUPLDECWDATA0;
  wire [127:0] VCUPLDECWDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33885.20-33885.34" *)
  output [127:0] VCUPLDECWDATA1;
  wire [127:0] VCUPLDECWDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33886.12-33886.26" *)
  output VCUPLDECWLAST0;
  wire VCUPLDECWLAST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33887.12-33887.26" *)
  output VCUPLDECWLAST1;
  wire VCUPLDECWLAST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33888.12-33888.27" *)
  output VCUPLDECWVALID0;
  wire VCUPLDECWVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33889.12-33889.27" *)
  output VCUPLDECWVALID1;
  wire VCUPLDECWVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33890.19-33890.36" *)
  output [16:0] VCUPLENCALL2CADDR;
  wire [16:0] VCUPLENCALL2CADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33891.12-33891.31" *)
  output VCUPLENCALL2CRVALID;
  wire VCUPLENCALL2CRVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33892.20-33892.38" *)
  output [319:0] VCUPLENCALL2CWDATA;
  wire [319:0] VCUPLENCALL2CWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33893.12-33893.31" *)
  output VCUPLENCALL2CWVALID;
  wire VCUPLENCALL2CWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33894.19-33894.34" *)
  output [43:0] VCUPLENCARADDR0;
  wire [43:0] VCUPLENCARADDR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33895.19-33895.34" *)
  output [43:0] VCUPLENCARADDR1;
  wire [43:0] VCUPLENCARADDR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33896.18-33896.34" *)
  output [1:0] VCUPLENCARBURST0;
  wire [1:0] VCUPLENCARBURST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33897.18-33897.34" *)
  output [1:0] VCUPLENCARBURST1;
  wire [1:0] VCUPLENCARBURST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33898.18-33898.34" *)
  output [3:0] VCUPLENCARCACHE0;
  wire [3:0] VCUPLENCARCACHE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33899.18-33899.34" *)
  output [3:0] VCUPLENCARCACHE1;
  wire [3:0] VCUPLENCARCACHE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33900.18-33900.31" *)
  output [3:0] VCUPLENCARID0;
  wire [3:0] VCUPLENCARID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33901.18-33901.31" *)
  output [3:0] VCUPLENCARID1;
  wire [3:0] VCUPLENCARID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33902.18-33902.32" *)
  output [7:0] VCUPLENCARLEN0;
  wire [7:0] VCUPLENCARLEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33903.18-33903.32" *)
  output [7:0] VCUPLENCARLEN1;
  wire [7:0] VCUPLENCARLEN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33904.12-33904.27" *)
  output VCUPLENCARPROT0;
  wire VCUPLENCARPROT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33905.12-33905.27" *)
  output VCUPLENCARPROT1;
  wire VCUPLENCARPROT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33906.18-33906.32" *)
  output [3:0] VCUPLENCARQOS0;
  wire [3:0] VCUPLENCARQOS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33907.18-33907.32" *)
  output [3:0] VCUPLENCARQOS1;
  wire [3:0] VCUPLENCARQOS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33908.18-33908.33" *)
  output [2:0] VCUPLENCARSIZE0;
  wire [2:0] VCUPLENCARSIZE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33909.18-33909.33" *)
  output [2:0] VCUPLENCARSIZE1;
  wire [2:0] VCUPLENCARSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33910.12-33910.28" *)
  output VCUPLENCARVALID0;
  wire VCUPLENCARVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33911.12-33911.28" *)
  output VCUPLENCARVALID1;
  wire VCUPLENCARVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33912.19-33912.34" *)
  output [43:0] VCUPLENCAWADDR0;
  wire [43:0] VCUPLENCAWADDR0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33913.19-33913.34" *)
  output [43:0] VCUPLENCAWADDR1;
  wire [43:0] VCUPLENCAWADDR1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33914.18-33914.34" *)
  output [1:0] VCUPLENCAWBURST0;
  wire [1:0] VCUPLENCAWBURST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33915.18-33915.34" *)
  output [1:0] VCUPLENCAWBURST1;
  wire [1:0] VCUPLENCAWBURST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33916.18-33916.34" *)
  output [3:0] VCUPLENCAWCACHE0;
  wire [3:0] VCUPLENCAWCACHE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33917.18-33917.34" *)
  output [3:0] VCUPLENCAWCACHE1;
  wire [3:0] VCUPLENCAWCACHE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33918.18-33918.31" *)
  output [3:0] VCUPLENCAWID0;
  wire [3:0] VCUPLENCAWID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33919.18-33919.31" *)
  output [3:0] VCUPLENCAWID1;
  wire [3:0] VCUPLENCAWID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33920.18-33920.32" *)
  output [7:0] VCUPLENCAWLEN0;
  wire [7:0] VCUPLENCAWLEN0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33921.18-33921.32" *)
  output [7:0] VCUPLENCAWLEN1;
  wire [7:0] VCUPLENCAWLEN1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33922.12-33922.27" *)
  output VCUPLENCAWPROT0;
  wire VCUPLENCAWPROT0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33923.12-33923.27" *)
  output VCUPLENCAWPROT1;
  wire VCUPLENCAWPROT1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33924.18-33924.32" *)
  output [3:0] VCUPLENCAWQOS0;
  wire [3:0] VCUPLENCAWQOS0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33925.18-33925.32" *)
  output [3:0] VCUPLENCAWQOS1;
  wire [3:0] VCUPLENCAWQOS1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33926.18-33926.33" *)
  output [2:0] VCUPLENCAWSIZE0;
  wire [2:0] VCUPLENCAWSIZE0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33927.18-33927.33" *)
  output [2:0] VCUPLENCAWSIZE1;
  wire [2:0] VCUPLENCAWSIZE1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33928.12-33928.28" *)
  output VCUPLENCAWVALID0;
  wire VCUPLENCAWVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33929.12-33929.28" *)
  output VCUPLENCAWVALID1;
  wire VCUPLENCAWVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33930.12-33930.27" *)
  output VCUPLENCBREADY0;
  wire VCUPLENCBREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33931.12-33931.27" *)
  output VCUPLENCBREADY1;
  wire VCUPLENCBREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33932.12-33932.27" *)
  output VCUPLENCRREADY0;
  wire VCUPLENCRREADY0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33933.12-33933.27" *)
  output VCUPLENCRREADY1;
  wire VCUPLENCRREADY1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33934.20-33934.34" *)
  output [127:0] VCUPLENCWDATA0;
  wire [127:0] VCUPLENCWDATA0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33935.20-33935.34" *)
  output [127:0] VCUPLENCWDATA1;
  wire [127:0] VCUPLENCWDATA1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33936.12-33936.26" *)
  output VCUPLENCWLAST0;
  wire VCUPLENCWLAST0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33937.12-33937.26" *)
  output VCUPLENCWLAST1;
  wire VCUPLENCWLAST1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33938.12-33938.27" *)
  output VCUPLENCWVALID0;
  wire VCUPLENCWVALID0;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33939.12-33939.27" *)
  output VCUPLENCWVALID1;
  wire VCUPLENCWVALID1;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33940.19-33940.41" *)
  output [43:0] VCUPLMCUMAXIICDCARADDR;
  wire [43:0] VCUPLMCUMAXIICDCARADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33941.18-33941.41" *)
  output [1:0] VCUPLMCUMAXIICDCARBURST;
  wire [1:0] VCUPLMCUMAXIICDCARBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33942.18-33942.41" *)
  output [3:0] VCUPLMCUMAXIICDCARCACHE;
  wire [3:0] VCUPLMCUMAXIICDCARCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33943.18-33943.38" *)
  output [2:0] VCUPLMCUMAXIICDCARID;
  wire [2:0] VCUPLMCUMAXIICDCARID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33944.18-33944.39" *)
  output [7:0] VCUPLMCUMAXIICDCARLEN;
  wire [7:0] VCUPLMCUMAXIICDCARLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33945.12-33945.34" *)
  output VCUPLMCUMAXIICDCARLOCK;
  wire VCUPLMCUMAXIICDCARLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33946.18-33946.40" *)
  output [2:0] VCUPLMCUMAXIICDCARPROT;
  wire [2:0] VCUPLMCUMAXIICDCARPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33947.18-33947.39" *)
  output [3:0] VCUPLMCUMAXIICDCARQOS;
  wire [3:0] VCUPLMCUMAXIICDCARQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33948.18-33948.40" *)
  output [2:0] VCUPLMCUMAXIICDCARSIZE;
  wire [2:0] VCUPLMCUMAXIICDCARSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33949.12-33949.35" *)
  output VCUPLMCUMAXIICDCARVALID;
  wire VCUPLMCUMAXIICDCARVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33950.19-33950.41" *)
  output [43:0] VCUPLMCUMAXIICDCAWADDR;
  wire [43:0] VCUPLMCUMAXIICDCAWADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33951.18-33951.41" *)
  output [1:0] VCUPLMCUMAXIICDCAWBURST;
  wire [1:0] VCUPLMCUMAXIICDCAWBURST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33952.18-33952.41" *)
  output [3:0] VCUPLMCUMAXIICDCAWCACHE;
  wire [3:0] VCUPLMCUMAXIICDCAWCACHE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33953.18-33953.38" *)
  output [2:0] VCUPLMCUMAXIICDCAWID;
  wire [2:0] VCUPLMCUMAXIICDCAWID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33954.18-33954.39" *)
  output [7:0] VCUPLMCUMAXIICDCAWLEN;
  wire [7:0] VCUPLMCUMAXIICDCAWLEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33955.12-33955.34" *)
  output VCUPLMCUMAXIICDCAWLOCK;
  wire VCUPLMCUMAXIICDCAWLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33956.18-33956.40" *)
  output [2:0] VCUPLMCUMAXIICDCAWPROT;
  wire [2:0] VCUPLMCUMAXIICDCAWPROT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33957.18-33957.39" *)
  output [3:0] VCUPLMCUMAXIICDCAWQOS;
  wire [3:0] VCUPLMCUMAXIICDCAWQOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33958.18-33958.40" *)
  output [2:0] VCUPLMCUMAXIICDCAWSIZE;
  wire [2:0] VCUPLMCUMAXIICDCAWSIZE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33959.12-33959.35" *)
  output VCUPLMCUMAXIICDCAWVALID;
  wire VCUPLMCUMAXIICDCAWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33960.12-33960.34" *)
  output VCUPLMCUMAXIICDCBREADY;
  wire VCUPLMCUMAXIICDCBREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33961.12-33961.34" *)
  output VCUPLMCUMAXIICDCRREADY;
  wire VCUPLMCUMAXIICDCRREADY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33962.19-33962.40" *)
  output [31:0] VCUPLMCUMAXIICDCWDATA;
  wire [31:0] VCUPLMCUMAXIICDCWDATA;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33963.12-33963.33" *)
  output VCUPLMCUMAXIICDCWLAST;
  wire VCUPLMCUMAXIICDCWLAST;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33964.18-33964.39" *)
  output [3:0] VCUPLMCUMAXIICDCWSTRB;
  wire [3:0] VCUPLMCUMAXIICDCWSTRB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33965.12-33965.34" *)
  output VCUPLMCUMAXIICDCWVALID;
  wire VCUPLMCUMAXIICDCWVALID;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33966.12-33966.32" *)
  output VCUPLMCUSTATUSCLKPLL;
  wire VCUPLMCUSTATUSCLKPLL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33967.12-33967.24" *)
  output VCUPLPINTREQ;
  wire VCUPLPINTREQ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33968.12-33968.33" *)
  output VCUPLPLLSTATUSPLLLOCK;
  wire VCUPLPLLSTATUSPLLLOCK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33969.12-33969.38" *)
  output VCUPLPWRSUPPLYSTATUSVCCAUX;
  wire VCUPLPWRSUPPLYSTATUSVCCAUX;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33970.12-33970.38" *)
  output VCUPLPWRSUPPLYSTATUSVCUINT;
  wire VCUPLPWRSUPPLYSTATUSVCUINT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33971.19-33971.39" *)
  output [31:0] VCUPLRDATAAXILITEAPB;
  wire [31:0] VCUPLRDATAAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33972.18-33972.38" *)
  output [1:0] VCUPLRRESPAXILITEAPB;
  wire [1:0] VCUPLRRESPAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33973.12-33973.33" *)
  output VCUPLRVALIDAXILITEAPB;
  wire VCUPLRVALIDAXILITEAPB;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33974.12-33974.33" *)
  output VCUPLWREADYAXILITEAPB;
  wire VCUPLWREADYAXILITEAPB;
endmodule

(* keep =  1  *)
(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10049.1-10112.10" *)
module XADC(BUSY, DRDY, EOC, EOS, JTAGBUSY, JTAGLOCKED, JTAGMODIFIED, OT, DO, ALM, CHANNEL, MUXADDR, CONVST, CONVSTCLK, DCLK, DEN, DWE, RESET, VN, VP, DI
, VAUXN, VAUXP, DADDR);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10095.18-10095.21" *)
  output [7:0] ALM;
  wire [7:0] ALM;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10086.12-10086.16" *)
  output BUSY;
  wire BUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10096.18-10096.25" *)
  output [4:0] CHANNEL;
  wire [4:0] CHANNEL;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10098.11-10098.17" *)
  input CONVST;
  wire CONVST;
  (* invertible_pin = "IS_CONVSTCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10100.11-10100.20" *)
  input CONVSTCLK;
  wire CONVSTCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10111.17-10111.22" *)
  input [6:0] DADDR;
  wire [6:0] DADDR;
  (* invertible_pin = "IS_DCLK_INVERTED" *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10102.11-10102.15" *)
  input DCLK;
  wire DCLK;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10103.11-10103.14" *)
  input DEN;
  wire DEN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10108.18-10108.20" *)
  input [15:0] DI;
  wire [15:0] DI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10094.19-10094.21" *)
  output [15:0] DO;
  wire [15:0] DO;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10087.12-10087.16" *)
  output DRDY;
  wire DRDY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10104.11-10104.14" *)
  input DWE;
  wire DWE;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10088.12-10088.15" *)
  output EOC;
  wire EOC;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10089.12-10089.15" *)
  output EOS;
  wire EOS;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10090.12-10090.20" *)
  output JTAGBUSY;
  wire JTAGBUSY;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10091.12-10091.22" *)
  output JTAGLOCKED;
  wire JTAGLOCKED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10092.12-10092.24" *)
  output JTAGMODIFIED;
  wire JTAGMODIFIED;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10097.18-10097.25" *)
  output [4:0] MUXADDR;
  wire [4:0] MUXADDR;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10093.12-10093.14" *)
  output OT;
  wire OT;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10105.11-10105.16" *)
  input RESET;
  wire RESET;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10109.18-10109.23" *)
  input [15:0] VAUXN;
  wire [15:0] VAUXN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10110.18-10110.23" *)
  input [15:0] VAUXP;
  wire [15:0] VAUXP;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10106.11-10106.13" *)
  input VN;
  wire VN;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10107.11-10107.13" *)
  input VP;
  wire VP;
endmodule

(* blackbox =  1  *)
(* cells_not_processed =  1  *)
(* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.1-364.10" *)
module XORCY(O, CI, LI);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.30-362.32" *)
  input CI;
  wire CI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.34-362.36" *)
  input LI;
  wire LI;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.21-362.22" *)
  output O;
  wire O;
endmodule
