Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 02:29:28 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (154)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (154)
--------------------------------
 There are 154 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.105        0.000                      0                 1160        0.101        0.000                      0                 1160        4.020        0.000                       0                   912  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.105        0.000                      0                 1160        0.101        0.000                      0                 1160        4.020        0.000                       0                   912  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 3.240ns (46.758%)  route 3.689ns (53.242%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=911, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X45Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=196, routed)         1.672     3.101    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.225 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.626 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.626    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.740 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.740    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.968 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.968    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.082 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.082    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.196 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.009     4.319    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.433    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.547    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.661 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.661    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.775    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.003    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.231    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.345    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.567 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.008     7.575    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.327     7.902 r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.902    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X42Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=911, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y68         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/urem_64s_10ns_8_68_seq_1_U3/fn1_urem_64s_10ns_8_68_seq_1_div_U/fn1_urem_64s_10ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  3.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln18_1_reg_338_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=911, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln18_1_reg_338_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln18_1_reg_338_reg[10]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/dividend0_reg[63]_0[10]
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=911, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/ap_clk
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/dividend0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/sdiv_64ns_32s_16_68_seq_1_U1/fn1_sdiv_64ns_32s_16_68_seq_1_div_U/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y28   bd_0_i/hls_inst/inst/mac_muladd_17s_17ns_9ns_32_4_1_U4/fn1_mac_muladd_17s_17ns_9ns_32_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y72  bd_0_i/hls_inst/inst/udiv_15s_10ns_6_19_seq_1_U2/fn1_udiv_15s_10ns_6_19_seq_1_div_U/fn1_udiv_15s_10ns_6_19_seq_1_div_u_0/r_stage_reg[13]_srl13___sdiv_64ns_32s_16_68_seq_1_U1_fn1_sdiv_64ns_32s_16_68_seq_1_div_U_fn1_sdiv_64ns_32s_16_68_seq_1_div_u_0_r_stage_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y72  bd_0_i/hls_inst/inst/udiv_15s_10ns_6_19_seq_1_U2/fn1_udiv_15s_10ns_6_19_seq_1_div_U/fn1_udiv_15s_10ns_6_19_seq_1_div_u_0/r_stage_reg[13]_srl13___sdiv_64ns_32s_16_68_seq_1_U1_fn1_sdiv_64ns_32s_16_68_seq_1_div_U_fn1_sdiv_64ns_32s_16_68_seq_1_div_u_0_r_stage_reg_r_11/CLK



