Classic Timing Analyzer report for adder4
Fri May 20 15:14:22 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 19.982 ns   ; B[0] ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 19.982 ns       ; B[0] ; Cout ;
; N/A   ; None              ; 18.967 ns       ; Cin  ; Cout ;
; N/A   ; None              ; 18.922 ns       ; A[1] ; Cout ;
; N/A   ; None              ; 17.775 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 17.399 ns       ; B[3] ; Cout ;
; N/A   ; None              ; 17.238 ns       ; B[1] ; Cout ;
; N/A   ; None              ; 16.760 ns       ; Cin  ; S[3] ;
; N/A   ; None              ; 16.715 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 15.981 ns       ; B[2] ; Cout ;
; N/A   ; None              ; 15.395 ns       ; A[3] ; Cout ;
; N/A   ; None              ; 15.221 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 15.197 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 15.031 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 14.716 ns       ; A[0] ; Cout ;
; N/A   ; None              ; 14.206 ns       ; Cin  ; S[2] ;
; N/A   ; None              ; 14.161 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 13.833 ns       ; B[0] ; S[1] ;
; N/A   ; None              ; 13.786 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 13.196 ns       ; A[3] ; S[3] ;
; N/A   ; None              ; 12.818 ns       ; Cin  ; S[1] ;
; N/A   ; None              ; 12.788 ns       ; B[0] ; S[0] ;
; N/A   ; None              ; 12.778 ns       ; A[1] ; S[1] ;
; N/A   ; None              ; 12.560 ns       ; A[2] ; Cout ;
; N/A   ; None              ; 12.509 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 12.477 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 11.776 ns       ; Cin  ; S[0] ;
; N/A   ; None              ; 11.445 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 11.098 ns       ; B[1] ; S[1] ;
; N/A   ; None              ; 10.353 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 9.955 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 8.567 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 7.765 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 7.520 ns        ; A[0] ; S[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 20 15:14:21 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder4 -c adder4 --timing_analysis_only
Info: Longest tpd from source pin "B[0]" to destination pin "Cout" is 19.982 ns
    Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_AF7; Fanout = 2; PIN Node = 'B[0]'
    Info: 2: + IC(7.134 ns) + CELL(0.624 ns) = 8.712 ns; Loc. = LCCOMB_X17_Y35_N10; Fanout = 2; COMB Node = 'fulladder:inst3|inst4~1'
    Info: 3: + IC(0.408 ns) + CELL(0.651 ns) = 9.771 ns; Loc. = LCCOMB_X17_Y35_N12; Fanout = 3; COMB Node = 'fulladder:inst1|inst4~0'
    Info: 4: + IC(0.411 ns) + CELL(0.615 ns) = 10.797 ns; Loc. = LCCOMB_X17_Y35_N30; Fanout = 2; COMB Node = 'fulladder:inst2|inst4~0'
    Info: 5: + IC(0.371 ns) + CELL(0.624 ns) = 11.792 ns; Loc. = LCCOMB_X17_Y35_N18; Fanout = 1; COMB Node = 'fulladder:inst|inst4~0'
    Info: 6: + IC(4.984 ns) + CELL(3.206 ns) = 19.982 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 6.674 ns ( 33.40 % )
    Info: Total interconnect delay = 13.308 ns ( 66.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Fri May 20 15:14:22 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


