## list of settings for present release
set rel "1.50a"
set vcrel "1.50a"
set ferel "1.50a"
set layout_tag "D547 Final Release"
set p4_release_root "ddr43_lpddr4_v2/project/d547-lpddr4mv2-umc28hpcp18"
set releaseBranch "rel1.00_cktpcs_1.50a_rel_"
set process "umc28hpcp18"
#  set metal_stack_ip "8M_2X_hv_1Ya_h_4Y_vhvh 8M_1X_h_1Xa_v_1Ya_h_4Y_vhvh"
set metal_stack "1P10M2T0F2A0C"
set metal_stack_ip "1P6M0T0D0F0A0C"
set metal_stack_cover ""
set metal_stack_match {1P6M0T0D0F0A0C 1P10M2T0F2A0C}
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 OVERLAP"
## legal supply pin layers
set supply_pins "M6"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
#set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "21 days ago"
## macros to release ctl
set releaseCtlMacro {}
## list of timing releases (other than nldm)
set timing_libs {nldm}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "HIPRE"
#set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
set lef_diff_rel "1.40a"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag* vsync"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_vaaclamp_ew dwc_ddrphy_vddqclamp_ew dwc_ddrphy_vddqclamp_ns dwc_ddrphy_decapvaa dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_2y_ns dwc_ddrphy_decapvddq_2x_ew dwc_ddrphy_decapvddqls_ns dwc_ddrphy_decapvddqls_ew}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {}
## macros to ignore for CKT release to DI
## macros that are TC only
#set releaseTCMacro {dwc_lpddr5xphy_hbm_ew dwc_ddr5phy_decapvddhd_3p5x_ew dwc_ddr5phydx4_tcoil_ap2c4d_ew dwc_ddr5phy_decapvddq_mon_ew dwc_ddr5phy_decapvddhd_mon_ew dwc_ddr5phy_decapvddhd_ew dwc_lpddr5xphy_rxdqs_tc_ew dwc_lpddr5xphy_txrxcs_tc_ew dwc_lpddr5xphy_hbm_ew dwc_lpddr5xphy_vddqclamp_x2_ew}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_ddrphy_utility_cells}
set repeater_name {}
## contents of UTILITY library macros for CKT release to customer
set releaseMacro{dwc_ddrphy_utility_cells} {dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_2y_ns dwc_ddrphy_decapvddq_2x_ew dwc_ddrphy_vddqclamp_ns dwc_ddrphy_vddqclamp_ew}
# releasing floorplans
set releaseDefMacro {pro_hard_macro/dwc_ddr5phymaster_ew_inst pro_hard_macro/dwc_ddr5phyzcal_ew_inst pro_hard_macro/dwc_ddr5phydx4_ew_inst pro_hard_macro/dwc_ddr5phyacx2_ew_inst pro_hard_macro/dwc_ddr5phyckx2_ew_inst pro_hard_macro/dwc_ddr5phycmosx2_ew_inst pro_hard_macro/dwc_ddr5phydqx1_ew_inst pro_hard_macro/dwc_ddr5phydqsx1_ew_inst}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,hdavid,aparik,echeung,guttman,jfisher,arsenh,gtravaj,manukyan,davitt,davidgh,williamm,pmorris"
#set releaseMailDist "guttman"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "vthareja,hdavid,guttman,jfisher,vilas,sheraida,plagiann,davies,pmorris"
set releaseTCMailDist "vthareja,hdavid,guttman,jfisher,vilas,sheraida,plagiann,davies,pmorris"
