
---------- Begin Simulation Statistics ----------
final_tick                               172418395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683988                       # Number of bytes of host memory used
host_op_rate                                   292054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   343.07                       # Real time elapsed on the host
host_tick_rate                              502568306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172418                       # Number of seconds simulated
sim_ticks                                172418395000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693800                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101894                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727832                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477954                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.724184                       # CPI: cycles per instruction
system.cpu.discardedOps                        190882                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610539                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402784                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001551                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39185142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579985                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172418395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133233253                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3541                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199492                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78595                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177038                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177038                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       851687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 851687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286800                       # Request fanout histogram
system.membus.respLayer1.occupancy         1561166750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1362855000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1144922                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128004224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128068416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281346                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12767552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1336742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003793                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1331673     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5068      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1336742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4001114000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163914996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               768502                       # number of demand (read+write) hits
system.l2.demand_hits::total                   768592                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              768502                       # number of overall hits
system.l2.overall_hits::total                  768592                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286804                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            286136                       # number of overall misses
system.l2.overall_misses::total                286804                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30526291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30592913000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30526291000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30592913000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.271312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.271312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99733.532934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106684.552101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106668.362366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99733.532934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106684.552101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106668.362366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199493                       # number of writebacks
system.l2.writebacks::total                    199493                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286800                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24803361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24856623000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24803361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24856623000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.271308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.271308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271746                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79733.532934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86685.029986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86668.838912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79733.532934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86685.029986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86668.838912                       # average overall mshr miss latency
system.l2.replacements                         281346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       945429                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           945429                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       945429                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       945429                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            206498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206498                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177038                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19270498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19270498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.461594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108849.501237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108849.501237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15729738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15729738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.461594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88849.501237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88849.501237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99733.532934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99733.532934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79733.532934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79733.532934                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        562004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11255793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11255793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103171.396359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103171.396359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9073623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9073623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83172.520945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83172.520945                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.665304                       # Cycle average of tags in use
system.l2.tags.total_refs                     2107952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.280398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.898997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.420230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8025.346077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4506016                       # Number of tag accesses
system.l2.tags.data_accesses                  4506016                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18312448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18355200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12767488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12767488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            247955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106209364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106457319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       247955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74049454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74049454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74049454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           247955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106209364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180506772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007046124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11661                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11661                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199492                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    957                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12554                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4745567750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1429215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10105124000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16602.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35352.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.152699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.991160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.663679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       184226     77.21%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29359     12.30%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5747      2.41%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1772      0.74%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9211      3.86%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          662      0.28%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          513      0.21%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          579      0.24%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6545      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.510505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.109079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.408936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11459     98.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          132      1.13%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           28      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11661                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.102307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.068399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5477     46.97%     46.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              239      2.05%     49.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5268     45.18%     94.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              632      5.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.36%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11661                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18293952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12763520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18355200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12767488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172418354000                       # Total gap between requests
system.mem_ctrls.avgGap                     354557.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18251200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12763520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 247954.981833579863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105854134.647292122245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74026440.160285681486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18967750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10086156250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4063112711250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28394.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35250.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20367296.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            829161060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440679195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1003355640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          508600260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13609973520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42180954180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30687860160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89260584015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.697569                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79341698250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5757180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87319516750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            874657140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            464860935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037563380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          532424340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13609973520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42654572880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30289023360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89463075555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.871989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78304038750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5757180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88357176250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663244                       # number of overall hits
system.cpu.icache.overall_hits::total         9663244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72339000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72339000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72339000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72339000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95434.036939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95434.036939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95434.036939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95434.036939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70823000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70823000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93434.036939                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93434.036939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93434.036939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93434.036939                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95434.036939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95434.036939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93434.036939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93434.036939                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.974159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.343008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.974159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664760                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50970400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50970400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50970809                       # number of overall hits
system.cpu.dcache.overall_hits::total        50970809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105791                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113791                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113791                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53485544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53485544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53485544000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53485544000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48368.583213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48368.583213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48021.167346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48021.167346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        86515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.002185                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       945429                       # number of writebacks
system.cpu.dcache.writebacks::total            945429                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054638                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49578353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49578353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50373749992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50373749992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47368.924265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47368.924265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47764.019495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47764.019495                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40459536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40459536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26077206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26077206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39122.420689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39122.420689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24601775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24601775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37094.161107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37094.161107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27408338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27408338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62399.884345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62399.884345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24976578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24976578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65141.902571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65141.902571                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    795396992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    795396992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99486.803252                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99486.803252                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.673937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025522                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.330264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.673937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53139313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53139313                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172418395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
