#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 12:37:38 2025
# Process ID: 93187
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/impl_FPAdd_200MHz.runs/synth_1
# Command line: vivado -log top_FPAdd_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/impl_FPAdd_200MHz.runs/synth_1/top_FPAdd_Test.vds
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/impl_FPAdd_200MHz.runs/synth_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1197.749 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93255
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.781 ; gain = 370.770 ; free physical = 22348 ; free virtual = 34022
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3462.102; parent = 2433.754; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:411' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:418]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq200_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq200_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:669]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq200_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq200_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq200_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:182' bound to instance 'fracAdder' of component 'IntAdder_14_Freq200_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:681]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq200_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq200_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:190]
INFO: [Synth 8-3491] module 'LZC_13_Freq200_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:229' bound to instance 'IEEEFPAdd_5_10_Freq200_uid2LeadingZeroCounter' of component 'LZC_13_Freq200_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:692]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq200_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq200_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:235]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq200_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:299' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq200_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:700]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq200_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq200_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:306]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq200_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:358' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq200_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:719]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq200_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:366]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq200_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:366]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '13' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '13' to '4' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:138]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '13' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:331]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalizedSignificand_d1_reg' and it is trimmed from '27' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:618]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2501.719 ; gain = 441.707 ; free physical = 22325 ; free virtual = 33999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.070; parent = 2501.723; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.562 ; gain = 456.551 ; free physical = 22325 ; free virtual = 33999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3544.914; parent = 2516.566; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.562 ; gain = 456.551 ; free physical = 22325 ; free virtual = 33999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3544.914; parent = 2516.566; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.562 ; gain = 0.000 ; free physical = 22325 ; free virtual = 33999
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/temp_200MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/temp_200MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/temp_200MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.312 ; gain = 0.000 ; free physical = 22287 ; free virtual = 33961
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.312 ; gain = 0.000 ; free physical = 22287 ; free virtual = 33961
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22327 ; free virtual = 34002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22327 ; free virtual = 34002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22327 ; free virtual = 34002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22340 ; free virtual = 34016
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'uut/LeftShifterComponent/level0_d1_reg' and it is trimmed from '14' to '13' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_200MHz.vhd:323]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22353 ; free virtual = 34032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1642.966; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22357 ; free virtual = 34037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.769; parent = 1746.192; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22350 ; free virtual = 34029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.858; parent = 1746.282; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22342 ; free virtual = 34021
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.097; parent = 1746.521; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22353 ; free virtual = 34032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.288; parent = 1746.712; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22353 ; free virtual = 34032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.288; parent = 1746.712; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22353 ; free virtual = 34032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.304; parent = 1746.728; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22355 ; free virtual = 34034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.382; parent = 1746.806; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22355 ; free virtual = 34034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.382; parent = 1746.806; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22355 ; free virtual = 34034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.397; parent = 1746.821; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |FDCE |     4|
|5     |FDRE |     5|
|6     |IBUF |     3|
|7     |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22355 ; free virtual = 34034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.413; parent = 1746.837; children = 204.639
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.648; parent = 2651.301; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2683.312 ; gain = 456.551 ; free physical = 22355 ; free virtual = 34034
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2683.312 ; gain = 623.301 ; free physical = 22355 ; free virtual = 34034
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.312 ; gain = 0.000 ; free physical = 22359 ; free virtual = 34038
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.312 ; gain = 0.000 ; free physical = 22479 ; free virtual = 34159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd969a5e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2683.312 ; gain = 972.277 ; free physical = 22619 ; free virtual = 34298
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/200MHz/impl_FPAdd_200MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:38:13 2025...
