{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 16:40:45 2008 " "Info: Processing started: Tue Dec 16 16:40:45 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BidirBus -c BidirBus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BidirBus -c BidirBus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "output\$latch " "Warning: Node \"output\$latch\" is a latch" {  } { { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ctrl " "Info: Assuming node \"ctrl\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "output\$latch io1 ctrl 5.631 ns register " "Info: tsu for register \"output\$latch\" (data pin = \"io1\", clock pin = \"ctrl\") is 5.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.140 ns + Longest pin register " "Info: + Longest pin to register delay is 7.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io1 1 PIN PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'io1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { io1 } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns io1~1 2 COMB IOC_X0_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y13_N0; Fanout = 1; COMB Node = 'io1~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { io1 io1~1 } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.081 ns) + CELL(0.590 ns) 7.140 ns output\$latch 3 REG LC_X1_Y14_N2 1 " "Info: 3: + IC(5.081 ns) + CELL(0.590 ns) = 7.140 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { io1~1 output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 28.84 % ) " "Info: Total cell delay = 2.059 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.081 ns ( 71.16 % ) " "Info: Total interconnect delay = 5.081 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { io1 io1~1 output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { io1 {} io1~1 {} output$latch {} } { 0.000ns 0.000ns 5.081ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.842 ns + " "Info: + Micro setup delay of destination is 0.842 ns" {  } { { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl destination 2.351 ns - Shortest register " "Info: - Shortest clock path from clock \"ctrl\" to destination register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ctrl 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.114 ns) 2.351 ns output\$latch 2 REG LC_X1_Y14_N2 1 " "Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ctrl output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 67.33 % ) " "Info: Total cell delay = 1.583 ns ( 67.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.768 ns ( 32.67 % ) " "Info: Total interconnect delay = 0.768 ns ( 32.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { io1 io1~1 output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { io1 {} io1~1 {} output$latch {} } { 0.000ns 0.000ns 5.081ns } { 0.000ns 1.469ns 0.590ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ctrl output output\$latch 5.875 ns register " "Info: tco from clock \"ctrl\" to destination pin \"output\" through register \"output\$latch\" is 5.875 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl source 2.351 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\" to source register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ctrl 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.114 ns) 2.351 ns output\$latch 2 REG LC_X1_Y14_N2 1 " "Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ctrl output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 67.33 % ) " "Info: Total cell delay = 1.583 ns ( 67.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.768 ns ( 32.67 % ) " "Info: Total interconnect delay = 0.768 ns ( 32.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.524 ns + Longest register pin " "Info: + Longest register to pin delay is 3.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\$latch 1 REG LC_X1_Y14_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(2.108 ns) 3.524 ns output 2 PIN PIN_D5 0 " "Info: 2: + IC(1.416 ns) + CELL(2.108 ns) = 3.524 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'output'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { output$latch output } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 59.82 % ) " "Info: Total cell delay = 2.108 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 40.18 % ) " "Info: Total interconnect delay = 1.416 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { output$latch output } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { output$latch {} output {} } { 0.000ns 1.416ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { output$latch output } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { output$latch {} output {} } { 0.000ns 1.416ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl io1 9.066 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"io1\" is 9.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ctrl 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.523 ns) + CELL(2.074 ns) 9.066 ns io1 2 PIN PIN_H1 0 " "Info: 2: + IC(5.523 ns) + CELL(2.074 ns) = 9.066 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'io1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { ctrl io1 } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.543 ns ( 39.08 % ) " "Info: Total cell delay = 3.543 ns ( 39.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.523 ns ( 60.92 % ) " "Info: Total interconnect delay = 5.523 ns ( 60.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.066 ns" { ctrl io1 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.066 ns" { ctrl {} ctrl~out0 {} io1 {} } { 0.000ns 0.000ns 5.523ns } { 0.000ns 1.469ns 2.074ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "output\$latch io1 ctrl -4.789 ns register " "Info: th for register \"output\$latch\" (data pin = \"io1\", clock pin = \"ctrl\") is -4.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl destination 2.351 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\" to destination register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ctrl 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.114 ns) 2.351 ns output\$latch 2 REG LC_X1_Y14_N2 1 " "Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ctrl output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 67.33 % ) " "Info: Total cell delay = 1.583 ns ( 67.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.768 ns ( 32.67 % ) " "Info: Total interconnect delay = 0.768 ns ( 32.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.140 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io1 1 PIN PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'io1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { io1 } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns io1~1 2 COMB IOC_X0_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y13_N0; Fanout = 1; COMB Node = 'io1~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { io1 io1~1 } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.081 ns) + CELL(0.590 ns) 7.140 ns output\$latch 3 REG LC_X1_Y14_N2 1 " "Info: 3: + IC(5.081 ns) + CELL(0.590 ns) = 7.140 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output\$latch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { io1~1 output$latch } "NODE_NAME" } } { "BidirBus.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/EtcDesign/BidirBus/BidirBus.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 28.84 % ) " "Info: Total cell delay = 2.059 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.081 ns ( 71.16 % ) " "Info: Total interconnect delay = 5.081 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { io1 io1~1 output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { io1 {} io1~1 {} output$latch {} } { 0.000ns 0.000ns 5.081ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { ctrl output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { ctrl {} ctrl~out0 {} output$latch {} } { 0.000ns 0.000ns 0.768ns } { 0.000ns 1.469ns 0.114ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { io1 io1~1 output$latch } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { io1 {} io1~1 {} output$latch {} } { 0.000ns 0.000ns 5.081ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 16:40:46 2008 " "Info: Processing ended: Tue Dec 16 16:40:46 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
