// Seed: 3362774647
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9
    , id_23,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16,
    output uwire id_17,
    input uwire id_18,
    input tri id_19,
    input tri id_20,
    input tri0 id_21
);
  assign id_17 = 1'h0 == -1;
  assign module_1._id_1 = 0;
  wire id_24;
  wire id_25;
  assign id_23 = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd73,
    parameter id_11 = 32'd14
) (
    output wire id_0,
    input wand _id_1,
    output wire id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wire _id_11,
    input supply0 id_12
);
  wire [id_11  <  id_1 : id_1] id_14;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_9,
      id_5,
      id_9,
      id_5,
      id_5,
      id_7,
      id_12,
      id_7,
      id_9,
      id_12,
      id_3,
      id_7,
      id_12,
      id_3,
      id_3,
      id_8,
      id_12,
      id_12,
      id_12,
      id_7
  );
endmodule
