// Seed: 114793377
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output wand id_2
);
  tri0 id_4;
  assign id_4 = -1;
  initial begin : LABEL_0
    disable id_5;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd70
) (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wire _id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13
    , id_16,
    output wor id_14
);
  logic id_17 = id_2;
  assign id_16 = 1;
  always @(*) force id_4[-1 : id_3] = (id_7);
  assign id_16 = id_6;
  assign id_9  = id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
