#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 29 18:07:52 2023
# Process ID: 1968
# Current directory: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.runs/synth_1
# Command line: vivado.exe -log lab1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_top.tcl
# Log file: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.runs/synth_1/lab1_top.vds
# Journal file: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab1_top.tcl -notrace
Command: synth_design -top lab1_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 383.801 ; gain = 100.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_top' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/lab1_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.sv:45]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.sv:45]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/imports/001req/debouncer.sv:23]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/imports/001req/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (3#1) [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lab1_top' (4#1) [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/lab1_top.sv:23]
WARNING: [Synth 8-3331] design lab1_top has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.766 ; gain = 156.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.766 ; gain = 156.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.766 ; gain = 156.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/constrs_1/imports/002res/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/constrs_1/imports/002res/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/constrs_1/imports/002res/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.004 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.062 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 795.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/imports/001req/debouncer.sv:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s3 |                               10 |                               11
                      s2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lab1_top has unconnected port btn[2]
WARNING: [Synth 8-3332] Sequential element (mfsm/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module lab1_top.
WARNING: [Synth 8-3332] Sequential element (mfsm/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module lab1_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mcounter/r_cnt_reg[3]__1/Q' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mcounter/r_cnt_reg[2]__1/Q' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mcounter/r_cnt_reg[1]__1/Q' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mcounter/r_cnt_reg[0]__1/Q' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sysclk with 1st driver pin 'clk0_inferred/clk0' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/lab1_top.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sysclk with 2nd driver pin 'sysclk' [C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/lab1_top.sv:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 795.062 ; gain = 156.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 795.062 ; gain = 511.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.523 ; gain = 534.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.runs/synth_1/lab1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab1_top_utilization_synth.rpt -pb lab1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 18:08:19 2023...
