#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Aug 13 23:39:58 2023
# Process ID: 3000
# Current directory: C:/Users/user/Desktop/practice/atm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10936 C:\Users\user\Desktop\practice\atm\atm.xpr
# Log file: C:/Users/user/Desktop/practice/atm/vivado.log
# Journal file: C:/Users/user/Desktop/practice/atm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/practice/atm/atm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 43e10eba4a514a12ad0748f50af65420 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.atm
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 13 23:43:00 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 907.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-91] vpin is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-91] remain_bal is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:74]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] valid is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:76]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-91] vpin is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-91] remain_bal is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:74]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] valid is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:76]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-91] vpin is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-91] remain_bal is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:74]
ERROR: [VRFC 10-91] typ is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] valid is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:76]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:73]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:74]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:75]
ERROR: [VRFC 10-91] k is not declared [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:76]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 43e10eba4a514a12ad0748f50af65420 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.atm
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 13 23:51:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 907.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 43e10eba4a514a12ad0748f50af65420 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.atm
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 907.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sources_1/new/atm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 43e10eba4a514a12ad0748f50af65420 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.atm
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 13 23:56:23 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/practice/atm/atm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 907.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project atm_pro C:/Users/user/Desktop/practice/atm_pro -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
file mkdir C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v w ]
add_files C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v
update_compile_order -fileset sources_1
file mkdir C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'atm_pro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj atm_pro_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
WARNING: [VRFC 10-1315] redeclaration of ansi port cash_dispense is not allowed [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 8a1a09483daf430197057f58ce619545 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot atm_pro_behav xil_defaultlib.atm_pro xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.atm_pro
Compiling module xil_defaultlib.glbl
Built simulation snapshot atm_pro_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xsim.dir/atm_pro_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 14 00:10:41 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atm_pro_behav -key {Behavioral:sim_1:Functional:atm_pro} -tclbatch {atm_pro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source atm_pro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atm_pro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 907.297 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:63]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:64]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:65]
ERROR: [VRFC 10-1412] syntax error near / [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:87]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:96]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-1412] syntax error near / [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:49]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:97]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:69]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:69]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:69]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atm_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:68]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:65]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:66]
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:67]
ERROR: [VRFC 10-1040] module tb ignored due to previous errors [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/practice/atm_pro/atm_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: atm_pro
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 940.559 ; gain = 33.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atm_pro' [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PIN_ENTRY bound to: 1 - type: integer 
	Parameter TRANSACTION_SELECT bound to: 2 - type: integer 
	Parameter BALANCE_CHECK bound to: 3 - type: integer 
	Parameter WITHDRAWAL bound to: 4 - type: integer 
	Parameter DISPENSE_CASH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element card_verified_reg was removed.  [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:92]
WARNING: [Synth 8-6014] Unused sequential element pin_entered_reg was removed.  [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:93]
WARNING: [Synth 8-6014] Unused sequential element withdrawal_amount_reg was removed.  [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:123]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net account_balance in module/entity atm_pro does not have driver. [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:45]
WARNING: [Synth 8-3848] Net pin_entry in module/entity atm_pro does not have driver. [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:44]
WARNING: [Synth 8-3848] Net pin_entry in module/entity atm_pro does not have driver. [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:44]
WARNING: [Synth 8-3848] Net pin_entry in module/entity atm_pro does not have driver. [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:44]
WARNING: [Synth 8-3848] Net pin_entry in module/entity atm_pro does not have driver. [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:44]
INFO: [Synth 8-256] done synthesizing module 'atm_pro' (1#1) [C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 978.633 ; gain = 71.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 978.633 ; gain = 71.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1463.137 ; gain = 555.766
6 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1463.137 ; gain = 555.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 00:26:26 2023...
