{"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"hashValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}]}],"kind":"declarations"}],"metadata":{"title":"hashValue","externalID":"s:SYsSHRzSH8RawValueSYRpzrlE04hashB0Sivp::SYNTHESIZED::s:11VHDLParsing11OctalVectorV","conformance":{"conformancePrefix":[{"text":"Conforms when","type":"text"}],"constraints":[{"code":"Self","type":"codeVoice"},{"text":" conforms to ","type":"text"},{"code":"Hashable","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"RawValue","type":"codeVoice"},{"text":" conforms to ","type":"text"},{"code":"Hashable","type":"codeVoice"},{"text":".","type":"text"}],"availabilityPrefix":[{"text":"Available when","type":"text"}]},"role":"symbol","modules":[{"relatedModules":["Swift"],"name":"VHDLParsing"}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"hashValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"}],"extendedModule":"Swift","symbolKind":"property","roleHeading":"Instance Property"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/octalvector\/hashvalue"]}],"kind":"symbol","abstract":[{"text":"Inherited from ","type":"text"},{"code":"RawRepresentable.hashValue","type":"codeVoice"},{"text":".","type":"text"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector\/hashValue","interfaceLanguage":"swift"},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector\/RawRepresentable-Implementations"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/OctalVector/hashValue":{"kind":"symbol","abstract":[],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector\/hashValue","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"hashValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"}],"type":"topic","title":"hashValue","conformance":{"constraints":[{"type":"codeVoice","code":"Self"},{"text":" conforms to ","type":"text"},{"type":"codeVoice","code":"Hashable"},{"text":" and ","type":"text"},{"type":"codeVoice","code":"RawValue"},{"text":" conforms to ","type":"text"},{"type":"codeVoice","code":"Hashable"},{"text":".","type":"text"}],"conformancePrefix":[{"text":"Conforms when","type":"text"}],"availabilityPrefix":[{"text":"Available when","type":"text"}]},"url":"\/documentation\/vhdlparsing\/octalvector\/hashvalue"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/OctalVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalVector"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalVector"}],"type":"topic","title":"OctalVector","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","abstract":[{"type":"text","text":"A type for representing a "},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"type":"text","text":" of octal values."}],"url":"\/documentation\/vhdlparsing\/octalvector"},"doc://VHDLParsing/documentation/VHDLParsing/OctalVector/RawRepresentable-Implementations":{"role":"collectionGroup","type":"topic","kind":"article","title":"RawRepresentable Implementations","url":"\/documentation\/vhdlparsing\/octalvector\/rawrepresentable-implementations","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector\/RawRepresentable-Implementations"}}}