UVM_INFO @ 0: reporter [RNTST] Running test bus_test...
UVM_INFO lab17/design/bus_con.sv @ 0: uvm_test_top.env.con [FIFO_INFO] WR FIFO Size: 10
UVM_INFO lab17/design/bus_con.sv @ 0: uvm_test_top.env.con [FIFO_INFO] WR FIFO Process Time: 60
UVM_INFO lab17/design/bus_con.sv @ 0: uvm_test_top.env.con [FIFO_INFO] RD FIFO Size: 9
UVM_INFO lab17/design/bus_con.sv @ 0: uvm_test_top.env.con [FIFO_INFO] RD FIFO Process Time: 59
UVM_INFO lab17/design/bus_test.sv @ 0: uvm_test_top [TEST] Starting sequences with config:
UVM_INFO lab17/design/bus_seq.sv @ 0: uvm_test_top.env.agt.sqr@@seq [bus_seq] Normal Priority Sequence
UVM_INFO lab17/design/bus_seq_prio.sv @ 0: uvm_test_top.env.agt.sqr@@hseq [high_prio_seq] High Priority Sequence
UVM_INFO lab17/design/bus_seq_prio.sv @ 0: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Low Priority Sequence
UVM_INFO lab17/design/bus_seq_prio.sv @ 0: uvm_test_top.env.agt.sqr@@hseq [high_prio_seq] Sent WR 1/2 high seq: addr=0xba, data=0x7a4b337e, write=1
UVM_INFO lab17/design/bus_drv.sv @ 0: uvm_test_top.env.agt.drv [DRIVER] Drive WR 1/2 high tran to DUT: addr=0xba, wdata=0x7a4b337e, write=1
UVM_INFO lab17/design/bus_seq_prio.sv @ 15000: uvm_test_top.env.agt.sqr@@hseq [high_prio_seq] Sent RD 1/2 high seq: addr=0xba, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 15000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 1/2 high tran to DUT: addr=0xba, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 25000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 1/2 high tran from DUT: addr=0xba, data=0x7a4b337e, write=1
UVM_INFO lab17/design/bus_con.sv @ 25000: uvm_test_top.env.con [FIFO_ADD] WR: 1/2 high tran (size=0): addr=0xba, data=0x7a4b337e, write=1
UVM_INFO lab17/design/bus_scb.sv @ 25000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 1/2 high tran: addr=0xba, data=0x7a4b337e, write=1, status reg 0xB0-0xBF
UVM_INFO lab17/design/bus_seq_prio.sv @ 35000: uvm_test_top.env.agt.sqr@@hseq [high_prio_seq] Sent WR 2/2 high seq: addr=0xb4, data=0xaf183947, write=1
UVM_INFO lab17/design/bus_drv.sv @ 35000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 2/2 high tran to DUT: addr=0xb4, wdata=0xaf183947, write=1
UVM_INFO lab17/design/bus_mon.sv @ 45000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 1/2 high tran from DUT: addr=0xba, data=0x00000bad, write=0
UVM_INFO lab17/design/bus_con.sv @ 45000: uvm_test_top.env.con [FIFO_ADD] RD: 1/2 high tran (size=0): addr=0xba, data=0x00000bad, write=0
UVM_INFO lab17/design/bus_scb.sv @ 45000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 1/2 high tran: addr=0xba, data=0x00000bad, write=0, status reg 0xB0-0xBF
UVM_INFO lab17/design/bus_seq_prio.sv @ 55000: uvm_test_top.env.agt.sqr@@hseq [high_prio_seq] Sent RD 2/2 high seq: addr=0xb4, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 55000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 2/2 high tran to DUT: addr=0xb4, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 65000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 2/2 high tran from DUT: addr=0xb4, data=0xaf183947, write=1
UVM_INFO lab17/design/bus_con.sv @ 65000: uvm_test_top.env.con [FIFO_ADD] WR: 2/2 high tran (size=1): addr=0xb4, data=0xaf183947, write=1
UVM_INFO lab17/design/bus_scb.sv @ 65000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 2/2 high tran: addr=0xb4, data=0xaf183947, write=1, status reg 0xB0-0xBF
UVM_INFO lab17/design/bus_seq.sv @ 75000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 1/8 normal seq: addr=0xac, data=0x0335b994, write=1
UVM_INFO lab17/design/bus_drv.sv @ 75000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 1/8 normal tran to DUT: addr=0xac, wdata=0x0335b994, write=1
UVM_INFO lab17/design/bus_con.sv @ 85000: uvm_test_top.env.con [FIFO_PROCESS] WR: 1/2 high tran (remaining=1): addr=0xba, data=0x7a4b337e, write=1
UVM_INFO lab17/design/bus_mon.sv @ 85000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 2/2 high tran from DUT: addr=0xb4, data=0x00000bad, write=0
UVM_INFO lab17/design/bus_con.sv @ 85000: uvm_test_top.env.con [FIFO_ADD] RD: 2/2 high tran (size=1): addr=0xb4, data=0x00000bad, write=0
UVM_INFO lab17/design/bus_scb.sv @ 85000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 2/2 high tran: addr=0xb4, data=0x00000bad, write=0, status reg 0xB0-0xBF
UVM_INFO lab17/design/bus_seq_prio.sv @ 95000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent WR 1/5 low seq: addr=0xfd, data=0x5042abda, write=1
UVM_INFO lab17/design/bus_drv.sv @ 95000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 1/5 low tran to DUT: addr=0xfd, wdata=0x5042abda, write=1
UVM_INFO lab17/design/bus_con.sv @ 104000: uvm_test_top.env.con [FIFO_PROCESS] RD: 1/2 high tran (remaining=1): addr=0xba, data=0x00000bad, write=0
UVM_ERROR lab17/design/bus_con.sv @ 104000: uvm_test_top.env.con [FIFO_VAL] FAIL RD: 1/2 high tran addr=0xba, data=0x00000bad (rdata!=waddr, status reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_mon.sv @ 105000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 1/8 normal tran from DUT: addr=0xac, data=0x0335b994, write=1
UVM_INFO lab17/design/bus_con.sv @ 105000: uvm_test_top.env.con [FIFO_ADD] WR: 1/8 normal tran (size=1): addr=0xac, data=0x0335b994, write=1
UVM_INFO lab17/design/bus_scb.sv @ 105000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 1/8 normal tran: addr=0xac, data=0x0335b994, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 115000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 1/8 normal seq: addr=0xac, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 115000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 1/8 normal tran to DUT: addr=0xac, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 125000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 1/5 low tran from DUT: addr=0xfd, data=0x5042abda, write=1
UVM_INFO lab17/design/bus_con.sv @ 125000: uvm_test_top.env.con [FIFO_ADD] WR: 1/5 low tran (size=2): addr=0xfd, data=0x5042abda, write=1
UVM_ERROR lab17/design/bus_scb.sv @ 125000: uvm_test_top.env.scb [SCOREBOARD] FAIL WR 1/5 low tran: addr=0xfd, data=0x5042abda, write=1, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 135000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent RD 1/5 low seq: addr=0xfd, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 135000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 1/5 low tran to DUT: addr=0xfd, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 145000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 1/8 normal tran from DUT: addr=0xac, data=0x0335b994, write=0
UVM_INFO lab17/design/bus_con.sv @ 145000: uvm_test_top.env.con [FIFO_ADD] RD: 1/8 normal tran (size=1): addr=0xac, data=0x0335b994, write=0
UVM_INFO lab17/design/bus_scb.sv @ 145000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 1/8 normal tran: addr=0xac, data=0x0335b994, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 155000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 2/8 normal seq: addr=0xa5, data=0x2d3808dd, write=1
UVM_INFO lab17/design/bus_drv.sv @ 155000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 2/8 normal tran to DUT: addr=0xa5, wdata=0x2d3808dd, write=1
UVM_INFO lab17/design/bus_con.sv @ 163000: uvm_test_top.env.con [FIFO_PROCESS] RD: 2/2 high tran (remaining=1): addr=0xb4, data=0x00000bad, write=0
UVM_ERROR lab17/design/bus_con.sv @ 163000: uvm_test_top.env.con [FIFO_VAL] FAIL RD: 2/2 high tran addr=0xb4, data=0x00000bad (rdata!=waddr, status reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_con.sv @ 164000: uvm_test_top.env.con [FIFO_PROCESS] WR: 2/2 high tran (remaining=2): addr=0xb4, data=0xaf183947, write=1
UVM_INFO lab17/design/bus_mon.sv @ 165000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 1/5 low tran from DUT: addr=0xfd, data=0x0335b994, write=0
UVM_INFO lab17/design/bus_con.sv @ 165000: uvm_test_top.env.con [FIFO_ADD] RD: 1/5 low tran (size=1): addr=0xfd, data=0x0335b994, write=0
UVM_ERROR lab17/design/bus_scb.sv @ 165000: uvm_test_top.env.scb [SCOREBOARD] FAIL RD 1/5 low tran: addr=0xfd, data=0x0335b994, write=0, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 175000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent WR 2/5 low seq: addr=0xfd, data=0x39e24a42, write=1
UVM_INFO lab17/design/bus_drv.sv @ 175000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 2/5 low tran to DUT: addr=0xfd, wdata=0x39e24a42, write=1
UVM_INFO lab17/design/bus_mon.sv @ 185000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 2/8 normal tran from DUT: addr=0xa5, data=0x2d3808dd, write=1
UVM_INFO lab17/design/bus_con.sv @ 185000: uvm_test_top.env.con [FIFO_ADD] WR: 2/8 normal tran (size=2): addr=0xa5, data=0x2d3808dd, write=1
UVM_INFO lab17/design/bus_scb.sv @ 185000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 2/8 normal tran: addr=0xa5, data=0x2d3808dd, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 195000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 2/8 normal seq: addr=0xa5, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 195000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 2/8 normal tran to DUT: addr=0xa5, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 205000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 2/5 low tran from DUT: addr=0xfd, data=0x39e24a42, write=1
UVM_INFO lab17/design/bus_con.sv @ 205000: uvm_test_top.env.con [FIFO_ADD] WR: 2/5 low tran (size=3): addr=0xfd, data=0x39e24a42, write=1
UVM_ERROR lab17/design/bus_scb.sv @ 205000: uvm_test_top.env.scb [SCOREBOARD] FAIL WR 2/5 low tran: addr=0xfd, data=0x39e24a42, write=1, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 215000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent RD 2/5 low seq: addr=0xfd, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 215000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 2/5 low tran to DUT: addr=0xfd, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_con.sv @ 223000: uvm_test_top.env.con [FIFO_PROCESS] RD: 1/8 normal tran (remaining=1): addr=0xac, data=0x0335b994, write=0
UVM_INFO lab17/design/bus_con.sv @ 223000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 1/8 normal tran addr=0xac, data=0x0335b994 (rdata==wdata, control reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_con.sv @ 224000: uvm_test_top.env.con [FIFO_PROCESS] WR: 1/8 normal tran (remaining=3): addr=0xac, data=0x0335b994, write=1
UVM_INFO lab17/design/bus_mon.sv @ 225000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 2/8 normal tran from DUT: addr=0xa5, data=0x2d3808dd, write=0
UVM_INFO lab17/design/bus_con.sv @ 225000: uvm_test_top.env.con [FIFO_ADD] RD: 2/8 normal tran (size=1): addr=0xa5, data=0x2d3808dd, write=0
UVM_INFO lab17/design/bus_scb.sv @ 225000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 2/8 normal tran: addr=0xa5, data=0x2d3808dd, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 235000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 3/8 normal seq: addr=0xa0, data=0x3f242f2b, write=1
UVM_INFO lab17/design/bus_drv.sv @ 235000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 3/8 normal tran to DUT: addr=0xa0, wdata=0x3f242f2b, write=1
UVM_INFO lab17/design/bus_mon.sv @ 245000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 2/5 low tran from DUT: addr=0xfd, data=0x2d3808dd, write=0
UVM_INFO lab17/design/bus_con.sv @ 245000: uvm_test_top.env.con [FIFO_ADD] RD: 2/5 low tran (size=2): addr=0xfd, data=0x2d3808dd, write=0
UVM_ERROR lab17/design/bus_scb.sv @ 245000: uvm_test_top.env.scb [SCOREBOARD] FAIL RD 2/5 low tran: addr=0xfd, data=0x2d3808dd, write=0, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 255000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent WR 3/5 low seq: addr=0xff, data=0xe0dc6647, write=1
UVM_INFO lab17/design/bus_drv.sv @ 255000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 3/5 low tran to DUT: addr=0xff, wdata=0xe0dc6647, write=1
UVM_INFO lab17/design/bus_mon.sv @ 265000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 3/8 normal tran from DUT: addr=0xa0, data=0x3f242f2b, write=1
UVM_INFO lab17/design/bus_con.sv @ 265000: uvm_test_top.env.con [FIFO_ADD] WR: 3/8 normal tran (size=3): addr=0xa0, data=0x3f242f2b, write=1
UVM_INFO lab17/design/bus_scb.sv @ 265000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 3/8 normal tran: addr=0xa0, data=0x3f242f2b, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 275000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 3/8 normal seq: addr=0xa0, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 275000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 3/8 normal tran to DUT: addr=0xa0, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_con.sv @ 283000: uvm_test_top.env.con [FIFO_PROCESS] RD: 1/5 low tran (remaining=2): addr=0xfd, data=0x0335b994, write=0
UVM_INFO lab17/design/bus_con.sv @ 283000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 1/5 low tran addr=0xfd, data=0x0335b994 (rdata==last_rdata, reserved 0xF0-0xFF, wdata 0x5042abda dropped)
UVM_INFO lab17/design/bus_con.sv @ 284000: uvm_test_top.env.con [FIFO_PROCESS] WR: 1/5 low tran (remaining=3): addr=0xfd, data=0x5042abda, write=1
UVM_INFO lab17/design/bus_mon.sv @ 285000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 3/5 low tran from DUT: addr=0xff, data=0xe0dc6647, write=1
UVM_INFO lab17/design/bus_con.sv @ 285000: uvm_test_top.env.con [FIFO_ADD] WR: 3/5 low tran (size=3): addr=0xff, data=0xe0dc6647, write=1
UVM_ERROR lab17/design/bus_scb.sv @ 285000: uvm_test_top.env.scb [SCOREBOARD] FAIL WR 3/5 low tran: addr=0xff, data=0xe0dc6647, write=1, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 295000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent RD 3/5 low seq: addr=0xff, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 295000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 3/5 low tran to DUT: addr=0xff, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 305000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 3/8 normal tran from DUT: addr=0xa0, data=0x3f242f2b, write=0
UVM_INFO lab17/design/bus_con.sv @ 305000: uvm_test_top.env.con [FIFO_ADD] RD: 3/8 normal tran (size=2): addr=0xa0, data=0x3f242f2b, write=0
UVM_INFO lab17/design/bus_scb.sv @ 305000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 3/8 normal tran: addr=0xa0, data=0x3f242f2b, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 315000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 4/8 normal seq: addr=0xa5, data=0xd27078ea, write=1
UVM_INFO lab17/design/bus_drv.sv @ 315000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 4/8 normal tran to DUT: addr=0xa5, wdata=0xd27078ea, write=1
UVM_INFO lab17/design/bus_mon.sv @ 325000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 3/5 low tran from DUT: addr=0xff, data=0x3f242f2b, write=0
UVM_INFO lab17/design/bus_con.sv @ 325000: uvm_test_top.env.con [FIFO_ADD] RD: 3/5 low tran (size=3): addr=0xff, data=0x3f242f2b, write=0
UVM_ERROR lab17/design/bus_scb.sv @ 325000: uvm_test_top.env.scb [SCOREBOARD] FAIL RD 3/5 low tran: addr=0xff, data=0x3f242f2b, write=0, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 335000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent WR 4/5 low seq: addr=0xf3, data=0x929e22f6, write=1
UVM_INFO lab17/design/bus_drv.sv @ 335000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 4/5 low tran to DUT: addr=0xf3, wdata=0x929e22f6, write=1
UVM_INFO lab17/design/bus_con.sv @ 343000: uvm_test_top.env.con [FIFO_PROCESS] RD: 2/8 normal tran (remaining=3): addr=0xa5, data=0x2d3808dd, write=0
UVM_INFO lab17/design/bus_con.sv @ 343000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 2/8 normal tran addr=0xa5, data=0x2d3808dd (rdata==wdata, control reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_con.sv @ 344000: uvm_test_top.env.con [FIFO_PROCESS] WR: 2/8 normal tran (remaining=3): addr=0xa5, data=0x2d3808dd, write=1
UVM_INFO lab17/design/bus_mon.sv @ 345000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 4/8 normal tran from DUT: addr=0xa5, data=0xd27078ea, write=1
UVM_INFO lab17/design/bus_con.sv @ 345000: uvm_test_top.env.con [FIFO_ADD] WR: 4/8 normal tran (size=3): addr=0xa5, data=0xd27078ea, write=1
UVM_INFO lab17/design/bus_scb.sv @ 345000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 4/8 normal tran: addr=0xa5, data=0xd27078ea, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 355000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 4/8 normal seq: addr=0xa5, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 355000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 4/8 normal tran to DUT: addr=0xa5, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 365000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 4/5 low tran from DUT: addr=0xf3, data=0x929e22f6, write=1
UVM_INFO lab17/design/bus_con.sv @ 365000: uvm_test_top.env.con [FIFO_ADD] WR: 4/5 low tran (size=4): addr=0xf3, data=0x929e22f6, write=1
UVM_ERROR lab17/design/bus_scb.sv @ 365000: uvm_test_top.env.scb [SCOREBOARD] FAIL WR 4/5 low tran: addr=0xf3, data=0x929e22f6, write=1, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 375000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent RD 4/5 low seq: addr=0xf3, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 375000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 4/5 low tran to DUT: addr=0xf3, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 385000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 4/8 normal tran from DUT: addr=0xa5, data=0xd27078ea, write=0
UVM_INFO lab17/design/bus_con.sv @ 385000: uvm_test_top.env.con [FIFO_ADD] RD: 4/8 normal tran (size=3): addr=0xa5, data=0xd27078ea, write=0
UVM_INFO lab17/design/bus_scb.sv @ 385000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 4/8 normal tran: addr=0xa5, data=0xd27078ea, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 395000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 5/8 normal seq: addr=0xaf, data=0x9066d95d, write=1
UVM_INFO lab17/design/bus_drv.sv @ 395000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 5/8 normal tran to DUT: addr=0xaf, wdata=0x9066d95d, write=1
UVM_INFO lab17/design/bus_con.sv @ 403000: uvm_test_top.env.con [FIFO_PROCESS] RD: 2/5 low tran (remaining=3): addr=0xfd, data=0x2d3808dd, write=0
UVM_INFO lab17/design/bus_con.sv @ 403000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 2/5 low tran addr=0xfd, data=0x2d3808dd (rdata==last_rdata, reserved 0xF0-0xFF, wdata 0x39e24a42 dropped)
UVM_INFO lab17/design/bus_con.sv @ 404000: uvm_test_top.env.con [FIFO_PROCESS] WR: 2/5 low tran (remaining=4): addr=0xfd, data=0x39e24a42, write=1
UVM_INFO lab17/design/bus_mon.sv @ 405000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 4/5 low tran from DUT: addr=0xf3, data=0xd27078ea, write=0
UVM_INFO lab17/design/bus_con.sv @ 405000: uvm_test_top.env.con [FIFO_ADD] RD: 4/5 low tran (size=3): addr=0xf3, data=0xd27078ea, write=0
UVM_ERROR lab17/design/bus_scb.sv @ 405000: uvm_test_top.env.scb [SCOREBOARD] FAIL RD 4/5 low tran: addr=0xf3, data=0xd27078ea, write=0, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 415000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent WR 5/5 low seq: addr=0xf5, data=0x8d832df4, write=1
UVM_INFO lab17/design/bus_drv.sv @ 415000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 5/5 low tran to DUT: addr=0xf5, wdata=0x8d832df4, write=1
UVM_INFO lab17/design/bus_mon.sv @ 425000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 5/8 normal tran from DUT: addr=0xaf, data=0x9066d95d, write=1
UVM_INFO lab17/design/bus_con.sv @ 425000: uvm_test_top.env.con [FIFO_ADD] WR: 5/8 normal tran (size=4): addr=0xaf, data=0x9066d95d, write=1
UVM_INFO lab17/design/bus_scb.sv @ 425000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 5/8 normal tran: addr=0xaf, data=0x9066d95d, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 435000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 5/8 normal seq: addr=0xaf, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 435000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 5/8 normal tran to DUT: addr=0xaf, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 445000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 5/5 low tran from DUT: addr=0xf5, data=0x8d832df4, write=1
UVM_INFO lab17/design/bus_con.sv @ 445000: uvm_test_top.env.con [FIFO_ADD] WR: 5/5 low tran (size=5): addr=0xf5, data=0x8d832df4, write=1
UVM_ERROR lab17/design/bus_scb.sv @ 445000: uvm_test_top.env.scb [SCOREBOARD] FAIL WR 5/5 low tran: addr=0xf5, data=0x8d832df4, write=1, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq_prio.sv @ 455000: uvm_test_top.env.agt.sqr@@lseq [low_prio_seq] Sent RD 5/5 low seq: addr=0xf5, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 455000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 5/5 low tran to DUT: addr=0xf5, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_con.sv @ 463000: uvm_test_top.env.con [FIFO_PROCESS] RD: 3/8 normal tran (remaining=3): addr=0xa0, data=0x3f242f2b, write=0
UVM_INFO lab17/design/bus_con.sv @ 463000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 3/8 normal tran addr=0xa0, data=0x3f242f2b (rdata==wdata, control reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_con.sv @ 464000: uvm_test_top.env.con [FIFO_PROCESS] WR: 3/8 normal tran (remaining=5): addr=0xa0, data=0x3f242f2b, write=1
UVM_INFO lab17/design/bus_mon.sv @ 465000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 5/8 normal tran from DUT: addr=0xaf, data=0x9066d95d, write=0
UVM_INFO lab17/design/bus_con.sv @ 465000: uvm_test_top.env.con [FIFO_ADD] RD: 5/8 normal tran (size=3): addr=0xaf, data=0x9066d95d, write=0
UVM_INFO lab17/design/bus_scb.sv @ 465000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 5/8 normal tran: addr=0xaf, data=0x9066d95d, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 475000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 6/8 normal seq: addr=0xaa, data=0x44271852, write=1
UVM_INFO lab17/design/bus_drv.sv @ 475000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 6/8 normal tran to DUT: addr=0xaa, wdata=0x44271852, write=1
UVM_INFO lab17/design/bus_mon.sv @ 485000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 5/5 low tran from DUT: addr=0xf5, data=0x9066d95d, write=0
UVM_INFO lab17/design/bus_con.sv @ 485000: uvm_test_top.env.con [FIFO_ADD] RD: 5/5 low tran (size=4): addr=0xf5, data=0x9066d95d, write=0
UVM_ERROR lab17/design/bus_scb.sv @ 485000: uvm_test_top.env.scb [SCOREBOARD] FAIL RD 5/5 low tran: addr=0xf5, data=0x9066d95d, write=0, reserved 0xF0-0xFF
UVM_INFO lab17/design/bus_seq.sv @ 495000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 6/8 normal seq: addr=0xaa, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 495000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 6/8 normal tran to DUT: addr=0xaa, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 505000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 6/8 normal tran from DUT: addr=0xaa, data=0x44271852, write=1
UVM_INFO lab17/design/bus_con.sv @ 505000: uvm_test_top.env.con [FIFO_ADD] WR: 6/8 normal tran (size=5): addr=0xaa, data=0x44271852, write=1
UVM_INFO lab17/design/bus_scb.sv @ 505000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 6/8 normal tran: addr=0xaa, data=0x44271852, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 515000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 7/8 normal seq: addr=0xa0, data=0xc3bae4a4, write=1
UVM_INFO lab17/design/bus_drv.sv @ 515000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 7/8 normal tran to DUT: addr=0xa0, wdata=0xc3bae4a4, write=1
UVM_INFO lab17/design/bus_con.sv @ 523000: uvm_test_top.env.con [FIFO_PROCESS] RD: 3/5 low tran (remaining=4): addr=0xff, data=0x3f242f2b, write=0
UVM_INFO lab17/design/bus_con.sv @ 523000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 3/5 low tran addr=0xff, data=0x3f242f2b (rdata==last_rdata, reserved 0xF0-0xFF, wdata 0xe0dc6647 dropped)
UVM_INFO lab17/design/bus_con.sv @ 524000: uvm_test_top.env.con [FIFO_PROCESS] WR: 3/5 low tran (remaining=5): addr=0xff, data=0xe0dc6647, write=1
UVM_INFO lab17/design/bus_mon.sv @ 525000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 6/8 normal tran from DUT: addr=0xaa, data=0x44271852, write=0
UVM_INFO lab17/design/bus_con.sv @ 525000: uvm_test_top.env.con [FIFO_ADD] RD: 6/8 normal tran (size=4): addr=0xaa, data=0x44271852, write=0
UVM_INFO lab17/design/bus_scb.sv @ 525000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 6/8 normal tran: addr=0xaa, data=0x44271852, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 535000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 7/8 normal seq: addr=0xa0, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 535000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 7/8 normal tran to DUT: addr=0xa0, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_mon.sv @ 545000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 7/8 normal tran from DUT: addr=0xa0, data=0xc3bae4a4, write=1
UVM_INFO lab17/design/bus_con.sv @ 545000: uvm_test_top.env.con [FIFO_ADD] WR: 7/8 normal tran (size=5): addr=0xa0, data=0xc3bae4a4, write=1
UVM_INFO lab17/design/bus_scb.sv @ 545000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 7/8 normal tran: addr=0xa0, data=0xc3bae4a4, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 555000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent WR 8/8 normal seq: addr=0xaf, data=0x13ece66e, write=1
UVM_INFO lab17/design/bus_drv.sv @ 555000: uvm_test_top.env.agt.drv [DRIVER] Drive WR 8/8 normal tran to DUT: addr=0xaf, wdata=0x13ece66e, write=1
UVM_INFO lab17/design/bus_mon.sv @ 565000: uvm_test_top.env.agt.mon [MONITOR] Observe RD 7/8 normal tran from DUT: addr=0xa0, data=0xc3bae4a4, write=0
UVM_INFO lab17/design/bus_con.sv @ 565000: uvm_test_top.env.con [FIFO_ADD] RD: 7/8 normal tran (size=5): addr=0xa0, data=0xc3bae4a4, write=0
UVM_INFO lab17/design/bus_scb.sv @ 565000: uvm_test_top.env.scb [SCOREBOARD] PASS RD 7/8 normal tran: addr=0xa0, data=0xc3bae4a4, write=0, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_seq.sv @ 575000: uvm_test_top.env.agt.sqr@@seq [bus_seq] Sent RD 8/8 normal seq: addr=0xaf, data=0x00000000, write=0 Next seq after 0
UVM_INFO lab17/design/bus_drv.sv @ 575000: uvm_test_top.env.agt.drv [DRIVER] Drive RD 8/8 normal tran to DUT: addr=0xaf, wdata=0x00000000, write=0
UVM_INFO lab17/design/bus_con.sv @ 583000: uvm_test_top.env.con [FIFO_PROCESS] RD: 4/8 normal tran (remaining=5): addr=0xa5, data=0xd27078ea, write=0
UVM_INFO lab17/design/bus_con.sv @ 583000: uvm_test_top.env.con [FIFO_VAL] PASS RD: 4/8 normal tran addr=0xa5, data=0xd27078ea (rdata==wdata, control reg 0xA0-0xAF)
UVM_INFO lab17/design/bus_con.sv @ 584000: uvm_test_top.env.con [FIFO_PROCESS] WR: 4/8 normal tran (remaining=5): addr=0xa5, data=0xd27078ea, write=1
UVM_INFO lab17/design/bus_mon.sv @ 585000: uvm_test_top.env.agt.mon [MONITOR] Observe WR 8/8 normal tran from DUT: addr=0xaf, data=0x13ece66e, write=1
UVM_INFO lab17/design/bus_con.sv @ 585000: uvm_test_top.env.con [FIFO_ADD] WR: 8/8 normal tran (size=5): addr=0xaf, data=0x13ece66e, write=1
UVM_INFO lab17/design/bus_scb.sv @ 585000: uvm_test_top.env.scb [SCOREBOARD] PASS WR 8/8 normal tran: addr=0xaf, data=0x13ece66e, write=1, control reg 0xA0-0xAF
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total WR received transactions: 15
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total WR processed transactions: 9
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] WR FIFO overflows: 0
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Maximum WR FIFO utilization: 5/10
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total RD received transactions: 14
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total RD processed transactions: 9
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total RD pass detected: 7
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Total RD fail detected: 2
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] RD FIFO overflows: 0
UVM_INFO lab17/design/bus_con.sv @ 595000: uvm_test_top.env.con [CONSUMER_REPORT] Maximum RD FIFO utilization: 5/9
UVM_INFO lab17/design/bus_cov.sv @ 595000: uvm_test_top.env.cov [COVERAGE] Coverage bus_cg      : 58.33%
UVM_INFO lab17/design/bus_cov.sv @ 595000: uvm_test_top.env.cov [COVERAGE] Coverage addr_cp     : 50.00%
UVM_INFO lab17/design/bus_cov.sv @ 595000: uvm_test_top.env.cov [COVERAGE] Coverage data_cp     : 33.33%
UVM_INFO lab17/design/bus_cov.sv @ 595000: uvm_test_top.env.cov [COVERAGE] Coverage write_cp    : 100.00%
UVM_INFO lab17/design/bus_cov.sv @ 595000: uvm_test_top.env.cov [COVERAGE] Coverage addr_x_write: 50.00%
UVM_INFO lab17/design/bus_scb.sv @ 595000: uvm_test_top.env.scb [SCOREBOARD] Passed Tran: Passed=19 Passed(WR)=10 Passed(RD)=9
UVM_INFO lab17/design/bus_scb.sv @ 595000: uvm_test_top.env.scb [SCOREBOARD] Failed Tran: Failed=10 Failed(WR_RES)=5 Failed(RD_RES)=5
UVM_INFO /home/synopsys/vcs/W-2024.09-SP2/etc/uvm-ieee-2020-2.0/base/uvm_report_server.svh @ 595000: reporter [UVM/REPORT/SERVER] 
