{"Source Block": ["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@92:102@HdlIdDef", "  output s1_sync_valid,\n  input s1_sync_ready,\n  output [7:0] s1_sync\n);\n\nreg s_active = 1'b0;\n\nreg idle = 1'b1;\n\n`define spi_engine_interconnect_mux(s0, s1) (idle == 1'b1 ? 1'b0 : (s_active == 1'b0 ? s0 : s1))\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[97, "reg s_active = 1'b0;\n"]], "Add": [[97, "  reg s_active = 1'b0;\n"]]}}