#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                   14.041    14.041
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    15.433
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.289    17.722
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    19.114
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                     0.000    19.114
data arrival time                                                                                          19.114

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                   14.041    14.041
clock uncertainty                                                                                 0.000    14.041
cell hold time                                                                                    0.571    14.611
data required time                                                                                         14.611
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.611
data arrival time                                                                                          19.114
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.503


#Path 2
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XAB[0] (T_FRAG)                       3.690    21.843
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                        0.909    22.752
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                        0.000    22.752
data arrival time                                                                                             22.752

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                      14.652    14.652
clock uncertainty                                                                                    0.000    14.652
cell hold time                                                                                       0.571    15.223
data required time                                                                                            15.223
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -15.223
data arrival time                                                                                             22.752
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.529


#Path 3
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                11.619    11.619
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.012
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.434
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.408
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 2.551    18.959
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.041    20.001
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    20.001
data arrival time                                                                                                      20.001

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                11.619    11.619
clock uncertainty                                                                                             0.000    11.619
cell hold time                                                                                                0.571    12.190
data required time                                                                                                     12.190
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -12.190
data arrival time                                                                                                      20.001
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.810


#Path 4
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                12.354    12.354
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.747
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.383    16.130
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.105
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                 2.383    19.488
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.392    20.880
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                  0.000    20.880
data arrival time                                                                                                      20.880

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                12.354    12.354
clock uncertainty                                                                                             0.000    12.354
cell hold time                                                                                                0.571    12.925
data required time                                                                                                     12.925
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -12.925
data arrival time                                                                                                      20.880
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.955


#Path 5
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                14.052    14.052
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.445
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.867
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.841
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                 2.383    21.225
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.392    22.616
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                  0.000    22.616
data arrival time                                                                                                      22.616

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                14.052    14.052
clock uncertainty                                                                                             0.000    14.052
cell hold time                                                                                                0.571    14.623
data required time                                                                                                     14.623
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.623
data arrival time                                                                                                      22.616
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 6
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                14.201    14.201
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.594
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    18.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.991
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XA1[0] (T_FRAG)                                 2.383    21.374
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                  1.392    22.766
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                  0.000    22.766
data arrival time                                                                                                       22.766

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                14.201    14.201
clock uncertainty                                                                                              0.000    14.201
cell hold time                                                                                                 0.571    14.772
data required time                                                                                                      14.772
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -14.772
data arrival time                                                                                                       22.766
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 7
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                14.255    14.255
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.648
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    18.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.044
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XA1[0] (T_FRAG)                                 2.383    21.427
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                  1.392    22.819
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                  0.000    22.819
data arrival time                                                                                                       22.819

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                14.255    14.255
clock uncertainty                                                                                              0.000    14.255
cell hold time                                                                                                 0.571    14.826
data required time                                                                                                      14.826
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -14.826
data arrival time                                                                                                       22.819
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 8
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                11.410    11.410
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.802
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.224
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.199
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                                 2.383    18.582
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                  1.392    19.974
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                  0.000    19.974
data arrival time                                                                                                       19.974

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                11.410    11.410
clock uncertainty                                                                                              0.000    11.410
cell hold time                                                                                                 0.571    11.981
data required time                                                                                                      11.981
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -11.981
data arrival time                                                                                                       19.974
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 9
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                13.115    13.115
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.508
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.930
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.904
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                                 2.383    20.288
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                  1.392    21.679
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                  0.000    21.679
data arrival time                                                                                                       21.679

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                13.115    13.115
clock uncertainty                                                                                              0.000    13.115
cell hold time                                                                                                 0.571    13.686
data required time                                                                                                      13.686
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -13.686
data arrival time                                                                                                       21.679
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 10
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                13.072    13.072
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.464
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.886
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.861
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                                 2.383    20.244
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                  1.392    21.636
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                  0.000    21.636
data arrival time                                                                                                      21.636

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                13.072    13.072
clock uncertainty                                                                                             0.000    13.072
cell hold time                                                                                                0.571    13.643
data required time                                                                                                     13.643
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -13.643
data arrival time                                                                                                      21.636
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 11
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                12.036    12.036
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.428
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.850
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.825
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XA1[0] (T_FRAG)                                 2.407    19.231
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  1.392    20.623
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                  0.000    20.623
data arrival time                                                                                                       20.623

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                12.036    12.036
clock uncertainty                                                                                              0.000    12.036
cell hold time                                                                                                 0.571    12.606
data required time                                                                                                      12.606
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.606
data arrival time                                                                                                       20.623
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.017


#Path 12
Startpoint: delay_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                13.215    13.215
delay_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.608
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    16.869
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.202
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                                 2.383    20.586
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                  1.392    21.977
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                  0.000    21.977
data arrival time                                                                                                      21.977

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                13.215    13.215
clock uncertainty                                                                                             0.000    13.215
cell hold time                                                                                                0.571    13.786
data required time                                                                                                     13.786
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -13.786
data arrival time                                                                                                      21.977
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.191


#Path 13
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                15.206    15.206
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    16.599
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    18.860
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    20.193
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XA1[0] (T_FRAG)                                 2.383    22.576
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                  1.392    23.968
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                  0.000    23.968
data arrival time                                                                                                       23.968

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                15.206    15.206
clock uncertainty                                                                                              0.000    15.206
cell hold time                                                                                                 0.571    15.777
data required time                                                                                                      15.777
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -15.777
data arrival time                                                                                                       23.968
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.191


#Path 14
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                11.410    11.410
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.802
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.379    16.181
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.156
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                                 2.383    19.539
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                  1.392    20.931
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                  0.000    20.931
data arrival time                                                                                                       20.931

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                12.156    12.156
clock uncertainty                                                                                              0.000    12.156
cell hold time                                                                                                 0.571    12.727
data required time                                                                                                      12.727
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.727
data arrival time                                                                                                       20.931
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.204


#Path 15
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                13.792    13.792
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.185
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    17.451
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    18.816
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                                 2.383    21.199
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                  1.392    22.591
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                  0.000    22.591
data arrival time                                                                                                       22.591

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                13.792    13.792
clock uncertainty                                                                                              0.000    13.792
cell hold time                                                                                                 0.571    14.363
data required time                                                                                                      14.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -14.363
data arrival time                                                                                                       22.591
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.228


#Path 16
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                13.793    13.793
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.185
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    17.451
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    18.816
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                                 2.383    21.200
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.392    22.591
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                  0.000    22.591
data arrival time                                                                                                      22.591

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                13.793    13.793
clock uncertainty                                                                                             0.000    13.793
cell hold time                                                                                                0.571    14.364
data required time                                                                                                     14.364
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.364
data arrival time                                                                                                      22.591
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.228


#Path 17
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                       4.886    23.039
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                        0.909    23.948
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                        0.000    23.948
data arrival time                                                                                             23.948

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                      14.963    14.963
clock uncertainty                                                                                    0.000    14.963
cell hold time                                                                                       0.571    15.534
data required time                                                                                            15.534
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -15.534
data arrival time                                                                                             23.948
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    8.414


#Path 18
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                       3.300    21.453
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        0.909    22.362
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    22.362
data arrival time                                                                                             22.362

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                      13.243    13.243
clock uncertainty                                                                                    0.000    13.243
cell hold time                                                                                       0.571    13.814
data required time                                                                                            13.814
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.814
data arrival time                                                                                             22.362
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    8.548


#Path 19
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                             13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                       3.124    21.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        0.909    22.186
delay_dff_Q_2.QD[0] (Q_FRAG)                                                             0.000    22.186
data arrival time                                                                                 22.186

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                           12.932    12.932
clock uncertainty                                                                        0.000    12.932
cell hold time                                                                           0.571    13.503
data required time                                                                                13.503
--------------------------------------------------------------------------------------------------------
data required time                                                                               -13.503
data arrival time                                                                                 22.186
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        8.683


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.932    12.932
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    14.324
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             4.222    18.547
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              0.975    19.521
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                       3.931    23.453
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.041    24.494
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                       0.000    24.494
data arrival time                                                                                            24.494

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                     14.964    14.964
clock uncertainty                                                                                   0.000    14.964
cell hold time                                                                                      0.571    15.534
data required time                                                                                           15.534
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -15.534
data arrival time                                                                                            24.494
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   8.959


#Path 21
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                       4.548    22.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        0.909    23.610
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    23.610
data arrival time                                                                                             23.610

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                      14.076    14.076
clock uncertainty                                                                                    0.000    14.076
cell hold time                                                                                       0.571    14.647
data required time                                                                                            14.647
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -14.647
data arrival time                                                                                             23.610
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    8.963


#Path 22
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                        13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                             2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                       4.929    23.081
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        0.909    23.991
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                       0.000    23.991
data arrival time                                                                                            23.991

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                     14.112    14.112
clock uncertainty                                                                                   0.000    14.112
cell hold time                                                                                      0.571    14.682
data required time                                                                                           14.682
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -14.682
data arrival time                                                                                            23.991
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   9.308


#Path 23
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                11.619    11.619
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.012
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.775    15.787
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.762
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 4.152    20.914
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    21.955
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                  0.000    21.955
data arrival time                                                                                                      21.955

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                12.036    12.036
clock uncertainty                                                                                             0.000    12.036
cell hold time                                                                                                0.571    12.607
data required time                                                                                                     12.607
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -12.607
data arrival time                                                                                                      21.955
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             9.348


#Path 24
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       4.441    22.594
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        0.909    23.503
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    23.503
data arrival time                                                                                             23.503

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      12.897    12.897
clock uncertainty                                                                                    0.000    12.897
cell hold time                                                                                       0.571    13.467
data required time                                                                                            13.467
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.467
data arrival time                                                                                             23.503
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   10.036


#Path 25
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                              2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.378    18.153
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                       4.453    22.606
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                        0.909    23.515
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                        0.000    23.515
data arrival time                                                                                             23.515

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                      12.243    12.243
clock uncertainty                                                                                    0.000    12.243
cell hold time                                                                                       0.571    12.814
data required time                                                                                            12.814
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.814
data arrival time                                                                                             23.515
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   10.701


#Path 26
Startpoint: clock_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                    16.313    16.313
clock_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.393    17.706
clock_LUT1_I0.f_frag.FS[0] (F_FRAG)                              4.876    22.582
clock_LUT1_I0.f_frag.FZ[0] (F_FRAG)                              0.698    23.280
clock_dffe_Q.QD[0] (Q_FRAG)                                      5.329    28.609
data arrival time                                                         28.609

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                    16.313    16.313
clock uncertainty                                                0.000    16.313
cell hold time                                                   0.571    16.884
data required time                                                        16.884
--------------------------------------------------------------------------------
data required time                                                       -16.884
data arrival time                                                         28.609
--------------------------------------------------------------------------------
slack (MET)                                                               11.725


#Path 27
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                  13.136    13.136
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.529
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                       2.246    16.774
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    18.153
clock_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.418    23.570
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.852    24.422
clock_dffe_Q.QEN[0] (Q_FRAG)                                                  3.868    28.290
data arrival time                                                                      28.290

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                 16.313    16.313
clock uncertainty                                                             0.000    16.313
cell hold time                                                               -0.394    15.919
data required time                                                                     15.919
---------------------------------------------------------------------------------------------
data required time                                                                    -15.919
data arrival time                                                                      28.290
---------------------------------------------------------------------------------------------
slack (MET)                                                                            12.371


#Path 28
Startpoint: clock_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:clock.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                        16.313    16.313
clock_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    17.706
$iopadmap$seq.clock.O_DAT[0] (BIDIR_CELL)                            6.001    23.707
$iopadmap$seq.clock.O_PAD_$out[0] (BIDIR_CELL)                       9.726    33.433
out:clock.outpad[0] (.output)                                        0.000    33.433
data arrival time                                                             33.433

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                             33.433
------------------------------------------------------------------------------------
slack (MET)                                                                   33.433


#End of timing report
