
*** Running vivado
    with args -log zynq_bd_INT_AXI_FW_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_bd_INT_AXI_FW_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_bd_INT_AXI_FW_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 463.145 ; gain = 181.047
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/apollo_sm_vivado/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_bd_INT_AXI_FW_0
Command: synth_design -top zynq_bd_INT_AXI_FW_0 -part xczu7ev-fbvb900-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.820 ; gain = 386.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_bd_INT_AXI_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/synth/zynq_bd_INT_AXI_FW_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'axi_firewall_v1_2_4_top' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:1584]
INFO: [Synth 8-6157] synthesizing module 'axi_firewall_v1_2_4_threadcam' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:1174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:1320]
INFO: [Synth 8-6155] done synthesizing module 'axi_firewall_v1_2_4_threadcam' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:1174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:2757]
INFO: [Synth 8-6157] synthesizing module 'axi_firewall_v1_2_4_checks_mi' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'axi_firewall_v1_2_4_checks_mi' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'axi_firewall_v1_2_4_top' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:1584]
INFO: [Synth 8-6155] done synthesizing module 'zynq_bd_INT_AXI_FW_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/synth/zynq_bd_INT_AXI_FW_0.sv:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_TIME
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic TOP_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic TOP_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic HOG_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic HOG_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic CON_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic CON_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_SHA
WARNING: [Synth 8-6014] Unused sequential element gen_mi.read_send_reg was removed.  [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:2182]
WARNING: [Synth 8-6014] Unused sequential element gen_mi.read_event_reg was removed.  [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:2318]
WARNING: [Synth 8-6014] Unused sequential element gen_mi.read_ack_ctl_reg was removed.  [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/a8cc/hdl/axi_firewall_v1_2_vl_rfs.sv:2183]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axi_reg_stall__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axi_reg_stall__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axi_reg_stall__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_stall in module sc_util_v1_0_4_axi_reg_stall__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resume in module sc_util_v1_0_4_axi_reg_stall__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[31] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[30] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[29] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[28] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[27] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[26] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[25] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[24] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[23] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[22] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[21] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[20] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[19] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[18] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[17] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[16] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[15] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[14] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[13] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[12] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[11] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[10] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[9] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[8] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[7] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[6] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port soft_pause[5] in module axi_firewall_v1_2_4_checks_mi is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk_ctl in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[3] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[2] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[1] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[0] in module axi_firewall_v1_2_4_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.648 ; gain = 535.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.559 ; gain = 552.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.559 ; gain = 552.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2173.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2302.148 ; gain = 0.008
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_INT_AXI_FW_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_INT_AXI_FW_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2302.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.535 . Memory (MB): peak = 2302.148 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.148 ; gain = 681.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.148 ; gain = 681.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_INT_AXI_FW_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.148 ; gain = 681.570
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_cam.state_reg' in module 'axi_firewall_v1_2_4_threadcam'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_combin.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_combin.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
                    IDLE |                              001 | 00000000000000000000000000000001
                OVERFLOW |                              010 | 00000000000000000000000000000011
                 PENDING |                              011 | 00000000000000000000000000000100
                ALLOCATE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_cam.state_reg' using encoding 'sequential' in module 'axi_firewall_v1_2_4_threadcam'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2302.148 ; gain = 681.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	             2178 Bit    Registers := 14    
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 22    
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 107   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 7     
	  13 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 3     
	  21 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 15    
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 27    
	   9 Input    2 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 32    
	  10 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 24    
	  12 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 198   
	   5 Input    1 Bit        Muxes := 20    
	  13 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk_ctl in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[3] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[2] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[1] in module axi_firewall_v1_2_4_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctl_wstrb[0] in module axi_firewall_v1_2_4_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2302.148 ; gain = 681.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:02:03 . Memory (MB): peak = 2710.066 ; gain = 1089.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:02:13 . Memory (MB): peak = 2822.699 ; gain = 1202.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:02:15 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |    13|
|2     |LUT1    |    27|
|3     |LUT2    |   112|
|4     |LUT3    |   541|
|5     |LUT4    |   401|
|6     |LUT5    |   410|
|7     |LUT6    |   540|
|8     |SRL16E  |     8|
|9     |SRLC32E |    36|
|10    |FDRE    |  1721|
|11    |FDSE    |   197|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2839.223 ; gain = 1218.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:13 . Memory (MB): peak = 2839.223 ; gain = 1090.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:02:26 . Memory (MB): peak = 2839.223 ; gain = 1218.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 2842.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2858.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: be0ebd1f
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:02:46 . Memory (MB): peak = 2858.191 ; gain = 2341.914
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2858.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_INT_AXI_FW_0_synth_1/zynq_bd_INT_AXI_FW_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_bd_INT_AXI_FW_0, cache-ID = f0f7219298983980
INFO: [Coretcl 2-1174] Renamed 65 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2858.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_INT_AXI_FW_0_synth_1/zynq_bd_INT_AXI_FW_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_bd_INT_AXI_FW_0_utilization_synth.rpt -pb zynq_bd_INT_AXI_FW_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 12:31:16 2024...
