0.7
2020.2
Nov 18 2020
09:47:47
C:/gakka/3A/cpuex2024/FPU/Cache/cache_test/cache_test.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/design/cache.sv,1733745383,systemVerilog,,C:/gakka/3A/cpuex2024/FPU/Cache/design/dram_buf.sv,,cache,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/design/dram_buf.sv,1731997520,systemVerilog,,C:/gakka/3A/cpuex2024/FPU/Cache/design/dram_controller.sv,,dram_buf,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/design/dram_controller.sv,1731997520,systemVerilog,,C:/gakka/3A/cpuex2024/FPU/Cache/design/master_fifo_slave.sv,,dram_controller,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/design/master_fifo_slave.sv,1731997520,systemVerilog,,C:/gakka/3A/cpuex2024/FPU/Cache/simulation/tb.sv,,master_fifo;master_fifo_slave;slave_fifo,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_0/sim/fifo_generator_0.v,1733642372,verilog,,C:/gakka/3A/cpuex2024/FPU/Cache/simulation/ddr2.v,,fifo_generator_0,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_1/sim/fifo_generator_1.v,1733642372,verilog,,C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_0/sim/fifo_generator_0.v,,fifo_generator_1,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/simulation/ddr2.v,1731997521,verilog,,,C:/gakka/3A/cpuex2024/FPU/Cache/simulation/ddr2_parameters.vh,ddr2,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/simulation/ddr2_parameters.vh,1731997521,verilog,,,,,,,,,,,,
C:/gakka/3A/cpuex2024/FPU/Cache/simulation/tb.sv,1733746693,systemVerilog,,,,tb,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_1/sim/fifo_generator_1.v,,mig_7series_0,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1733642245,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_prbs_gen,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,uvm,../../../../../simulation,,,,,
C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1733642244,verilog,,C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,uvm,../../../../../simulation,,,,,
