library verilog;
use verilog.vl_types.all;
entity MUX_RegDst is
    port(
        RegDst          : in     vl_logic_vector(1 downto 0);
        Wreg            : out    vl_logic_vector(4 downto 0);
        Ir              : in     vl_logic_vector(31 downto 0)
    );
end MUX_RegDst;
