

================================================================
== Vivado HLS Report for 'tansig'
================================================================
* Date:           Wed May 25 15:01:20 2016

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        tansig
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 69
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
* FSM state operations: 

 <State 1>: 5.70ns
ST_1: data_read [1/1] 0.00ns
:3  %data_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %data) nounwind

ST_1: tmp [4/4] 5.70ns
:4  %tmp = fmul float %data_read, -2.000000e+00


 <State 2>: 5.70ns
ST_2: tmp [3/4] 5.70ns
:4  %tmp = fmul float %data_read, -2.000000e+00


 <State 3>: 5.70ns
ST_3: tmp [2/4] 5.70ns
:4  %tmp = fmul float %data_read, -2.000000e+00


 <State 4>: 5.70ns
ST_4: tmp [1/4] 5.70ns
:4  %tmp = fmul float %data_read, -2.000000e+00


 <State 5>: 3.70ns
ST_5: tmp_1 [3/3] 3.70ns
:5  %tmp_1 = fpext float %tmp to double


 <State 6>: 3.70ns
ST_6: tmp_1 [2/3] 3.70ns
:5  %tmp_1 = fpext float %tmp to double


 <State 7>: 3.70ns
ST_7: tmp_1 [1/3] 3.70ns
:5  %tmp_1 = fpext float %tmp to double


 <State 8>: 7.32ns
ST_8: tmp_2 [18/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 9>: 7.32ns
ST_9: tmp_2 [17/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 10>: 7.32ns
ST_10: tmp_2 [16/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 11>: 7.32ns
ST_11: tmp_2 [15/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 12>: 7.32ns
ST_12: tmp_2 [14/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 13>: 7.32ns
ST_13: tmp_2 [13/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 14>: 7.32ns
ST_14: tmp_2 [12/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 15>: 7.32ns
ST_15: tmp_2 [11/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 16>: 7.32ns
ST_16: tmp_2 [10/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 17>: 7.32ns
ST_17: tmp_2 [9/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 18>: 7.32ns
ST_18: tmp_2 [8/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 19>: 7.32ns
ST_19: tmp_2 [7/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 20>: 7.32ns
ST_20: tmp_2 [6/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 21>: 7.32ns
ST_21: tmp_2 [5/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 22>: 7.32ns
ST_22: tmp_2 [4/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 23>: 7.32ns
ST_23: tmp_2 [3/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 24>: 7.32ns
ST_24: tmp_2 [2/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 25>: 7.32ns
ST_25: tmp_2 [1/18] 7.32ns
:6  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 26>: 8.23ns
ST_26: tmp_3 [5/5] 8.23ns
:7  %tmp_3 = fadd double %tmp_2, 1.000000e+00


 <State 27>: 8.23ns
ST_27: tmp_3 [4/5] 8.23ns
:7  %tmp_3 = fadd double %tmp_2, 1.000000e+00


 <State 28>: 8.23ns
ST_28: tmp_3 [3/5] 8.23ns
:7  %tmp_3 = fadd double %tmp_2, 1.000000e+00


 <State 29>: 8.23ns
ST_29: tmp_3 [2/5] 8.23ns
:7  %tmp_3 = fadd double %tmp_2, 1.000000e+00


 <State 30>: 8.23ns
ST_30: tmp_3 [1/5] 8.23ns
:7  %tmp_3 = fadd double %tmp_2, 1.000000e+00


 <State 31>: 8.62ns
ST_31: tmp_4 [31/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 32>: 8.62ns
ST_32: tmp_4 [30/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 33>: 8.62ns
ST_33: tmp_4 [29/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 34>: 8.62ns
ST_34: tmp_4 [28/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 35>: 8.62ns
ST_35: tmp_4 [27/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 36>: 8.62ns
ST_36: tmp_4 [26/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 37>: 8.62ns
ST_37: tmp_4 [25/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 38>: 8.62ns
ST_38: tmp_4 [24/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 39>: 8.62ns
ST_39: tmp_4 [23/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 40>: 8.62ns
ST_40: tmp_4 [22/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 41>: 8.62ns
ST_41: tmp_4 [21/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 42>: 8.62ns
ST_42: tmp_4 [20/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 43>: 8.62ns
ST_43: tmp_4 [19/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 44>: 8.62ns
ST_44: tmp_4 [18/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 45>: 8.62ns
ST_45: tmp_4 [17/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 46>: 8.62ns
ST_46: tmp_4 [16/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 47>: 8.62ns
ST_47: tmp_4 [15/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 48>: 8.62ns
ST_48: tmp_4 [14/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 49>: 8.62ns
ST_49: tmp_4 [13/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 50>: 8.62ns
ST_50: tmp_4 [12/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 51>: 8.62ns
ST_51: tmp_4 [11/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 52>: 8.62ns
ST_52: tmp_4 [10/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 53>: 8.62ns
ST_53: tmp_4 [9/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 54>: 8.62ns
ST_54: tmp_4 [8/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 55>: 8.62ns
ST_55: tmp_4 [7/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 56>: 8.62ns
ST_56: tmp_4 [6/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 57>: 8.62ns
ST_57: tmp_4 [5/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 58>: 8.62ns
ST_58: tmp_4 [4/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 59>: 8.62ns
ST_59: tmp_4 [3/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 60>: 8.62ns
ST_60: tmp_4 [2/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 61>: 8.62ns
ST_61: tmp_4 [1/31] 8.62ns
:8  %tmp_4 = fdiv double 2.000000e+00, %tmp_3


 <State 62>: 8.23ns
ST_62: tmp_5 [5/5] 8.23ns
:9  %tmp_5 = fadd double %tmp_4, -1.000000e+00


 <State 63>: 8.23ns
ST_63: tmp_5 [4/5] 8.23ns
:9  %tmp_5 = fadd double %tmp_4, -1.000000e+00


 <State 64>: 8.23ns
ST_64: tmp_5 [3/5] 8.23ns
:9  %tmp_5 = fadd double %tmp_4, -1.000000e+00


 <State 65>: 8.23ns
ST_65: tmp_5 [2/5] 8.23ns
:9  %tmp_5 = fadd double %tmp_4, -1.000000e+00


 <State 66>: 8.23ns
ST_66: tmp_5 [1/5] 8.23ns
:9  %tmp_5 = fadd double %tmp_4, -1.000000e+00


 <State 67>: 4.34ns
ST_67: tmp_6 [3/3] 4.34ns
:10  %tmp_6 = fptrunc double %tmp_5 to float


 <State 68>: 4.34ns
ST_68: tmp_6 [2/3] 4.34ns
:10  %tmp_6 = fptrunc double %tmp_5 to float


 <State 69>: 4.34ns
ST_69: stg_139 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %data) nounwind, !map !0

ST_69: stg_140 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %result) nounwind, !map !6

ST_69: stg_141 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_69: tmp_6 [1/3] 4.34ns
:10  %tmp_6 = fptrunc double %tmp_5 to float

ST_69: stg_143 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_auto.floatP(float* %result, float %tmp_6) nounwind

ST_69: stg_144 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
