  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/dog/school/fpgaece450/p2/filter/filter 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/dog/school/fpgaece450/p2/filter/filter'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/dog/school/fpgaece450/p2/filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/dog/school/fpgaece450/p2/filter/filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/dog/school/fpgaece450/p2/filter/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.57 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.69 seconds; current allocated memory: 266.984 MB.
INFO: [HLS 200-10] Analyzing design file 'filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.89 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.23 seconds; current allocated memory: 268.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (filter.cpp:18:26) in function 'fir_filter' partially with a factor of 4 (filter.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_3> at filter.cpp:26:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_2> at filter.cpp:18:26 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'shift_reg' due to pipeline pragma (filter.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'shift_reg': Cyclic partitioning with factor 5 on dimension 1. (filter.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.76 seconds. CPU system time: 0.28 seconds. Elapsed time: 6.84 seconds; current allocated memory: 270.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.766 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 292.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 302.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 71, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 303.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter_Pipeline_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_26_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 303.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_filter_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_4ns_3_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 303.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter_Pipeline_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_filter_Pipeline_VITIS_LOOP_26_3' pipeline 'VITIS_LOOP_26_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4s_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter_Pipeline_VITIS_LOOP_26_3'.
INFO: [RTMG 210-279] Implementing memory 'fir_filter_fir_filter_Pipeline_VITIS_LOOP_26_3_co_eff_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 307.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_filter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter'.
INFO: [RTMG 210-278] Implementing memory 'fir_filter_shift_reg_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 311.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 314.230 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.14 MHz
INFO: [HLS 200-112] Total CPU user time: 6.27 seconds. Total CPU system time: 1.01 seconds. Total elapsed time: 11.95 seconds; peak allocated memory: 314.230 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 16s
