<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: ITM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ITM_Type Struct Reference<br>
<small>
[<a class="el" href="group___c_m_s_i_s___i_t_m.html">CMSIS ITM</a>]</small>
</h1><!-- doxytag: class="ITM_Type" -->Structure type to access the Instrumentation Trace Macrocell Register (ITM).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap>union {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;__O uint8_t&nbsp;&nbsp;&nbsp;<a class="el" href="struct_i_t_m___type.html#0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;__O uint16_t&nbsp;&nbsp;&nbsp;<a class="el" href="struct_i_t_m___type.html#e8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;__O uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="struct_i_t_m___type.html#caf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>

<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ca2b00738a4a346efcd8325e18fcfa8a">PORT</a> [32]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#498ca2f25075b26fd57d1f66d976fe8c">RESERVED0</a> [864]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#8ffb3c6b706b03334f6fe37ef5d8b165">TER</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#e5c625673da1df1777833e51754c525b">RESERVED1</a> [15]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#391748a705084dd61c4a9f56d456a12c">RESERVED2</a> [15]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#e9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ccd35f93dc2edb52aba5af098acf5353">RESERVED3</a> [29]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#e8a8f8ce6bb878f14533a6c9a0c769f3">IWR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#84812512babf31090e4489311e51cc73">IRR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a75460116777434aebcd8698b46514cd">IMCR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#9f5627bbbc2f2af4fdf3f6e986d7638b">RESERVED4</a> [43]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#94ea6d6171880e19cd4626e54125128b">LAR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#b157870117afc97b65e98c59b15548c5">LSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#1427341695585b4e14dc83bd6d7e2cd7">RESERVED5</a> [6]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#d75960b83ea47a469e6a1406dd9eefa6">PID4</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#7276a30c464f0b34944b6eb16d3df077">PID5</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#e5d83564471b76d88088a949ca67ac9b">PID6</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#247fae2f4a140d4da5e8a044370dedec">PID7</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#d6c87ae4ca1aa56b4369a97fca639926">PID0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#e554433b6f6c4733d222bcb2c75ccb39">PID1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#f07d9a44e0188d55742f5d6a8752cd2c">PID2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#510fcf8ad6966fdfb0767e624b74c64f">PID3</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#d613e91338bb994bde578b1a2fcbc1ec">CID0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#67f499e16728f744c73dad3784d898d7">CID1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#b36bf4236041f727b3e5cf2cfaa2aa04">CID2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#cb2fedfd1da6ff2a57d25fec513ffe25">CID3</a></td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure type to access the Instrumentation Trace Macrocell Register (ITM). 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00508">508</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="d613e91338bb994bde578b1a2fcbc1ec"></a><!-- doxytag: member="ITM_Type::CID0" ref="d613e91338bb994bde578b1a2fcbc1ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#d613e91338bb994bde578b1a2fcbc1ec">CID0</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Component Identification Register #0 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00538">538</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="67f499e16728f744c73dad3784d898d7"></a><!-- doxytag: member="ITM_Type::CID1" ref="67f499e16728f744c73dad3784d898d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#67f499e16728f744c73dad3784d898d7">CID1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Component Identification Register #1 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00539">539</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b36bf4236041f727b3e5cf2cfaa2aa04"></a><!-- doxytag: member="ITM_Type::CID2" ref="b36bf4236041f727b3e5cf2cfaa2aa04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#b36bf4236041f727b3e5cf2cfaa2aa04">CID2</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Component Identification Register #2 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00540">540</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cb2fedfd1da6ff2a57d25fec513ffe25"></a><!-- doxytag: member="ITM_Type::CID3" ref="cb2fedfd1da6ff2a57d25fec513ffe25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#cb2fedfd1da6ff2a57d25fec513ffe25">CID3</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Component Identification Register #3 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00541">541</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a75460116777434aebcd8698b46514cd"></a><!-- doxytag: member="ITM_Type::IMCR" ref="a75460116777434aebcd8698b46514cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#a75460116777434aebcd8698b46514cd">IMCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Integration Mode Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00525">525</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="84812512babf31090e4489311e51cc73"></a><!-- doxytag: member="ITM_Type::IRR" ref="84812512babf31090e4489311e51cc73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#84812512babf31090e4489311e51cc73">IRR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Integration Read Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00524">524</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e8a8f8ce6bb878f14533a6c9a0c769f3"></a><!-- doxytag: member="ITM_Type::IWR" ref="e8a8f8ce6bb878f14533a6c9a0c769f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#e8a8f8ce6bb878f14533a6c9a0c769f3">IWR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Integration Write Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00523">523</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="94ea6d6171880e19cd4626e54125128b"></a><!-- doxytag: member="ITM_Type::LAR" ref="94ea6d6171880e19cd4626e54125128b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#94ea6d6171880e19cd4626e54125128b">LAR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Lock Access Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00527">527</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b157870117afc97b65e98c59b15548c5"></a><!-- doxytag: member="ITM_Type::LSR" ref="b157870117afc97b65e98c59b15548c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#b157870117afc97b65e98c59b15548c5">LSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Lock Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00528">528</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d6c87ae4ca1aa56b4369a97fca639926"></a><!-- doxytag: member="ITM_Type::PID0" ref="d6c87ae4ca1aa56b4369a97fca639926" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#d6c87ae4ca1aa56b4369a97fca639926">PID0</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #0 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00534">534</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e554433b6f6c4733d222bcb2c75ccb39"></a><!-- doxytag: member="ITM_Type::PID1" ref="e554433b6f6c4733d222bcb2c75ccb39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#e554433b6f6c4733d222bcb2c75ccb39">PID1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #1 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00535">535</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f07d9a44e0188d55742f5d6a8752cd2c"></a><!-- doxytag: member="ITM_Type::PID2" ref="f07d9a44e0188d55742f5d6a8752cd2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#f07d9a44e0188d55742f5d6a8752cd2c">PID2</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #2 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00536">536</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="510fcf8ad6966fdfb0767e624b74c64f"></a><!-- doxytag: member="ITM_Type::PID3" ref="510fcf8ad6966fdfb0767e624b74c64f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#510fcf8ad6966fdfb0767e624b74c64f">PID3</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #3 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00537">537</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d75960b83ea47a469e6a1406dd9eefa6"></a><!-- doxytag: member="ITM_Type::PID4" ref="d75960b83ea47a469e6a1406dd9eefa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#d75960b83ea47a469e6a1406dd9eefa6">PID4</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #4 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00530">530</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7276a30c464f0b34944b6eb16d3df077"></a><!-- doxytag: member="ITM_Type::PID5" ref="7276a30c464f0b34944b6eb16d3df077" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#7276a30c464f0b34944b6eb16d3df077">PID5</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #5 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00531">531</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e5d83564471b76d88088a949ca67ac9b"></a><!-- doxytag: member="ITM_Type::PID6" ref="e5d83564471b76d88088a949ca67ac9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#e5d83564471b76d88088a949ca67ac9b">PID6</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #6 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00532">532</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="247fae2f4a140d4da5e8a044370dedec"></a><!-- doxytag: member="ITM_Type::PID7" ref="247fae2f4a140d4da5e8a044370dedec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_i_t_m___type.html#247fae2f4a140d4da5e8a044370dedec">PID7</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/ ) ITM Peripheral Identification Register #7 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00533">533</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ca2b00738a4a346efcd8325e18fcfa8a"></a><!-- doxytag: member="ITM_Type::PORT" ref="ca2b00738a4a346efcd8325e18fcfa8a" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#ca2b00738a4a346efcd8325e18fcfa8a">PORT</a>[32]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
</div>
</div><p>
<a class="anchor" name="498ca2f25075b26fd57d1f66d976fe8c"></a><!-- doxytag: member="ITM_Type::RESERVED0" ref="498ca2f25075b26fd57d1f66d976fe8c" args="[864]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#498ca2f25075b26fd57d1f66d976fe8c">RESERVED0</a>[864]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00516">516</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e5c625673da1df1777833e51754c525b"></a><!-- doxytag: member="ITM_Type::RESERVED1" ref="e5c625673da1df1777833e51754c525b" args="[15]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#e5c625673da1df1777833e51754c525b">RESERVED1</a>[15]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00518">518</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="391748a705084dd61c4a9f56d456a12c"></a><!-- doxytag: member="ITM_Type::RESERVED2" ref="391748a705084dd61c4a9f56d456a12c" args="[15]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#391748a705084dd61c4a9f56d456a12c">RESERVED2</a>[15]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00520">520</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ccd35f93dc2edb52aba5af098acf5353"></a><!-- doxytag: member="ITM_Type::RESERVED3" ref="ccd35f93dc2edb52aba5af098acf5353" args="[29]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#ccd35f93dc2edb52aba5af098acf5353">RESERVED3</a>[29]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00522">522</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9f5627bbbc2f2af4fdf3f6e986d7638b"></a><!-- doxytag: member="ITM_Type::RESERVED4" ref="9f5627bbbc2f2af4fdf3f6e986d7638b" args="[43]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#9f5627bbbc2f2af4fdf3f6e986d7638b">RESERVED4</a>[43]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00526">526</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1427341695585b4e14dc83bd6d7e2cd7"></a><!-- doxytag: member="ITM_Type::RESERVED5" ref="1427341695585b4e14dc83bd6d7e2cd7" args="[6]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_i_t_m___type.html#1427341695585b4e14dc83bd6d7e2cd7">RESERVED5</a>[6]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00529">529</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e9dd9282fab299d0cd6e119564688e53"></a><!-- doxytag: member="ITM_Type::TCR" ref="e9dd9282fab299d0cd6e119564688e53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#e9dd9282fab299d0cd6e119564688e53">TCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Trace Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00521">521</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8ffb3c6b706b03334f6fe37ef5d8b165"></a><!-- doxytag: member="ITM_Type::TER" ref="8ffb3c6b706b03334f6fe37ef5d8b165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#8ffb3c6b706b03334f6fe37ef5d8b165">TER</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Trace Enable Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00517">517</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="72bb9b7d61fe3262cd2a6070a7bd5b69"></a><!-- doxytag: member="ITM_Type::TPR" ref="72bb9b7d61fe3262cd2a6070a7bd5b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_i_t_m___type.html#72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: (R/W) ITM Trace Privilege Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00519">519</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e8d499140220fa6d4eab1da7262bf08e"></a><!-- doxytag: member="ITM_Type::u16" ref="e8d499140220fa6d4eab1da7262bf08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint16_t <a class="el" href="struct_i_t_m___type.html#e8d499140220fa6d4eab1da7262bf08e">u16</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00513">513</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="caf6d0e14a3d4b541c624913b4a1931e"></a><!-- doxytag: member="ITM_Type::u32" ref="caf6d0e14a3d4b541c624913b4a1931e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="struct_i_t_m___type.html#caf6d0e14a3d4b541c624913b4a1931e">u32</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00514">514</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0374c0b98ab9de6f71fabff7412df832"></a><!-- doxytag: member="ITM_Type::u8" ref="0374c0b98ab9de6f71fabff7412df832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint8_t <a class="el" href="struct_i_t_m___type.html#0374c0b98ab9de6f71fabff7412df832">u8</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00512">512</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 15:00:05 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
