

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Tue May  2 19:07:52 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         2|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.30ns)   --->   "store i32 0, i32* %i"   --->   Operation 8 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "br label %1" [S4_4/conv1d.h:84]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = phi i56 [ 0, %0 ], [ %phitmp_cast, %._crit_edge ]" [S4_4/conv1d.h:84]   --->   Operation 10 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t = phi i9 [ 0, %0 ], [ %t_1, %._crit_edge ]"   --->   Operation 11 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i9 %t, -256" [S4_4/conv1d.h:84]   --->   Operation 12 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.70ns)   --->   "%t_1 = add i9 %t, 1" [S4_4/conv1d.h:84]   --->   Operation 14 'add' 't_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [S4_4/conv1d.h:84]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [S4_4/conv1d.h:91]   --->   Operation 16 'load' 'i_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.24ns)   --->   "%i_1 = add i32 %i_load, 1" [S4_4/conv1d.h:91]   --->   Operation 17 'add' 'i_1' <Predicate = (!exitcond)> <Delay = 2.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.14ns)   --->   "%tmp = icmp eq i32 %i_1, 8" [S4_4/conv1d.h:93]   --->   Operation 18 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 2.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %.._crit_edge_crit_edge" [S4_4/conv1d.h:93]   --->   Operation 19 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "store i32 %i_1, i32* %i" [S4_4/conv1d.h:91]   --->   Operation 20 'store' <Predicate = (!exitcond & !tmp)> <Delay = 1.30>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "store i32 0, i32* %i"   --->   Operation 21 'store' <Predicate = (!exitcond & tmp)> <Delay = 1.30>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [S4_4/conv1d.h:84]   --->   Operation 22 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [S4_4/conv1d.h:85]   --->   Operation 23 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_4/conv1d.h:87]   --->   Operation 24 'read' 'tmp_V' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_V, i56 %r_V)" [S4_4/conv1d.h:89]   --->   Operation 25 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_4/conv1d.h:93]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %p_Result_s)" [S4_4/conv1d.h:95]   --->   Operation 27 'write' <Predicate = (tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_4/conv1d.h:96]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_1)" [S4_4/conv1d.h:97]   --->   Operation 29 'specregionend' 'empty_53' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i48 @_ssdm_op_PartSelect.i48.i56.i32.i32(i56 %r_V, i32 8, i32 55)" [S4_4/conv1d.h:84]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%phitmp_cast = call i56 @_ssdm_op_BitConcatenate.i56.i8.i48(i8 %tmp_V, i48 %tmp_2)" [S4_4/conv1d.h:84]   --->   Operation 31 'bitconcatenate' 'phitmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [S4_4/conv1d.h:84]   --->   Operation 32 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [S4_4/conv1d.h:99]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'i' [6]  (1.3 ns)

 <State 2>: 4.39ns
The critical path consists of the following:
	'load' operation ('i_load', S4_4/conv1d.h:91) on local variable 'i' [16]  (0 ns)
	'add' operation ('i', S4_4/conv1d.h:91) [21]  (2.25 ns)
	'icmp' operation ('tmp', S4_4/conv1d.h:93) [22]  (2.14 ns)

 <State 3>: 6.8ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (S4_4/conv1d.h:87) [19]  (3.4 ns)
	fifo write on port 'out_V_V' (S4_4/conv1d.h:95) [28]  (3.4 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
