module add(a,b,c);
  input a,b;
  output c;
  assign c=a|b;
endmodule
module tb;
  reg a,b;
  wire c;
  add u1(.a(a),.b(b),.c(c));
  initial
    begin 
      $monitor("a=%0b b=%0b c=%0d",a,b,c);
      for(int i=0; i<=3; i++) begin
        {a,b}=i;#1;
      end
      
    end
endmodule
//output
# KERNEL: a=0 b=0 c=0
# KERNEL: a=0 b=1 c=1
# KERNEL: a=1 b=0 c=1
# KERNEL: a=1 b=1 c=1
