

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:13:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PCp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.694 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 2.280 us | 2.280 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       56|       56|         7|          -|          -|     8|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     324|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      87|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     132|    -|
|Register         |        -|      -|      81|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      81|     543|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_mux_42cud_U2  |max_pool_1_mux_42cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  87|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_276_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln13_1_fu_622_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln20_fu_410_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln28_1_fu_461_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_607_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_594_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_617_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_282_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_444_p2              |     +    |      0|  0|  10|           2|           2|
    |max_fu_484_p5            |     +    |      0|  0|  10|           2|           2|
    |mpc_fu_474_p2            |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_416_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_344_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_577_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_338_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_571_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_270_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_288_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_332_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_404_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln23_fu_422_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_541_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_553_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_559_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_535_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_565_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_547_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_350_p2        |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_583_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_628_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln28_1_fu_302_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_2_fu_318_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_3_fu_428_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_4_fu_436_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_fu_294_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_364_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_2_fu_390_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_fu_356_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_326_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 324|         128|         112|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_mpr_0_phi_fu_228_p4  |   9|          2|    2|          4|
    |c_0_reg_202                     |   9|          2|    2|          4|
    |f_0_reg_168                     |   9|          2|    2|          4|
    |indvar_flatten23_reg_157        |   9|          2|    4|          8|
    |indvar_flatten7_reg_179         |   9|          2|    4|          8|
    |indvar_flatten_reg_213          |   9|          2|    3|          6|
    |max_1_reg_235                   |   9|          2|   32|         64|
    |mpc_0_reg_248                   |   9|          2|    2|          4|
    |mpr_0_reg_224                   |   9|          2|    2|          4|
    |r_0_reg_191                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         28|   57|        118|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_639          |   4|   0|    4|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_202               |   2|   0|    2|          0|
    |f_0_reg_168               |   2|   0|    2|          0|
    |icmp_ln13_reg_644         |   1|   0|    1|          0|
    |icmp_ln20_reg_690         |   1|   0|    1|          0|
    |indvar_flatten23_reg_157  |   4|   0|    4|          0|
    |indvar_flatten7_reg_179   |   4|   0|    4|          0|
    |indvar_flatten_reg_213    |   3|   0|    3|          0|
    |max_1_reg_235             |  32|   0|   32|          0|
    |mpc_0_reg_248             |   2|   0|    2|          0|
    |mpr_0_reg_224             |   2|   0|    2|          0|
    |r_0_reg_191               |   2|   0|    2|          0|
    |select_ln28_1_reg_649     |   2|   0|    2|          0|
    |select_ln28_4_reg_699     |   2|   0|    2|          0|
    |select_ln35_1_reg_670     |   2|   0|    2|          0|
    |select_ln35_2_reg_680     |   1|   0|    2|          1|
    |select_ln35_reg_664       |   2|   0|    2|          0|
    |shl_ln26_reg_685          |   1|   0|    2|          1|
    |zext_ln28_1_reg_659       |   2|   0|    5|          3|
    |zext_ln28_reg_654         |   2|   0|    4|          2|
    |zext_ln35_reg_675         |   2|   0|    4|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  81|   0|   90|          9|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |    3|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |    3|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_2_address0    | out |    3|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_ce0         | out |    1|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_q0          |  in |   32|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_3_address0    | out |    3|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_ce0         | out |    1|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_q0          |  in |   32|  ap_memory |  conv_1_out_3  |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

