{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526312643589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526312643590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 21:14:01 2018 " "Processing started: Mon May 14 21:14:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526312643590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526312643590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_memory -c cache_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_memory -c cache_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526312643590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526312643980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz " "Found entity 1: pll_25mhz" {  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll_25mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_way_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file four_way_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_mux " "Found entity 1: four_way_mux" {  } { { "four_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/four_way_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_10MHz _10mhz clock_control.v(17) " "Verilog HDL Declaration information at clock_control.v(17): object \"_10MHz\" differs only in case from object \"_10mhz\" in the same scope" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526312658070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_25MHz _25mhz clock_control.v(17) " "Verilog HDL Declaration information at clock_control.v(17): object \"_25MHz\" differs only in case from object \"_25mhz\" in the same scope" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526312658070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_control.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_control " "Found entity 1: clock_control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bi2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi2bcd " "Found entity 1: bi2bcd" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/bi2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_multiplexer " "Found entity 1: line_multiplexer" {  } { { "line_multiplexer.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/line_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file word_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 word_multiplexer " "Found entity 1: word_multiplexer" {  } { { "word_multiplexer.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/word_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_cache " "Found entity 1: top_level_cache" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_sel_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file line_sel_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_sel_mux " "Found entity 1: line_sel_mux" {  } { { "line_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/line_sel_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_sel_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file word_sel_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 word_sel_mux " "Found entity 1: word_sel_mux" {  } { { "word_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/word_sel_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle_sw_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle_sw_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle_sw_debounce " "Found entity 1: toggle_sw_debounce" {  } { { "toggle_sw_debounce.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/toggle_sw_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_1Hz clock_control.v(28) " "Verilog HDL Implicit Net warning at clock_control.v(28): created implicit net for \"_1Hz\"" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658099 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cache_controller.v(46) " "Verilog HDL Instantiation warning at cache_controller.v(46): instance has no name" {  } { { "cache_controller.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/cache_controller.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1526312658102 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cache_controller.v(54) " "Verilog HDL Instantiation warning at cache_controller.v(54): instance has no name" {  } { { "cache_controller.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/cache_controller.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1526312658103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level_cache.v(111) " "Verilog HDL Instantiation warning at top_level_cache.v(111): instance has no name" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1526312658104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_cache " "Elaborating entity \"top_level_cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526312658148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top_level_cache.v(127) " "Verilog HDL assignment warning at top_level_cache.v(127): truncated value with size 32 to match size of target (2)" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526312658151 "|top_level_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:manual_wen_button " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:manual_wen_button\"" {  } { { "top_level_cache.v" "manual_wen_button" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debouncer.v(12) " "Verilog HDL assignment warning at debouncer.v(12): truncated value with size 32 to match size of target (4)" {  } { { "debouncer.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/debouncer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526312658192 "|top_level_cache|debouncer:manual_clk_button"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle_sw_debounce toggle_sw_debounce:switch_debounce " "Elaborating entity \"toggle_sw_debounce\" for hierarchy \"toggle_sw_debounce:switch_debounce\"" {  } { { "top_level_cache.v" "switch_debounce" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 toggle_sw_debounce.v(23) " "Verilog HDL assignment warning at toggle_sw_debounce.v(23): truncated value with size 32 to match size of target (4)" {  } { { "toggle_sw_debounce.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/toggle_sw_debounce.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526312658196 "|top_level_cache|toggle_sw_debounce:switch_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "top_level_cache.v" "ram" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658255 ""}  } { { "RAM.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jih1 " "Found entity 1: altsyncram_jih1" {  } { { "db/altsyncram_jih1.tdf" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/altsyncram_jih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jih1 RAM:ram\|altsyncram:altsyncram_component\|altsyncram_jih1:auto_generated " "Elaborating entity \"altsyncram_jih1\" for hierarchy \"RAM:ram\|altsyncram:altsyncram_component\|altsyncram_jih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi2bcd bi2bcd:bi1 " "Elaborating entity \"bi2bcd\" for hierarchy \"bi2bcd:bi1\"" {  } { { "top_level_cache.v" "bi1" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bi2bcd.v(20) " "Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/bi2bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526312658329 "|mem_check|bi2bcd:bi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder bi2bcd:bi1\|decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"bi2bcd:bi1\|decoder:d0\"" {  } { { "bi2bcd.v" "d0" { Text "D:/downsampling_processor_fpga/Cache v1.1/bi2bcd.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658329 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(9) " "Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout decoder.v(8) " "Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder.v(8) " "Inferred latch for \"dout\[0\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder.v(8) " "Inferred latch for \"dout\[1\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder.v(8) " "Inferred latch for \"dout\[2\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder.v(8) " "Inferred latch for \"dout\[3\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] decoder.v(8) " "Inferred latch for \"dout\[4\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] decoder.v(8) " "Inferred latch for \"dout\[5\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658330 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] decoder.v(8) " "Inferred latch for \"dout\[6\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526312658331 "|mem_check|bi2bcd:bi1|decoder:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller cache_controller:cache_ctrl " "Elaborating entity \"cache_controller\" for hierarchy \"cache_controller:cache_ctrl\"" {  } { { "top_level_cache.v" "cache_ctrl" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_sel_mux cache_controller:cache_ctrl\|line_sel_mux:comb_16 " "Elaborating entity \"line_sel_mux\" for hierarchy \"cache_controller:cache_ctrl\|line_sel_mux:comb_16\"" {  } { { "cache_controller.v" "comb_16" { Text "D:/downsampling_processor_fpga/Cache v1.1/cache_controller.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component\"" {  } { { "line_sel_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/line_sel_mux.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component\"" {  } { { "line_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/line_sel_mux.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658369 ""}  } { { "line_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/line_sel_mux.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2tc " "Found entity 1: mux_2tc" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/mux_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2tc cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated " "Elaborating entity \"mux_2tc\" for hierarchy \"cache_controller:cache_ctrl\|line_sel_mux:comb_16\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_sel_mux cache_controller:cache_ctrl\|word_sel_mux:comb_17 " "Elaborating entity \"word_sel_mux\" for hierarchy \"cache_controller:cache_ctrl\|word_sel_mux:comb_17\"" {  } { { "cache_controller.v" "comb_17" { Text "D:/downsampling_processor_fpga/Cache v1.1/cache_controller.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component\"" {  } { { "word_sel_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/word_sel_mux.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component\"" {  } { { "word_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/word_sel_mux.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658456 ""}  } { { "word_sel_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/word_sel_mux.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"cache_controller:cache_ctrl\|word_sel_mux:comb_17\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_control clock_control:comb_6 " "Elaborating entity \"clock_control\" for hierarchy \"clock_control:comb_6\"" {  } { { "top_level_cache.v" "comb_6" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658511 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode clock_control.v(55) " "Verilog HDL Always Construct warning at clock_control.v(55): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1526312658512 "|top_level_cache|clock_control:comb_6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel clock_control.v(57) " "Verilog HDL Always Construct warning at clock_control.v(57): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1526312658512 "|top_level_cache|clock_control:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_way_mux clock_control:comb_6\|four_way_mux:four_way_mux " "Elaborating entity \"four_way_mux\" for hierarchy \"clock_control:comb_6\|four_way_mux:four_way_mux\"" {  } { { "clock_control.v" "four_way_mux" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "four_way_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/four_way_mux.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "four_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/four_way_mux.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658520 ""}  } { { "four_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/four_way_mux.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_control:comb_6\|clock_divider:_10MHz_to_1Hz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_control:comb_6\|clock_divider:_10MHz_to_1Hz\"" {  } { { "clock_control.v" "_10MHz_to_1Hz" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(22) " "Verilog HDL assignment warning at clock_divider.v(22): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_divider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526312658580 "|top_level_cache|clock_control:comb_6|clock_divider:_10MHz_to_1Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock_control:comb_6\|pll:_50MHz_to_10MHz " "Elaborating entity \"pll\" for hierarchy \"clock_control:comb_6\|pll:_50MHz_to_10MHz\"" {  } { { "clock_control.v" "_50MHz_to_10MHz" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Instantiated megafunction \"clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658625 ""}  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clock_control:comb_6\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz " "Elaborating entity \"pll_25mhz\" for hierarchy \"clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\"" {  } { { "clock_control.v" "_50MHz_to_25MHz" { Text "D:/downsampling_processor_fpga/Cache v1.1/clock_control.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\"" {  } { { "pll_25mhz.v" "altpll_component" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll_25mhz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\"" {  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll_25mhz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312658701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Instantiated megafunction \"clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_25mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_25mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658708 ""}  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/pll_25mhz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526312658708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_25mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_25mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz_altpll " "Found entity 1: pll_25mhz_altpll" {  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/pll_25mhz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526312658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526312658764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz_altpll clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated " "Elaborating entity \"pll_25mhz_altpll\" for hierarchy \"clock_control:comb_6\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526312658764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[0\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[3\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[4\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[5\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[0\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[2\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[3\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[4\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[5\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[6\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[0\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[3\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[4\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:hit_miss_indicator\|dout\[5\] " "LATCH primitive \"decoder:hit_miss_indicator\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312659547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bi1\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bi1\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[0\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[2\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[3\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[4\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[5\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clock_mode_display\|dout\[6\] " "LATCH primitive \"decoder:clock_mode_display\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526312660382 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer clock_control:comb_6\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_arc.tdf" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/db/mux_arc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1526312660488 "|top_level_cache|clock_control:comb_6|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1526312660488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526312660922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[0\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660956 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[1\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660957 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[2\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660957 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[3\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660957 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[4\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660957 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[5\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660957 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d0\|dout\[6\] " "Latch bi2bcd:bi1\|decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[0\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[1\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[2\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[3\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[4\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660958 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[5\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660959 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bi1\|decoder:d1\|dout\[6\] " "Latch bi2bcd:bi1\|decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_p_address\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal r_p_address\[0\]~reg0" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526312660959 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526312660959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526312661495 "|top_level_cache|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526312661495 "|top_level_cache|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526312661495 "|top_level_cache|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526312661495 "|top_level_cache|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] VCC " "Pin \"hex7\[6\]\" is stuck at VCC" {  } { { "top_level_cache.v" "" { Text "D:/downsampling_processor_fpga/Cache v1.1/top_level_cache.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526312661495 "|top_level_cache|hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526312661495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526312661675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/downsampling_processor_fpga/Cache v1.1/output_files/cache_memory.map.smsg " "Generated suppressed messages file D:/downsampling_processor_fpga/Cache v1.1/output_files/cache_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526312662997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526312663226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526312663226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "785 " "Implemented 785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526312663424 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526312663424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526312663424 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526312663424 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526312663424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526312663424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526312663509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 21:14:23 2018 " "Processing ended: Mon May 14 21:14:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526312663509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526312663509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526312663509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526312663509 ""}
