@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@W: CG875 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":235:26:235:26|Index 16 is out of range for memory tx_data_frame -- bypassing assign ...
@W: CG875 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":235:26:235:26|Index 17 is out of range for memory tx_data_frame -- bypassing assign ...
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|Removing wire SPI_SS, as there is no assignment to it.
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|Removing wire SPI_SCK, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":75:20:75:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":217:10:217:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|*Output SPI_SS has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|*Output SPI_SCK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":27:8:27:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":28:8:28:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":29:8:29:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":30:8:30:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":31:8:31:13|Inout PIN_21 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":32:8:32:13|Inout PIN_25 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":33:8:33:13|Inout PIN_26 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":34:8:34:13|Inout PIN_27 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":35:8:35:13|Inout PIN_28 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":36:8:36:13|Inout PIN_29 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":37:8:37:13|Inout PIN_30 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":38:8:38:13|Inout PIN_31 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":41:8:41:14|Inout SPI_IO0 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":42:8:42:14|Inout SPI_IO1 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":43:8:43:14|Inout SPI_IO2 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":44:8:44:14|Inout SPI_IO3 is unused
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

