Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: psram_ctrlr.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "psram_ctrlr.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "psram_ctrlr"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : psram_ctrlr
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clk_dcm.v" in library work
Compiling verilog file "psram_ctrlr.v" in library work
Compiling verilog include file "./defines.v"
Module <clk_dcm> compiled
Module <psram_ctrlr> compiled
No errors in compilation
Analysis of file <"psram_ctrlr.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <psram_ctrlr> in library <work>.

Analyzing hierarchy for module <clk_dcm> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <psram_ctrlr>.
Module <psram_ctrlr> is correct for synthesis.
 
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst> in unit <psram_ctrlr>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst> in unit <psram_ctrlr>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <ODDR2_inst> in unit <psram_ctrlr>.
Analyzing module <clk_dcm> in library <work>.
Module <clk_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  5.000000" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  TRUE" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm_sp_inst> in unit <clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm_sp_inst> in unit <clk_dcm>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_dcm>.
    Related source file is "clk_dcm.v".
WARNING:Xst:646 - Signal <status_int<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <status_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <psdone_unused> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clk_dcm> synthesized.


Synthesizing Unit <psram_ctrlr>.
    Related source file is "psram_ctrlr.v".
WARNING:Xst:1780 - Signal <op_begun> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x2-bit ROM for signal <cur_state$rom0000>.
    Found 1-bit register for signal <app_ctrlr_good>.
    Found 16-bit tristate buffer for signal <mem_data>.
    Found 23-bit up counter for signal <addr>.
    Found 1-bit xor2 for signal <clk_50_high>.
    Found 5-bit register for signal <cur_state>.
    Found 16-bit register for signal <data>.
    Found 1-bit register for signal <lb>.
    Found 11-bit up counter for signal <mem_init_cntr>.
    Found 5-bit adder for signal <next_state$addsub0000>.
    Found 1-bit register for signal <r1>.
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <ub>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <psram_ctrlr> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 5
 16-bit register                                       : 1
 5-bit register                                        : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <psram_ctrlr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block psram_ctrlr, actual ratio is 1.
FlipFlop cur_state_0 has been replicated 1 time(s)
FlipFlop cur_state_1 has been replicated 3 time(s)
FlipFlop cur_state_2 has been replicated 2 time(s)
FlipFlop cur_state_3 has been replicated 2 time(s)
FlipFlop cur_state_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : psram_ctrlr.ngr
Top Level Output File Name         : psram_ctrlr
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 193
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 10
#      LUT2                        : 2
#      LUT3                        : 10
#      LUT3_D                      : 1
#      LUT4                        : 79
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 32
#      MUXF5                       : 11
#      MUXF6                       : 2
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 71
#      FDC                         : 15
#      FDCE                        : 45
#      FDPE                        : 10
#      ODDR2                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 116
#      IBUF                        : 45
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 54
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       69  out of   4656     1%  
 Number of Slice Flip Flops:             71  out of   9312     0%  
 Number of 4 input LUTs:                112  out of   9312     1%  
 Number of IOs:                         116
 Number of bonded IOBs:                 116  out of    232    50%  
 Number of GCLKs:                         5  out of     24    20%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
osc_clk                            | clk_dcm_inst/dcm_sp_inst:CLK0  | 2     |
osc_clk                            | clk_dcm_inst/dcm_sp_inst:CLK180| 2     |
osc_clk                            | clk_dcm_inst/dcm_sp_inst:CLK2X | 57    |
osc_clk                            | clk_dcm_inst/dcm_sp_inst:CLKDV | 11    |
-----------------------------------+--------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.196ns (Maximum Frequency: 81.994MHz)
   Minimum input arrival time before clock: 7.030ns
   Maximum output required time after clock: 7.587ns
   Maximum combinational path delay: 7.734ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc_clk'
  Clock period: 12.196ns (frequency: 81.994MHz)
  Total number of paths / destination ports: 2735 / 105
-------------------------------------------------------------------------
Delay:               6.098ns (Levels of Logic = 21)
  Source:            cur_state_0_1 (FF)
  Destination:       addr_22 (FF)
  Source Clock:      osc_clk rising 2.0X
  Destination Clock: osc_clk rising 2.0X

  Data Path: cur_state_0_1 to addr_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.482  cur_state_0_1 (cur_state_0_1)
     LUT4:I2->O           16   0.704   1.038  app_op_begun_inv_SW0 (N23)
     LUT4:I3->O            1   0.704   0.000  Mcount_addr_lut<4> (Mcount_addr_lut<4>)
     MUXCY:S->O            1   0.464   0.000  Mcount_addr_cy<4> (Mcount_addr_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<5> (Mcount_addr_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<6> (Mcount_addr_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<7> (Mcount_addr_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<8> (Mcount_addr_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<9> (Mcount_addr_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<10> (Mcount_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<11> (Mcount_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<12> (Mcount_addr_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<13> (Mcount_addr_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<14> (Mcount_addr_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<15> (Mcount_addr_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<16> (Mcount_addr_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<17> (Mcount_addr_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<18> (Mcount_addr_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<19> (Mcount_addr_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<20> (Mcount_addr_cy<20>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_addr_cy<21> (Mcount_addr_cy<21>)
     XORCY:CI->O           1   0.804   0.000  Mcount_addr_xor<22> (Mcount_addr22)
     FDCE:D                    0.308          addr_22
    ----------------------------------------
    Total                      6.098ns (4.578ns logic, 1.520ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc_clk'
  Total number of paths / destination ports: 1026 / 98
-------------------------------------------------------------------------
Offset:              7.030ns (Levels of Logic = 22)
  Source:            app_rd (PAD)
  Destination:       addr_22 (FF)
  Destination Clock: osc_clk rising 2.0X

  Data Path: app_rd to addr_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.787  app_rd_IBUF (app_rd_IBUF)
     LUT4:I1->O           16   0.704   1.038  app_op_begun_inv_SW0 (N23)
     LUT4:I3->O            1   0.704   0.000  Mcount_addr_lut<4> (Mcount_addr_lut<4>)
     MUXCY:S->O            1   0.464   0.000  Mcount_addr_cy<4> (Mcount_addr_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<5> (Mcount_addr_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<6> (Mcount_addr_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<7> (Mcount_addr_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<8> (Mcount_addr_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<9> (Mcount_addr_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<10> (Mcount_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<11> (Mcount_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<12> (Mcount_addr_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<13> (Mcount_addr_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<14> (Mcount_addr_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<15> (Mcount_addr_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<16> (Mcount_addr_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<17> (Mcount_addr_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<18> (Mcount_addr_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<19> (Mcount_addr_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_addr_cy<20> (Mcount_addr_cy<20>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_addr_cy<21> (Mcount_addr_cy<21>)
     XORCY:CI->O           1   0.804   0.000  Mcount_addr_xor<22> (Mcount_addr22)
     FDCE:D                    0.308          addr_22
    ----------------------------------------
    Total                      7.030ns (5.205ns logic, 1.825ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc_clk'
  Total number of paths / destination ports: 160 / 50
-------------------------------------------------------------------------
Offset:              7.587ns (Levels of Logic = 3)
  Source:            cur_state_2 (FF)
  Destination:       app_data_ok (PAD)
  Source Clock:      osc_clk rising 2.0X

  Data Path: cur_state_2 to app_data_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             44   0.591   1.441  cur_state_2 (cur_state_2)
     LUT4:I0->O            1   0.704   0.455  app_data_ok_SW1 (N16)
     LUT4:I2->O            1   0.704   0.420  app_data_ok (app_data_ok_OBUF)
     OBUF:I->O                 3.272          app_data_ok_OBUF (app_data_ok)
    ----------------------------------------
    Total                      7.587ns (5.271ns logic, 2.316ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 19
-------------------------------------------------------------------------
Delay:               7.734ns (Levels of Logic = 4)
  Source:            app_burst_op (PAD)
  Destination:       op_finished (PAD)

  Data Path: app_burst_op to op_finished
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.961  app_burst_op_IBUF (app_burst_op_IBUF)
     LUT4:I1->O            1   0.704   0.455  op_finished_SW1 (N13)
     LUT4:I2->O            1   0.704   0.420  op_finished (op_finished_OBUF)
     OBUF:I->O                 3.272          op_finished_OBUF (op_finished)
    ----------------------------------------
    Total                      7.734ns (5.898ns logic, 1.836ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.33 secs
 
--> 

Total memory usage is 259588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

