#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 10 12:03:41 2025
# Process ID: 1195716
# Current directory: /home/mlatif/Athestia
# Command line: vivado
# Log file: /home/mlatif/Athestia/vivado.log
# Journal file: /home/mlatif/Athestia/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.xpr
INFO: [Project 1-313] Project file moved from '/home/mlatif/HintBitUnpack' since last save.
WARNING: [Project 1-312] File not found as '/home/mlatif/Athestia/Downloads/Arty_Master.xdc'; using path '/home/mlatif/Downloads/Arty_Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as '/home/mlatif/Athestia/Downloads/Arty_Master.xdc'; using path '/home/mlatif/Downloads/Arty_Master.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/mlatif/Athestia/Downloads/Arty_Master.xdc'; using path '/home/mlatif/Downloads/Arty_Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/merledu1/tools/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 6233.340 ; gain = 143.883 ; free physical = 53395 ; free virtual = 210271
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HintBitUnpack_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj HintBitUnpack_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HintBitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HintBitUnpack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 87a0f9db546b49adaa94dd8c419a5e3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HintBitUnpack_tb_behav xil_defaultlib.HintBitUnpack_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv" Line 1. Module HintBitUnpack doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HintBitUnpack
Compiling module xil_defaultlib.HintBitUnpack_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HintBitUnpack_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim/xsim.dir/HintBitUnpack_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 10 12:05:04 2025...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6275.707 ; gain = 0.000 ; free physical = 53260 ; free virtual = 210143
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HintBitUnpack_tb_behav -key {Behavioral:sim_1:Functional:HintBitUnpack_tb} -tclbatch {HintBitUnpack_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source HintBitUnpack_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  0
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
  0
$finish called at time : 150 ns : File "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv" Line 62
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6330.516 ; gain = 43.828 ; free physical = 53267 ; free virtual = 210151
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HintBitUnpack_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 6330.516 ; gain = 56.809 ; free physical = 53267 ; free virtual = 210151
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6334.516 ; gain = 0.000 ; free physical = 54054 ; free virtual = 210899
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 12:06:08 2025...
