/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [26:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[19] | celloutsig_0_2z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_2z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z[2] | celloutsig_0_1z[18]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[11] | celloutsig_1_0z[16]);
  assign celloutsig_1_7z = celloutsig_1_0z[19] | celloutsig_1_4z[5];
  assign celloutsig_0_5z = celloutsig_0_1z[2] ^ celloutsig_0_2z[0];
  assign celloutsig_0_29z = celloutsig_0_10z[9] ^ celloutsig_0_12z[2];
  assign celloutsig_0_1z = celloutsig_0_0z[21:2] + in_data[88:69];
  assign celloutsig_0_30z = { celloutsig_0_0z[22:21], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_17z } == { celloutsig_0_1z[9:2], celloutsig_0_28z };
  assign celloutsig_1_6z = ! { in_data[182:173], celloutsig_1_1z };
  assign celloutsig_0_28z = ! { celloutsig_0_10z[2:1], celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[152:150] % { 1'h1, celloutsig_1_0z[1], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[8:4] };
  assign celloutsig_0_10z = { celloutsig_0_1z[6:5], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z } * in_data[65:54];
  assign celloutsig_1_0z = in_data[179:159] * in_data[151:131];
  assign celloutsig_1_8z = celloutsig_1_0z[16:0] != { celloutsig_1_4z[7:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_11z[22:2] != { celloutsig_1_11z[20:2], 1'h1, celloutsig_1_11z[0] };
  assign celloutsig_0_8z = celloutsig_0_3z != { in_data[67], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_0z[20:10], celloutsig_0_5z } != celloutsig_0_1z[15:4];
  assign celloutsig_1_5z = ~ in_data[166:161];
  assign celloutsig_1_2z = ~^ { in_data[179:176], celloutsig_1_1z };
  assign celloutsig_0_7z = ~^ celloutsig_0_2z[3:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[12:5], celloutsig_1_1z, celloutsig_1_1z } <<< { in_data[136:129], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_12z[4:2], 1'h1, celloutsig_0_12z[0] } <<< { celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_0z[18:15] <<< in_data[7:4];
  assign celloutsig_0_3z = celloutsig_0_0z[12:9] - in_data[54:51];
  assign celloutsig_1_10z = { in_data[175:160], celloutsig_1_9z, celloutsig_1_1z } - { in_data[154:138], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[188], celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_1z } - { celloutsig_1_9z[3:1], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_11z[13:10] ~^ { celloutsig_1_9z[2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 27'h0000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[27:1];
  assign { celloutsig_0_12z[4:2], celloutsig_0_12z[0] } = { celloutsig_0_10z[8:6], celloutsig_0_7z } ~^ { celloutsig_0_0z[26:25], celloutsig_0_8z, celloutsig_0_6z };
  assign { celloutsig_1_11z[0], celloutsig_1_11z[22:2] } = { celloutsig_1_2z, in_data[130:110] } ~^ { celloutsig_1_7z, celloutsig_1_10z[8:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_12z[1] = 1'h1;
  assign celloutsig_1_11z[1] = 1'h1;
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
