// Seed: 2014323887
module module_0 #(
    parameter id_1 = 32'd55,
    parameter id_4 = 32'd4
);
  parameter id_1 = -1;
  tri1  id_2 = 1, id_3 = (id_1), _id_4 = -1;
  logic id_5;
  ;
  assign id_5 = id_1;
  parameter id_6 = id_1;
  assign id_3 = 1;
  uwire [id_1 : id_4] id_7 = 1'h0;
  assign id_2 = 1;
  assign id_4 = id_6;
  supply1 [1 : id_1] id_8 = -1, id_9 = -1'b0, id_10 = id_10;
  tri0 id_11 = id_9, id_12 = -1 & 1'b0;
  assign id_8 = -1 | id_2 & -1;
  assign id_2 = id_10 || id_6;
  genvar id_13;
  assign id_9.id_7 = id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output logic id_5
);
  logic id_7;
  assign id_7 = -1;
  initial id_5 = 1;
  assign id_5 = id_3;
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
  assign id_7 = -1;
  assign id_7 = id_3;
  parameter id_8 = 1;
endmodule
