$comment
	File created using the following command:
		vcd file U-LALA.msim.vcd -direction
$end
$date
	Wed Mar 13 09:38:42 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module five_bits_sub_adder_vlg_vec_tst $end
$var reg 5 ! a [4:0] $end
$var reg 5 " b [4:0] $end
$var reg 1 # enable $end
$var reg 1 $ isSubtrator $end
$var wire 1 % overflow $end
$var wire 1 & s [4] $end
$var wire 1 ' s [3] $end
$var wire 1 ( s [2] $end
$var wire 1 ) s [1] $end
$var wire 1 * s [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 enable~combout $end
$var wire 1 3 soma1|s~0_combout $end
$var wire 1 4 enable~clkctrl_outclk $end
$var wire 1 5 soma1|s~combout $end
$var wire 1 6 s~0_combout $end
$var wire 1 7 soma1|c_out~0_combout $end
$var wire 1 8 soma1|c_out~combout $end
$var wire 1 9 soma2|s~0_combout $end
$var wire 1 : soma2|s~combout $end
$var wire 1 ; s~1_combout $end
$var wire 1 < soma2|c_out~0_combout $end
$var wire 1 = soma2|c_out~combout $end
$var wire 1 > soma3|s~0_combout $end
$var wire 1 ? soma3|s~combout $end
$var wire 1 @ s~2_combout $end
$var wire 1 A isSubtrator~combout $end
$var wire 1 B soma3|c_out~0_combout $end
$var wire 1 C soma3|c_out~combout $end
$var wire 1 D soma4|s~0_combout $end
$var wire 1 E soma4|s~combout $end
$var wire 1 F s~3_combout $end
$var wire 1 G soma4|c_out~0_combout $end
$var wire 1 H soma4|c_out~combout $end
$var wire 1 I soma5|s~0_combout $end
$var wire 1 J soma5|s~combout $end
$var wire 1 K s~4_combout $end
$var wire 1 L soma5|c_out~0_combout $end
$var wire 1 M soma5|c_out~combout $end
$var wire 1 N overflow~0_combout $end
$var wire 1 O a~combout [4] $end
$var wire 1 P a~combout [3] $end
$var wire 1 Q a~combout [2] $end
$var wire 1 R a~combout [1] $end
$var wire 1 S a~combout [0] $end
$var wire 1 T b~combout [4] $end
$var wire 1 U b~combout [3] $end
$var wire 1 V b~combout [2] $end
$var wire 1 W b~combout [1] $end
$var wire 1 X b~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001 !
b11110 "
1#
1$
0%
1*
1)
0(
0'
1&
x+
0,
1-
x.
1/
10
11
12
13
14
15
16
17
18
19
1:
1;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
1I
1J
1K
0L
0M
0N
1S
0R
0Q
0P
1O
0X
1W
1V
1U
1T
$end
#1000000
