
/* ============================================================================
 *
 *            TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION
 *
 *  Property of Texas Instruments
 *  For Unrestricted Internal Use Only
 *  Unauthorized reproduction and/or distribution is strictly prohibited.
 *  This product is protected under copyright law and trade secret law
 *  as an unpublished work.
 *  Created 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved.
 *
 */

/**
 *  @Component:   TPTC
 *
 *  @Filename:    tptc_cred.h
 *
 *  @Description: Register database containing EDMA TPTC0 registers 
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __TPTC_CRED_H
#define __TPTC_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance TPTC of component TPTC mapped in TPTC at address 0x0
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component TPTC
 *
 */


/*
 *  List of bundle arrays for component TPTC
 *
 */
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFIFREG
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFIFREG                                      0x300ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFIFREG__ELSIZE
 *
 * @BRIEF        DFIFREG bundle array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFIFREG__ELSIZE                              0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFIFREG__NELEMS
 *
 * @BRIEF        DFIFREG bundle array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFIFREG__NELEMS                              2


/*
 *  List of bundles for component TPTC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__REV
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__REV                                          0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__OFFSET
 *
 * @BRIEF        Register PID offset in bundle REV 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__OFFSET                                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__OFFSET
 *
 * @BRIEF        Register TCCFG offset in bundle REV 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__OFFSET                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SYSCONFIG__OFFSET
 *
 * @BRIEF        Register SYSCONFIG offset in bundle REV 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SYSCONFIG__OFFSET                                0x10ul



/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__STATERR
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__STATERR                                      0x100ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__OFFSET
 *
 * @BRIEF        Register TCSTAT offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__OFFSET                               0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTSTAT__OFFSET
 *
 * @BRIEF        Register INTSTAT offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTSTAT__OFFSET                              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTEN__OFFSET
 *
 * @BRIEF        Register INTEN offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTEN__OFFSET                                0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCLR__OFFSET
 *
 * @BRIEF        Register INTCLR offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCLR__OFFSET                               0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCMD__OFFSET
 *
 * @BRIEF        Register INTCMD offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCMD__OFFSET                               0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRSTAT__OFFSET
 *
 * @BRIEF        Register ERRSTAT offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRSTAT__OFFSET                              0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERREN__OFFSET
 *
 * @BRIEF        Register ERREN offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERREN__OFFSET                                0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCLR__OFFSET
 *
 * @BRIEF        Register ERRCLR offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCLR__OFFSET                               0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__OFFSET
 *
 * @BRIEF        Register ERRDET offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__OFFSET                               0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCMD__OFFSET
 *
 * @BRIEF        Register ERRCMD offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCMD__OFFSET                               0x30ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__OFFSET
 *
 * @BRIEF        Register RDRATE offset in bundle STATERR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__OFFSET                               0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PROGREG
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PROGREG                                      0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__OFFSET
 *
 * @BRIEF        Register POPT offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__OFFSET                                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PSRC__OFFSET
 *
 * @BRIEF        Register PSRC offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PSRC__OFFSET                                 0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PCNT__OFFSET
 *
 * @BRIEF        Register PCNT offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PCNT__OFFSET                                 0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PDST__OFFSET
 *
 * @BRIEF        Register PDST offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PDST__OFFSET                                 0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PBIDX__OFFSET
 *
 * @BRIEF        Register PBIDX offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PBIDX__OFFSET                                0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PMPPRXY__OFFSET
 *
 * @BRIEF        Register PMPPRXY offset in bundle PROGREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PMPPRXY__OFFSET                              0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACTREG
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACTREG                                      0x240ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__OFFSET
 *
 * @BRIEF        Register SAOPT offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__OFFSET                                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRC__OFFSET
 *
 * @BRIEF        Register SASRC offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRC__OFFSET                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNT__OFFSET
 *
 * @BRIEF        Register SACNT offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNT__OFFSET                                0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SADST__OFFSET
 *
 * @BRIEF        Register SADST offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SADST__OFFSET                                0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SABIDX__OFFSET
 *
 * @BRIEF        Register SABIDX offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SABIDX__OFFSET                               0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAMPPRXY__OFFSET
 *
 * @BRIEF        Register SAMPPRXY offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAMPPRXY__OFFSET                             0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNTRLD__OFFSET
 *
 * @BRIEF        Register SACNTRLD offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNTRLD__OFFSET                             0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRCBREF__OFFSET
 *
 * @BRIEF        Register SASRCBREF offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRCBREF__OFFSET                            0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SADSTBREF__OFFSET
 *
 * @BRIEF        Register SADSTBREF offset in bundle SACTREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SADSTBREF__OFFSET                            0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DREFREG
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DREFREG                                      0x280ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNTRLD__OFFSET
 *
 * @BRIEF        Register DFCNTRLD offset in bundle DREFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNTRLD__OFFSET                             0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRCBREF__OFFSET
 *
 * @BRIEF        Register DFSRCBREF offset in bundle DREFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRCBREF__OFFSET                            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFDSTBREF__OFFSET
 *
 * @BRIEF        Register DFDSTBREF offset in bundle DREFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFDSTBREF__OFFSET                            0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__OFFSET
 *
 * @BRIEF        Register DFOPT offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__OFFSET                                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRC__OFFSET
 *
 * @BRIEF        Register DFSRC offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRC__OFFSET                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNT__OFFSET
 *
 * @BRIEF        Register DFCNT offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNT__OFFSET                                0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFDST__OFFSET
 *
 * @BRIEF        Register DFDST offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFDST__OFFSET                                0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFBIDX__OFFSET
 *
 * @BRIEF        Register DFBIDX offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFBIDX__OFFSET                               0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFMPPRXY__OFFSET
 *
 * @BRIEF        Register DFMPPRXY offset in bundle DFIFREG 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFMPPRXY__OFFSET                             0x14ul


/*
 * List of registers for component TPTC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID
 *
 * @BRIEF        Peripheral ID Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID                                          0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG
 *
 * @BRIEF        TC Configuration Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG                                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SYSCFG
 *
 * @BRIEF        TC System Configuration Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SYSCONFIG                                        0x10ul



/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT
 *
 * @BRIEF        TC Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT                                       0x100ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTSTAT
 *
 * @BRIEF        Interrupt Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTSTAT                                      0x104ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTEN
 *
 * @BRIEF        Interrupt Enable Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTEN                                        0x108ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCLR
 *
 * @BRIEF        Interrupt Clear Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCLR                                       0x10Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCMD
 *
 * @BRIEF        Interrupt Command Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCMD                                       0x110ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRSTAT
 *
 * @BRIEF        Error Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRSTAT                                      0x120ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERREN
 *
 * @BRIEF        Error Enable Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERREN                                        0x124ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCLR
 *
 * @BRIEF        Error Clear Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCLR                                       0x128ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET
 *
 * @BRIEF        Error Details Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET                                       0x12Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCMD
 *
 * @BRIEF        Error Command Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCMD                                       0x130ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE
 *
 * @BRIEF        Read Rate Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE                                       0x140ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT
 *
 * @BRIEF        Prog Set Options 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT                                         0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PSRC
 *
 * @BRIEF        Prog Set Src Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PSRC                                         0x204ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PCNT
 *
 * @BRIEF        Prog Set Count 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PCNT                                         0x208ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PDST
 *
 * @BRIEF        Prog Set Dst Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PDST                                         0x20Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PBIDX
 *
 * @BRIEF        Prog Set B-Dim Idx 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PBIDX                                        0x210ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PMPPRXY
 *
 * @BRIEF        Prog Set Mem Protect Proxy 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PMPPRXY                                      0x214ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT
 *
 * @BRIEF        Src Actv Set Options 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT                                        0x240ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRC
 *
 * @BRIEF        Src Actv Set Src Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRC                                        0x244ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNT
 *
 * @BRIEF        Src Actv Set Count 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNT                                        0x248ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SABIDX
 *
 * @BRIEF        Src Actv Set B-Dim Idx 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SABIDX                                       0x250ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAMPPRXY
 *
 * @BRIEF        Src Actv Set Mem Protect Proxy 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAMPPRXY                                     0x254ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNTRLD
 *
 * @BRIEF        Src Actv Set Cnt Reload 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNTRLD                                     0x258ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRCBREF
 *
 * @BRIEF        Src Actv Set Src Addr A-Reference 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRCBREF                                    0x25Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SADSTBREF
 *
 * @BRIEF        rsvd, return 0x0 w/o AERROR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SADSTBREF                                    0x260ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNTRLD
 *
 * @BRIEF        Dst FIFO Set Cnt Reload 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNTRLD                                     0x280ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRCBREF
 *
 * @BRIEF        rsvd, return 0x0 w/o AERROR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRCBREF                                    0x284ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT
 *
 * @BRIEF        Dst FIFO Set Options 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT                                        0x300ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRC
 *
 * @BRIEF        rsvd, return 0x0 w/o AERROR 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRC                                        0x304ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNT
 *
 * @BRIEF        Dst FIFO Set Count 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNT                                        0x308ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFDST
 *
 * @BRIEF        Dst FIFO Set Dst Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFDST                                        0x30Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFBIDX
 *
 * @BRIEF        Dst FIFO Set B-Dim Idx 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFBIDX                                       0x310ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFMPPRXY
 *
 * @BRIEF        Dst FIFO Mem Protect Proxy 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFMPPRXY                                     0x314ul


/*
 * List of register bitfields for component TPTC
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__SCHEME   
 *
 * @BRIEF        PID Scheme:  Used to distinguish between old ID scheme and 
 *               current. Spare bit to encode future schemes EDMA uses 'new 
 *               scheme', indicated with value of 0x1. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__SCHEME                             BITFIELD(31, 30)
#define TPTC__PID__SCHEME__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__FUNC                               BITFIELD(27, 16)
#define TPTC__PID__FUNC__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__RTL   
 *
 * @BRIEF        RTL Version - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__RTL                                BITFIELD(15, 11)
#define TPTC__PID__RTL__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__MAJOR   
 *
 * @BRIEF        Major Revision - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__MAJOR                              BITFIELD(10, 8)
#define TPTC__PID__MAJOR__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__CUSTOM   
 *
 * @BRIEF        Custom revision field:  Not used on this version of EDMA. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__CUSTOM                             BITFIELD(7, 6)
#define TPTC__PID__CUSTOM__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PID__MINOR   
 *
 * @BRIEF        Minor Revision - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PID__MINOR                              BITFIELD(5, 0)
#define TPTC__PID__MINOR__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__DREGDEPTH   
 *
 * @BRIEF        Dst Register FIFO Depth Parameterization - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__DREGDEPTH                        BITFIELD(9, 8)
#define TPTC__TCCFG__DREGDEPTH__POS                   8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__BUSWIDTH   
 *
 * @BRIEF        Bus Width Parameterization - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__BUSWIDTH                         BITFIELD(5, 4)
#define TPTC__TCCFG__BUSWIDTH__POS                    4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE   
 *
 * @BRIEF        Fifo Size Parameterization - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE                         BITFIELD(2, 0)
#define TPTC__TCCFG__FIFOSIZE__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Fifo Size Parameterization - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SYSCONFIG__STANDBYMODE                         BITFIELD(5, 4)
#define TPTC__SYSCONFIG__STANDBYMODE__POS                    4
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Fifo Size Parameterization - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SYSCONFIG__IDLEMODE                         BITFIELD(3, 2)
#define TPTC__SYSCONFIG__IDLEMODE__POS                    2


/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DFSTRTPTR   
 *
 * @BRIEF        Dst FIFO Start Pointer Represents the offset to the head 
 *               entry of Dst Register FIFO, in units of *entries*. Legal 
 *               values = 0x0 to 0x3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
 
#define TPTC__TCSTAT__DFSTRTPTR                       BITFIELD(13, 12)
#define TPTC__TCSTAT__DFSTRTPTR__POS                  12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__ACTV   
 *
 * @BRIEF        Channel Active Channel Active is a logical-OR of each of the 
 *               *BUSY/ACTV signals. The ACTV bit must remain high through 
 *               the life of a TR.  ACTV = 0 : Channel is idle. ACTV = 1 : 
 *               Channel is busy. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__ACTV                            BITFIELD(8, 8)
#define TPTC__TCSTAT__ACTV__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV   
 *
 * @BRIEF        Destination Active State Specifies the number of TRs that 
 *               are resident in the Dst Register FIFO at a given instant. 
 *               Legal values are constrained by the DSTREGDEPTH parameter. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV                         BITFIELD(6, 4)
#define TPTC__TCSTAT__DSTACTV__POS                    4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__WSACTV   
 *
 * @BRIEF        Write Status Active WSACTV = 0 : Write status is not 
 *               pending. Write status has been received for all previously 
 *               issued write commands. WSACTV = 1 : Write Status is pending. 
 *               Write status has not been received for all previously issued 
 *               write commands. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__WSACTV                          BITFIELD(2, 2)
#define TPTC__TCSTAT__WSACTV__POS                     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__SRCACTV   
 *
 * @BRIEF        Source Active State SRCACTV = 0 : Source Active set is idle. 
 *               Any TR written to Prog Set will immediately transition to 
 *               Source Active set as long as the Dst FIFO Set is not full 
 *               (DSTFULL == 1). SRCACTV = 1 : Source Active set is busy 
 *               either performing read transfers or waiting to perform read 
 *               transfers for current Transfer Request. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__SRCACTV                         BITFIELD(1, 1)
#define TPTC__TCSTAT__SRCACTV__POS                    1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__PROGBUSY   
 *
 * @BRIEF        Program Register Set Busy PROGBUSY = 0 : Prog set idle and 
 *               is available for programming. PROGBUSY = 1 : Prog set busy. 
 *               User should poll for PROGBUSY equal to '0' prior to 
 *               re-programming the Program Register set. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__PROGBUSY                        BITFIELD(0, 0)
#define TPTC__TCSTAT__PROGBUSY__POS                   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTSTAT__TRDONE   
 *
 * @BRIEF        TR Done Event Status: TRDONE = 0 : Condition not detected. 
 *               TRDONE = 1 : Set when TC has completed a Transfer Request. 
 *               TRDONE should be set when the write status is returned for 
 *               the final write of a TR. Cleared when user writes '1' to 
 *               INTCLR.TRDONE register bit. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTSTAT__TRDONE                         BITFIELD(1, 1)
#define TPTC__INTSTAT__TRDONE__POS                    1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTSTAT__PROGEMPTY   
 *
 * @BRIEF        Program Set Empty Event Status: PROGEMPTY = 0 : Condition 
 *               not detected. PROGEMPTY = 1 : Set when Program Register set 
 *               transitions to empty state. Cleared when user writes '1' to 
 *               INTCLR.PROGEMPTY register bit. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTSTAT__PROGEMPTY                      BITFIELD(0, 0)
#define TPTC__INTSTAT__PROGEMPTY__POS                 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTEN__TRDONE   
 *
 * @BRIEF        TR Done Event Enable: INTEN.TRDONE = 0 : TRDONE Event is 
 *               disabled. INTEN.TRDONE = 1 : TRDONE Event is enabled, and 
 *               contributes to interrupt generation - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTEN__TRDONE                           BITFIELD(1, 1)
#define TPTC__INTEN__TRDONE__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTEN__PROGEMPTY   
 *
 * @BRIEF        Program Set Empty Event Enable: INTEN.PROGEMPTY = 0 : 
 *               PROGEMPTY Event is disabled. INTEN.PROGEMPTY = 1 : PROGEMPTY 
 *               Event is enabled, and contributes to interrupt generation - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTEN__PROGEMPTY                        BITFIELD(0, 0)
#define TPTC__INTEN__PROGEMPTY__POS                   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCLR__TRDONE   
 *
 * @BRIEF        TR Done Event Clear: INTCLR.TRDONE = 0 : Writes of '0' have 
 *               no effect.. INTCLR.TRDONE = 1 : Write of '1' clears 
 *               INTSTAT.TRDONE bit - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCLR__TRDONE                          BITFIELD(1, 1)
#define TPTC__INTCLR__TRDONE__POS                     1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCLR__PROGEMPTY   
 *
 * @BRIEF        Program Set Empty Event Clear: INTCLR.PROGEMPTY = 0 : Writes 
 *               of '0' have no effect.. INTCLR.PROGEMPTY = 1 : Write of '1' 
 *               clears INTSTAT.PROGEMPTY bit - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCLR__PROGEMPTY                       BITFIELD(0, 0)
#define TPTC__INTCLR__PROGEMPTY__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCMD__SET   
 *
 * @BRIEF        Set TPTC interrupt: Write of '1' to SET causes TPTC 
 *               interrupt to be pulsed unconditionally.  Writes of '0' have 
 *               no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCMD__SET                             BITFIELD(1, 1)
#define TPTC__INTCMD__SET__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__INTCMD__EVAL   
 *
 * @BRIEF        Evaluate state of TPTC interrupt Write of '1' to EVAL causes 
 *               TPTC interrupt to be pulsed if any of the INTSTAT bits are 
 *               set to '1'.  Writes of '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__INTCMD__EVAL                            BITFIELD(0, 0)
#define TPTC__INTCMD__EVAL__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRSTAT__MMRAERR   
 *
 * @BRIEF        MMR Address Error: MMRAERR = 0 : Condition not detected. 
 *               MMRAERR = 1 : User attempted to read or write to invalid 
 *               address configuration memory map. (Is only be set for 
 *               non-emulation accesses). No additional error information is 
 *               recorded. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRSTAT__MMRAERR                        BITFIELD(3, 3)
#define TPTC__ERRSTAT__MMRAERR__POS                   3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRSTAT__TRERR   
 *
 * @BRIEF        TR Error: TR detected that violates FIFO Mode transfer (SAM 
 *               or DAM is '1') alignment rules or has ACNT or BCNT == 0. No 
 *               additional error information is recorded. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRSTAT__TRERR                          BITFIELD(2, 2)
#define TPTC__ERRSTAT__TRERR__POS                     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRSTAT__BUSERR   
 *
 * @BRIEF        Bus Error Event: BUSERR = 0: Condition not detected. BUSERR 
 *               = 1: TC has detected an error code on the write response bus 
 *               or read response bus. Error information is stored in Error 
 *               Details Register (ERRDET). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRSTAT__BUSERR                         BITFIELD(0, 0)
#define TPTC__ERRSTAT__BUSERR__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERREN__MMRAERR   
 *
 * @BRIEF        Interrupt enable for ERRSTAT.MMRAERR: ERREN.MMRAERR = 0 : 
 *               BUSERR is disabled. ERREN.MMRAERR = 1 : MMRAERR is enabled, 
 *               and contributes to the TPTC error interrupt generation. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERREN__MMRAERR                          BITFIELD(3, 3)
#define TPTC__ERREN__MMRAERR__POS                     3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERREN__TRERR   
 *
 * @BRIEF        Interrupt enable for ERRSTAT.TRERR: ERREN.TRERR = 0 : BUSERR 
 *               is disabled. ERREN.TRERR = 1 : TRERR is enabled, and 
 *               contributes to the TPTC error interrupt generation. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERREN__TRERR                            BITFIELD(2, 2)
#define TPTC__ERREN__TRERR__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERREN__BUSERR   
 *
 * @BRIEF        Interrupt enable for ERRSTAT.BUSERR: ERREN.BUSERR = 0 : 
 *               BUSERR is disabled. ERREN.BUSERR = 1 : BUSERR is enabled, 
 *               and contributes to the TPTC error interrupt generation. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERREN__BUSERR                           BITFIELD(0, 0)
#define TPTC__ERREN__BUSERR__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCLR__MMRAERR   
 *
 * @BRIEF        Interrupt clear for ERRSTAT.MMRAERR: ERRCLR.MMRAERR = 0 : 
 *               Writes of '0' have no effect.. ERRCLR.MMRAERR = 1 : Write of 
 *               '1' clears ERRSTAT.MMRAERR bit.  Write of '1' to 
 *               ERRCLR.MMRAERR does not clear the ERRDET register. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCLR__MMRAERR                         BITFIELD(3, 3)
#define TPTC__ERRCLR__MMRAERR__POS                    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCLR__TRERR   
 *
 * @BRIEF        Interrupt clear for ERRSTAT.TRERR: ERRCLR.TRERR = 0 : Writes 
 *               of '0' have no effect.. ERRCLR.TRERR = 1 : Write of '1' 
 *               clears ERRSTAT.TRERR bit.  Write of '1' to ERRCLR.TRERR does 
 *               not clear the ERRDET register. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCLR__TRERR                           BITFIELD(2, 2)
#define TPTC__ERRCLR__TRERR__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCLR__BUSERR   
 *
 * @BRIEF        Interrupt clear for ERRSTAT.BUSERR: ERRCLR.BUSERR = 0 : 
 *               Writes of '0' have no effect.. ERRCLR.BUSERR = 1 : Write of 
 *               '1' clears ERRSTAT.BUSERR bit.  Write of '1' to 
 *               ERRCLR.BUSERR clears the ERRDET register. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCLR__BUSERR                          BITFIELD(0, 0)
#define TPTC__ERRCLR__BUSERR__POS                     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__TCCHEN   
 *
 * @BRIEF        Contains the OPT.TCCHEN value programmed by the user for the 
 *               Read or Write transaction that resulted in an error. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__TCCHEN                          BITFIELD(17, 17)
#define TPTC__ERRDET__TCCHEN__POS                     17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__TCINTEN   
 *
 * @BRIEF        Contains the OPT.TCINTEN value programmed by the user for 
 *               the Read or Write transaction that resulted in an error. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__TCINTEN                         BITFIELD(16, 16)
#define TPTC__ERRDET__TCINTEN__POS                    16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__TCC   
 *
 * @BRIEF        Transfer Complete Code: Contains the OPT.TCC value 
 *               programmed by the user for the Read or Write transaction 
 *               that resulted in an error. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__TCC                             BITFIELD(13, 8)
#define TPTC__ERRDET__TCC__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT   
 *
 * @BRIEF        Transaction Status: Stores the non-zero status/error code 
 *               that was detected on the read status or write status bus. 
 *               MS-bit effectively serves as the read vs. write error code. 
 *               If read status and write status are returned on the same 
 *               cycle, then the TC chooses non-zero version. If both are 
 *               non-zero then write status is treated as higher priority. 
 *               Encoding of errors matches the CBA spec and is summarized 
 *               here:  0xF = - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT                            BITFIELD(3, 0)
#define TPTC__ERRDET__STAT__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCMD__SET   
 *
 * @BRIEF        Set TPTC error interrupt: Write of '1' to SET causes TPTC 
 *               error interrupt to be pulsed unconditionally.  Writes of '0' 
 *               have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCMD__SET                             BITFIELD(1, 1)
#define TPTC__ERRCMD__SET__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRCMD__EVAL   
 *
 * @BRIEF        Evaluate state of TPTC error interrupt Write of '1' to EVAL 
 *               causes TPTC error interrupt to be pulsed if any of the 
 *               ERRSTAT bits are set to '1'.  Writes of '0' have no affect. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRCMD__EVAL                            BITFIELD(0, 0)
#define TPTC__ERRCMD__EVAL__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE   
 *
 * @BRIEF        Read Rate Control: Controls the number of cycles between 
 *               read commands. This is a global setting that applies to all 
 *               TRs for this TC. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE                          BITFIELD(2, 0)
#define TPTC__RDRATE__RDRATE__POS                     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__TCCHEN   
 *
 * @BRIEF        Transfer complete chaining enable: 0: Transfer complete 
 *               chaining is disabled. 1: Transfer complete chaining is 
 *               enabled. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__TCCHEN                            BITFIELD(22, 22)
#define TPTC__POPT__TCCHEN__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__TCINTEN   
 *
 * @BRIEF        Transfer complete interrupt enable: 0: Transfer complete 
 *               interrupt is disabled. 1: Transfer complete interrupt is 
 *               enabled. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__TCINTEN                           BITFIELD(20, 20)
#define TPTC__POPT__TCINTEN__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__TCC   
 *
 * @BRIEF        Transfer Complete Code: The 6-bit code is used to set the 
 *               relevant bit in CER or IPR of the TPCC module. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__TCC                               BITFIELD(17, 12)
#define TPTC__POPT__TCC__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID   
 *
 * @BRIEF        FIFO width control: Applies if either SAM or DAM is set to 
 *               FIFO mode. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID                              BITFIELD(10, 8)
#define TPTC__POPT__FWID__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI   
 *
 * @BRIEF        Transfer Priority: 0: Priority 0 - Highest priority 1: 
 *               Priority 1 ... 7: Priority 7 - Lowest priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI                               BITFIELD(6, 4)
#define TPTC__POPT__PRI__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__DAM   
 *
 * @BRIEF        Destination Address Mode within an array: 0: INCR, Dst 
 *               addressing within an array increments. 1: FIFO, Dst 
 *               addressing within an array wraps around upon reaching FIFO 
 *               width. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__DAM                               BITFIELD(1, 1)
#define TPTC__POPT__DAM__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__SAM   
 *
 * @BRIEF        Source Address Mode within an array: 0: INCR, Src addressing 
 *               within an array increments. 1: FIFO, Src addressing within 
 *               an array wraps around upon reaching FIFO width. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__SAM                               BITFIELD(0, 0)
#define TPTC__POPT__SAM__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PSRC__SADDR   
 *
 * @BRIEF        Source address for Program Register Set - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PSRC__SADDR                             BITFIELD(31, 0)
#define TPTC__PSRC__SADDR__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PCNT__BCNT   
 *
 * @BRIEF        B-Dimension count. Number of arrays to be transferred, where 
 *               each array is ACNT in length. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PCNT__BCNT                              BITFIELD(31, 16)
#define TPTC__PCNT__BCNT__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PCNT__ACNT   
 *
 * @BRIEF        A-Dimension count. Number of bytes to be transferred in 
 *               first dimension. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PCNT__ACNT                              BITFIELD(15, 0)
#define TPTC__PCNT__ACNT__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PDST__DADDR   
 *
 * @BRIEF        Destination address for Program Register Set - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PDST__DADDR                             BITFIELD(31, 0)
#define TPTC__PDST__DADDR__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PBIDX__DBIDX   
 *
 * @BRIEF        Dest B-Idx for Program Register Set:  B-Idx offset between 
 *               Destination arrays:  Represents the offset in bytes between 
 *               the starting address of each destination array (recall that 
 *               there are BCNT arrays of ACNT elements). DBIDX is always 
 *               used, regardless of whether DAM is Increment or FIFO mode. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PBIDX__DBIDX                            BITFIELD(31, 16)
#define TPTC__PBIDX__DBIDX__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PBIDX__SBIDX   
 *
 * @BRIEF        Source B-Idx for Program Register Set:  B-Idx offset between 
 *               Source arrays:  Represents the offset in bytes between the 
 *               starting address of each source array (recall that there are 
 *               BCNT arrays of ACNT elements). SBIDX is always used, 
 *               regardless of whether SAM is Increment or FIFO mode. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PBIDX__SBIDX                            BITFIELD(15, 0)
#define TPTC__PBIDX__SBIDX__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PMPPRXY__SECURE   
 *
 * @BRIEF        Secure Level: SECURE = 0 : Non-secure access SECURE = 1 : 
 *               Secure access  PMPPRXY.SECURE is always updated with the 
 *               value from the configuration bus secure field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               SECURE value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The secure attribute is issued on the 
 *               VBusM read and write command bus such that the target 
 *               endpoints can perform memory protection and security checks 
 *               based on the SECURE level of the external host that sets up 
 *               the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PMPPRXY__SECURE                         BITFIELD(9, 9)
#define TPTC__PMPPRXY__SECURE__POS                    9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PMPPRXY__PRIV   
 *
 * @BRIEF        Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : 
 *               Supervisor level privilege  PMPPRXY.PRIV is always updated 
 *               with the value from the configuration bus privilege field on 
 *               any/every write to Program Set BIDX Register (trigger 
 *               register). The PRIV value for the SA Set and DF Set are 
 *               copied from the value in the Program set along with the 
 *               remainder of the parameter values. The privilege ID is 
 *               issued on the VBusM read and write command bus such that the 
 *               target endpoints can perform memory protection checks based 
 *               on the PRIV of the external host that sets up the DMA 
 *               transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PMPPRXY__PRIV                           BITFIELD(8, 8)
#define TPTC__PMPPRXY__PRIV__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__PMPPRXY__PRIVID   
 *
 * @BRIEF        Privilege ID:  PMPPRXY.PRIVID is always updated with the 
 *               value from configuration bus privilege ID field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               PRIVID value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The privilege ID is issued on the VBusM 
 *               read and write command bus such that the target endpoints 
 *               can perform memory protection checks based on the privid of 
 *               the external host that sets up the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__PMPPRXY__PRIVID                         BITFIELD(3, 0)
#define TPTC__PMPPRXY__PRIVID__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__TCCHEN   
 *
 * @BRIEF        Transfer complete chaining enable: 0: Transfer complete 
 *               chaining is disabled. 1: Transfer complete chaining is 
 *               enabled. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__TCCHEN                           BITFIELD(22, 22)
#define TPTC__SAOPT__TCCHEN__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__TCINTEN   
 *
 * @BRIEF        Transfer complete interrupt enable: 0: Transfer complete 
 *               interrupt is disabled. 1: Transfer complete interrupt is 
 *               enabled. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__TCINTEN                          BITFIELD(20, 20)
#define TPTC__SAOPT__TCINTEN__POS                     20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__TCC   
 *
 * @BRIEF        Transfer Complete Code: The 6-bit code is used to set the 
 *               relevant bit in CER or IPR of the TPCC module. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__TCC                              BITFIELD(17, 12)
#define TPTC__SAOPT__TCC__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID   
 *
 * @BRIEF        FIFO width control: Applies if either SAM or DAM is set to 
 *               FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID                             BITFIELD(10, 8)
#define TPTC__SAOPT__FWID__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI   
 *
 * @BRIEF        Transfer Priority: 0: Priority 0 - Highest priority 1: 
 *               Priority 1 ... 7: Priority 7 - Lowest priority - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI                              BITFIELD(6, 4)
#define TPTC__SAOPT__PRI__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__DAM   
 *
 * @BRIEF        Destination Address Mode within an array: 0: INCR, Dst 
 *               addressing within an array increments. 1: FIFO, Dst 
 *               addressing within an array wraps around upon reaching FIFO 
 *               width. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__DAM                              BITFIELD(1, 1)
#define TPTC__SAOPT__DAM__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__SAM   
 *
 * @BRIEF        Source Address Mode within an array: 0: INCR, Src addressing 
 *               within an array increments. 1: FIFO, Src addressing within 
 *               an array wraps around upon reaching FIFO width. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__SAM                              BITFIELD(0, 0)
#define TPTC__SAOPT__SAM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRC__SADDR   
 *
 * @BRIEF        Source address for Source Active Register Set: Initial value 
 *               is copied from PSRC.SADDR. TC updates value according to 
 *               source addressing mode (OPT.SAM) and/or source index value 
 *               (BIDX.SBIDX) after each read command is issued. When a TR is 
 *               complete, the final value should be the address of the last 
 *               read command issued. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRC__SADDR                            BITFIELD(31, 0)
#define TPTC__SASRC__SADDR__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNT__BCNT   
 *
 * @BRIEF        B-Dimension count: Number of arrays to be transferred, where 
 *               each array is ACNT in length. Count Remaining for Src Active 
 *               Register Set. Represents the amount of data remaining to be 
 *               read. Initial value is copied from PCNT. TC decrements ACNT 
 *               and BCNT as necessary after each read command is issued. 
 *               Final value should be 0 when TR is complete. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNT__BCNT                             BITFIELD(31, 16)
#define TPTC__SACNT__BCNT__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNT__ACNT   
 *
 * @BRIEF        A-Dimension count: Number of bytes to be transferred in 
 *               first dimension. Count Remaining for Src Active Register 
 *               Set. Represents the amount of data remaining to be read. 
 *               Initial value is copied from PCNT. TC decrements ACNT and 
 *               BCNT as necessary after each read command is issued. Final 
 *               value should be 0 when TR is complete. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNT__ACNT                             BITFIELD(15, 0)
#define TPTC__SACNT__ACNT__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SABIDX__DBIDX   
 *
 * @BRIEF        Dest B-Idx for Source Active Register Set. Value copied from 
 *               PBIDX:  B-Idx offset between Destination arrays:  Represents 
 *               the offset in bytes between the starting address of each 
 *               destination array (recall that there are BCNT arrays of ACNT 
 *               elements). DBIDX is always used, regardless of whether DAM 
 *               is Increment or FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SABIDX__DBIDX                           BITFIELD(31, 16)
#define TPTC__SABIDX__DBIDX__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SABIDX__SBIDX   
 *
 * @BRIEF        Source B-Idx for Source Active Register Set. Value copied 
 *               from PBIDX:  B-Idx offset between Source arrays:  Represents 
 *               the offset in bytes between the starting address of each 
 *               source array (recall that there are BCNT arrays of ACNT 
 *               elements). SBIDX is always used, regardless of whether SAM 
 *               is Increment or FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SABIDX__SBIDX                           BITFIELD(15, 0)
#define TPTC__SABIDX__SBIDX__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAMPPRXY__SECURE   
 *
 * @BRIEF        Secure Level: SECURE = 0 : Non-secure access SECURE = 1 : 
 *               Secure access  SAMPPRXY.SECURE is always updated with the 
 *               value from the configuration bus secure field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               SECURE value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The secure attribute is issued on the 
 *               VBusM read and write command bus such that the target 
 *               endpoints can perform memory protection and security checks 
 *               based on the SECURE level of the external host that sets up 
 *               the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAMPPRXY__SECURE                        BITFIELD(9, 9)
#define TPTC__SAMPPRXY__SECURE__POS                   9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAMPPRXY__PRIV   
 *
 * @BRIEF        Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : 
 *               Supervisor level privilege  SAMPPRXY.PRIV is always updated 
 *               with the value from the configuration bus privilege field on 
 *               any/every write to Program Set BIDX Register (trigger 
 *               register). The PRIV value for the SA Set and DF Set are 
 *               copied from the value in the Program set along with the 
 *               remainder of the parameter values. The privilege ID is 
 *               issued on the VBusM read and write command bus such that the 
 *               target endpoints can perform memory protection checks based 
 *               on the PRIV of the external host that sets up the DMA 
 *               transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAMPPRXY__PRIV                          BITFIELD(8, 8)
#define TPTC__SAMPPRXY__PRIV__POS                     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAMPPRXY__PRIVID   
 *
 * @BRIEF        Privilege ID:  SAMPPRXY.PRIVID is always updated with the 
 *               value from configuration bus privilege ID field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               PRIVID value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The privilege ID is issued on the VBusM 
 *               read and write command bus such that the target endpoints 
 *               can perform memory protection checks based on the privid of 
 *               the external host that sets up the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAMPPRXY__PRIVID                        BITFIELD(3, 0)
#define TPTC__SAMPPRXY__PRIVID__POS                   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SACNTRLD__ACNTRLD   
 *
 * @BRIEF        A-Cnt Reload value for Source Active Register set. Value 
 *               copied from PCNT.ACNT:  Represents the originally programmed 
 *               value of ACNT. The Reload value is used to reinitialize ACNT 
 *               after each array is serviced (i.e., ACNT decrements to 0). 
 *               by the Src offset in bytes between the starting address of 
 *               each source array (recall that there are BCNT arrays of ACNT 
 *               bytes) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SACNTRLD__ACNTRLD                       BITFIELD(15, 0)
#define TPTC__SACNTRLD__ACNTRLD__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SASRCBREF__SADDRBREF   
 *
 * @BRIEF        Source address reference for Source Active Register Set:  
 *               Represents the starting address for the array currently 
 *               being read. The next array's starting address is calculated 
 *               as the 'reference address' plus the 'source b-idx' value. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SASRCBREF__SADDRBREF                    BITFIELD(31, 0)
#define TPTC__SASRCBREF__SADDRBREF__POS               0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SADSTBREF__DADDRBREF   
 *
 * @BRIEF        Dst address reference is not applicable for Src Active 
 *               Register Set.  Reads return 0x0. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SADSTBREF__DADDRBREF                    BITFIELD(31, 0)
#define TPTC__SADSTBREF__DADDRBREF__POS               0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNTRLD__ACNTRLD   
 *
 * @BRIEF        A-Cnt Reload value for Destination FIFO Register set. Value 
 *               copied from PCNT.ACNT:  Represents the originally programmed 
 *               value of ACNT. The Reload value is used to reinitialize ACNT 
 *               after each array is serviced (i.e., ACNT decrements to 0). 
 *               by the Src offset in bytes between the starting address of 
 *               each source array (recall that there are BCNT arrays of ACNT 
 *               bytes) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNTRLD__ACNTRLD                       BITFIELD(15, 0)
#define TPTC__DFCNTRLD__ACNTRLD__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRCBREF__SADDRBREF   
 *
 * @BRIEF        Source address reference is not applicable for Dst FIFO 
 *               Register Set.  Reads return 0x0. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRCBREF__SADDRBREF                    BITFIELD(31, 0)
#define TPTC__DFSRCBREF__SADDRBREF__POS               0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__TCCHEN   
 *
 * @BRIEF        Transfer complete chaining enable: 0: Transfer complete 
 *               chaining is disabled. 1: Transfer complete chaining is 
 *               enabled. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__TCCHEN                           BITFIELD(22, 22)
#define TPTC__DFOPT__TCCHEN__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__TCINTEN   
 *
 * @BRIEF        Transfer complete interrupt enable: 0: Transfer complete 
 *               interrupt is disabled. 1: Transfer complete interrupt is 
 *               enabled. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__TCINTEN                          BITFIELD(20, 20)
#define TPTC__DFOPT__TCINTEN__POS                     20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__TCC   
 *
 * @BRIEF        Transfer Complete Code: The 6-bit code is used to set the 
 *               relevant bit in CER or IPR of the TPCC module. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__TCC                              BITFIELD(17, 12)
#define TPTC__DFOPT__TCC__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID   
 *
 * @BRIEF        FIFO width control: Applies if either SAM or DAM is set to 
 *               FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID                             BITFIELD(10, 8)
#define TPTC__DFOPT__FWID__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI   
 *
 * @BRIEF        Transfer Priority: 0: Priority 0 - Highest priority 1: 
 *               Priority 1 ... 7: Priority 7 - Lowest priority - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI                              BITFIELD(6, 4)
#define TPTC__DFOPT__PRI__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__DAM   
 *
 * @BRIEF        Destination Address Mode within an array: 0: INCR, Dst 
 *               addressing within an array increments. 1: FIFO, Dst 
 *               addressing within an array wraps around upon reaching FIFO 
 *               width. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__DAM                              BITFIELD(1, 1)
#define TPTC__DFOPT__DAM__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__SAM   
 *
 * @BRIEF        Source Address Mode within an array: 0: INCR, Src addressing 
 *               within an array increments. 1: FIFO, Src addressing within 
 *               an array wraps around upon reaching FIFO width. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__SAM                              BITFIELD(0, 0)
#define TPTC__DFOPT__SAM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFSRC__SADDR   
 *
 * @BRIEF        Source address is not applicable for Dst FIFO Register Set:  
 *               Reads return 0x0. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFSRC__SADDR                            BITFIELD(31, 0)
#define TPTC__DFSRC__SADDR__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNT__BCNT   
 *
 * @BRIEF        B-Count Remaining for Dst Register Set:  Number of arrays to 
 *               be transferred, where each array is ACNT in length. 
 *               Represents the amount of data remaining to be written. 
 *               Initial value is copied from PCNT. TC decrements ACNT and 
 *               BCNT as necessary after each write dataphase is issued. 
 *               Final value should be 0 when TR is complete. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNT__BCNT                             BITFIELD(31, 16)
#define TPTC__DFCNT__BCNT__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFCNT__ACNT   
 *
 * @BRIEF        A-Count Remaining for Dst Register Set:  Number of bytes to 
 *               be transferred in first dimension. Represents the amount of 
 *               data remaining to be written. Initial value is copied from 
 *               PCNT. TC decrements ACNT and BCNT as necessary after each 
 *               write dataphase is issued. Final value should be 0 when TR 
 *               is complete. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFCNT__ACNT                             BITFIELD(15, 0)
#define TPTC__DFCNT__ACNT__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFDST__DADDR   
 *
 * @BRIEF        Destination address for Dst FIFO Register Set:  Initial 
 *               value is copied from PDST.DADDR. TC updates value according 
 *               to destination addressing mode (OPT.SAM) and/or dest index 
 *               value (BIDX.DBIDX) after each write command is issued. When 
 *               a TR is complete, the final value should be the address of 
 *               the last write command issued. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFDST__DADDR                            BITFIELD(31, 0)
#define TPTC__DFDST__DADDR__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFBIDX__DBIDX   
 *
 * @BRIEF        Dest B-Idx for Dest FIFO Register Set. Value copied from 
 *               PBIDX:  B-Idx offset between Destination arrays:  Represents 
 *               the offset in bytes between the starting address of each 
 *               destination array (recall that there are BCNT arrays of ACNT 
 *               elements). DBIDX is always used, regardless of whether DAM 
 *               is Increment or FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFBIDX__DBIDX                           BITFIELD(31, 16)
#define TPTC__DFBIDX__DBIDX__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFBIDX__SBIDX   
 *
 * @BRIEF        Dest B-Idx for Dest FIFO Register Set. Value copied from 
 *               PBIDX:  B-Idx offset between Source arrays:  Represents the 
 *               offset in bytes between the starting address of each source 
 *               array (recall that there are BCNT arrays of ACNT elements). 
 *               SBIDX is always used, regardless of whether SAM is Increment 
 *               or FIFO mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFBIDX__SBIDX                           BITFIELD(15, 0)
#define TPTC__DFBIDX__SBIDX__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFMPPRXY__SECURE   
 *
 * @BRIEF        Secure Level: SECURE = 0 : Non-secure access SECURE = 1 : 
 *               Secure access  DFMPPRXY0.SECURE is always updated with the 
 *               value from the configuration bus secure field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               SECURE value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The secure attribute is issued on the 
 *               VBusM read and write command bus such that the target 
 *               endpoints can perform memory protection and security checks 
 *               based on the SECURE level of the external host that sets up 
 *               the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFMPPRXY__SECURE                        BITFIELD(9, 9)
#define TPTC__DFMPPRXY__SECURE__POS                   9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFMPPRXY__PRIV   
 *
 * @BRIEF        Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : 
 *               Supervisor level privilege  DFMPPRXY0.PRIV is always updated 
 *               with the value from the configuration bus privilege field on 
 *               any/every write to Program Set BIDX Register (trigger 
 *               register). The PRIV value for the SA Set and DF Set are 
 *               copied from the value in the Program set along with the 
 *               remainder of the parameter values. The privilege ID is 
 *               issued on the VBusM read and write command bus such that the 
 *               target endpoints can perform memory protection checks based 
 *               on the PRIV of the external host that sets up the DMA 
 *               transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFMPPRXY__PRIV                          BITFIELD(8, 8)
#define TPTC__DFMPPRXY__PRIV__POS                     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFMPPRXY__PRIVID   
 *
 * @BRIEF        Privilege ID:  DFMPPRXY0.PRIVID is always updated with the 
 *               value from configuration bus privilege ID field on any/every 
 *               write to Program Set BIDX Register (trigger register). The 
 *               PRIVID value for the SA Set and DF Set are copied from the 
 *               value in the Program set along with the remainder of the 
 *               parameter values. The privilege ID is issued on the VBusM 
 *               read and write command bus such that the target endpoints 
 *               can perform memory protection checks based on the privid of 
 *               the external host that sets up the DMA transaction. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFMPPRXY__PRIVID                        BITFIELD(3, 0)
#define TPTC__DFMPPRXY__PRIVID__POS                   0


/*
 * List of register bitfields values for component TPTC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__DREGDEPTH__FIFODEPTH_1
 *
 * @BRIEF        1 entry - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__DREGDEPTH__FIFODEPTH_1           0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__DREGDEPTH__FIFODEPTH_2
 *
 * @BRIEF        2 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__DREGDEPTH__FIFODEPTH_2           0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__DREGDEPTH__FIFODEPTH_4
 *
 * @BRIEF        4 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__DREGDEPTH__FIFODEPTH_4           0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__BUSWIDTH__BW_32BIT
 *
 * @BRIEF        32-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__BUSWIDTH__BW_32BIT               0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__BUSWIDTH__BW_64BIT
 *
 * @BRIEF        64-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__BUSWIDTH__BW_64BIT               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__BUSWIDTH__BW_128BIT
 *
 * @BRIEF        128-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__BUSWIDTH__BW_128BIT              0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE__FIFO_32_BYTE
 *
 * @BRIEF        32 byte FIFO - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE__FIFO_32_BYTE           0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE__FIFO_64_BYTE
 *
 * @BRIEF        64 byte FIFO - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE__FIFO_64_BYTE           0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE__FIFO_128_BYTE
 *
 * @BRIEF        128 byte FIFO - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE__FIFO_128_BYTE          0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE__FIFO_256_BYTE
 *
 * @BRIEF        256 byte FIFO - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE__FIFO_256_BYTE          0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCCFG__FIFOSIZE__FIFO_512_BYTE
 *
 * @BRIEF        512 byte FIFO - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCCFG__FIFOSIZE__FIFO_512_BYTE          0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV__FIFOISEMPTY
 *
 * @BRIEF        FIFO set is empty. - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV__FIFOISEMPTY            0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV__FIFO_1_TR
 *
 * @BRIEF        Dst FIFO contains 1 TR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV__FIFO_1_TR              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV__FIFO_2_TR
 *
 * @BRIEF        Dst FIFO contains 2 TR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV__FIFO_2_TR              0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV__FIFO_3_TR
 *
 * @BRIEF        Dst FIFO contains 3 TR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV__FIFO_3_TR              0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__TCSTAT__DSTACTV__FIFO_4_TR
 *
 * @BRIEF        Dst FIFO contains 4 TR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__TCSTAT__DSTACTV__FIFO_4_TR              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__NOERROR1
 *
 * @BRIEF        No Error (should not cause error to be latched) - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__NOERROR1                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__READADDRERR
 *
 * @BRIEF        Read Addressing error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__READADDRERR               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__READPRIVERR
 *
 * @BRIEF        Read Privilege error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__READPRIVERR               0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__READTIMEOUTERR
 *
 * @BRIEF        Read Timeout error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__READTIMEOUTERR            0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__READDATAERR
 *
 * @BRIEF        Read Data error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__READDATAERR               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__READEXERR
 *
 * @BRIEF        Read Exclusive-operation failure - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__READEXERR                 0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__NOERROR2
 *
 * @BRIEF        No Error (should not cause error to be latched) - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__NOERROR2                  0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__WRITEADDRERR
 *
 * @BRIEF        Write Addressing error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__WRITEADDRERR              0x9ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__WRITEPRIVERR
 *
 * @BRIEF        Write Privilege error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__WRITEPRIVERR              0xAul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__WRITETIMEOUTERR
 *
 * @BRIEF        Write Timeout error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__WRITETIMEOUTERR           0xBul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__WRITEDATAERR
 *
 * @BRIEF        Write Data error - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__WRITEDATAERR              0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__ERRDET__STAT__WRITEEXERR
 *
 * @BRIEF        Write Exclusive-operation failure - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__ERRDET__STAT__WRITEEXERR                0xFul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE__AFAP
 *
 * @BRIEF        Reads issued as fast as possible. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE__AFAP                    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE__READEVERY4CYCLES
 *
 * @BRIEF        4 cycles between reads - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE__READEVERY4CYCLES        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE__READEVERY8CYCLES
 *
 * @BRIEF        8 cycles between reads - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE__READEVERY8CYCLES        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE__READEVERY16CYCLES
 *
 * @BRIEF        16 cycles between reads - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE__READEVERY16CYCLES       0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__RDRATE__RDRATE__READEVERY32CYCLES
 *
 * @BRIEF        32 cycles between reads - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__RDRATE__RDRATE__READEVERY32CYCLES       0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH8BIT
 *
 * @BRIEF        FIFO width is 8-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH8BIT               0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH16BIT
 *
 * @BRIEF        FIFO width is 16-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH16BIT              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH32BIT
 *
 * @BRIEF        FIFO width is 32-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH32BIT              0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH64BIT
 *
 * @BRIEF        FIFO width is 64-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH64BIT              0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH128BIT
 *
 * @BRIEF        FIFO width is 128-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH128BIT             0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__FWID__FIFOWIDTH256BIT
 *
 * @BRIEF        FIFO width is 256-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__FWID__FIFOWIDTH256BIT             0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY0
 *
 * @BRIEF        Priority 0 - Highest priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY0                    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY1
 *
 * @BRIEF        Priority 1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY1                    0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY2
 *
 * @BRIEF        Priority 2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY2                    0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY3
 *
 * @BRIEF        Priority 3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY3                    0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY4
 *
 * @BRIEF        Priority 4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY4                    0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY5
 *
 * @BRIEF        Priority 5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY5                    0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY6
 *
 * @BRIEF        Priority 6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY6                    0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__POPT__PRI__PRIORITY7
 *
 * @BRIEF        Priority 7 - Lowest Priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__POPT__PRI__PRIORITY7                    0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH8BIT
 *
 * @BRIEF        FIFO width is 8-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH8BIT              0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH16BIT
 *
 * @BRIEF        FIFO width is 16-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH16BIT             0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH32BIT
 *
 * @BRIEF        FIFO width is 32-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH32BIT             0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH64BIT
 *
 * @BRIEF        FIFO width is 64-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH64BIT             0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH128BIT
 *
 * @BRIEF        FIFO width is 128-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH128BIT            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__FWID__FIFOWIDTH256BIT
 *
 * @BRIEF        FIFO width is 256-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__FWID__FIFOWIDTH256BIT            0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY0
 *
 * @BRIEF        Priority 0 - Highest priority - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY0                   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY1
 *
 * @BRIEF        Priority 1 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY1                   0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY2
 *
 * @BRIEF        Priority 2 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY2                   0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY3
 *
 * @BRIEF        Priority 3 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY3                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY4
 *
 * @BRIEF        Priority 4 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY4                   0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY5
 *
 * @BRIEF        Priority 5 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY5                   0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY6
 *
 * @BRIEF        Priority 6 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY6                   0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__SAOPT__PRI__PRIORITY7
 *
 * @BRIEF        Priority 7 - Lowest Priority - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__SAOPT__PRI__PRIORITY7                   0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH8BIT
 *
 * @BRIEF        FIFO width is 8-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH8BIT              0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH16BIT
 *
 * @BRIEF        FIFO width is 16-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH16BIT             0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH32BIT
 *
 * @BRIEF        FIFO width is 32-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH32BIT             0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH64BIT
 *
 * @BRIEF        FIFO width is 64-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH64BIT             0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH128BIT
 *
 * @BRIEF        FIFO width is 128-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH128BIT            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__FWID__FIFOWIDTH256BIT
 *
 * @BRIEF        FIFO width is 256-bit - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__FWID__FIFOWIDTH256BIT            0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY0
 *
 * @BRIEF        Priority 0 - Highest priority - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY0                   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY1
 *
 * @BRIEF        Priority 1 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY1                   0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY2
 *
 * @BRIEF        Priority 2 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY2                   0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY3
 *
 * @BRIEF        Priority 3 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY3                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY4
 *
 * @BRIEF        Priority 4 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY4                   0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY5
 *
 * @BRIEF        Priority 5 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY5                   0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY6
 *
 * @BRIEF        Priority 6 - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY6                   0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPTC__DFOPT__PRI__PRIORITY7
 *
 * @BRIEF        Priority 7 - Lowest Priority - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPTC__DFOPT__PRI__PRIORITY7                   0x7ul


#ifdef __cplusplus
}
#endif
#endif  /* __TPTC_CRED_H */
