{"top":"global.FIFO",
"namespaces":{
  "global":{
    "modules":{
      "FIFO":{
        "type":["Record",[
          ["data_in",["Record",[["data",["Record",[["sign","BitIn"],["exponent",["Array",8,"BitIn"]],["significand",["Array",23,"BitIn"]]]]],["valid","BitIn"],["ready","Bit"]]]],
          ["data_out",["Record",[["data",["Record",[["sign","Bit"],["exponent",["Array",8,"Bit"]],["significand",["Array",23,"Bit"]]]]],["valid","Bit"],["ready","BitIn"]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Mux2xOutBits3_inst0":{
            "modref":"global.Mux2xOutBits3"
          },
          "Mux2xOutBits3_inst1":{
            "modref":"global.Mux2xOutBits3"
          },
          "RAM4x32_inst0":{
            "modref":"global.RAM4x32"
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_1_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h1"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_3_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          },
          "magma_Bits_3_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",3]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",3],"3'h0"]}
          },
          "reg_P_inst1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",3]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",3],"3'h0"]}
          }
        },
        "connections":[
          ["reg_P_inst1.out","Mux2xOutBits3_inst0.I0"],
          ["magma_Bits_3_add_inst0.out","Mux2xOutBits3_inst0.I1"],
          ["reg_P_inst1.in","Mux2xOutBits3_inst0.O"],
          ["magma_Bit_and_inst1.out","Mux2xOutBits3_inst0.S"],
          ["reg_P_inst0.out","Mux2xOutBits3_inst1.I0"],
          ["magma_Bits_3_add_inst1.out","Mux2xOutBits3_inst1.I1"],
          ["reg_P_inst0.in","Mux2xOutBits3_inst1.O"],
          ["magma_Bit_and_inst2.out","Mux2xOutBits3_inst1.S"],
          ["self.CLK","RAM4x32_inst0.CLK"],
          ["reg_P_inst0.out.0","RAM4x32_inst0.RADDR.0"],
          ["reg_P_inst0.out.1","RAM4x32_inst0.RADDR.1"],
          ["self.data_out.data.sign","RAM4x32_inst0.RDATA.0"],
          ["self.data_out.data.significand.1","RAM4x32_inst0.RDATA.10"],
          ["self.data_out.data.significand.2","RAM4x32_inst0.RDATA.11"],
          ["self.data_out.data.significand.3","RAM4x32_inst0.RDATA.12"],
          ["self.data_out.data.significand.4","RAM4x32_inst0.RDATA.13"],
          ["self.data_out.data.significand.5","RAM4x32_inst0.RDATA.14"],
          ["self.data_out.data.significand.6","RAM4x32_inst0.RDATA.15"],
          ["self.data_out.data.significand.7","RAM4x32_inst0.RDATA.16"],
          ["self.data_out.data.significand.8","RAM4x32_inst0.RDATA.17"],
          ["self.data_out.data.significand.9","RAM4x32_inst0.RDATA.18"],
          ["self.data_out.data.significand.10","RAM4x32_inst0.RDATA.19"],
          ["self.data_out.data.exponent.0","RAM4x32_inst0.RDATA.1"],
          ["self.data_out.data.significand.11","RAM4x32_inst0.RDATA.20"],
          ["self.data_out.data.significand.12","RAM4x32_inst0.RDATA.21"],
          ["self.data_out.data.significand.13","RAM4x32_inst0.RDATA.22"],
          ["self.data_out.data.significand.14","RAM4x32_inst0.RDATA.23"],
          ["self.data_out.data.significand.15","RAM4x32_inst0.RDATA.24"],
          ["self.data_out.data.significand.16","RAM4x32_inst0.RDATA.25"],
          ["self.data_out.data.significand.17","RAM4x32_inst0.RDATA.26"],
          ["self.data_out.data.significand.18","RAM4x32_inst0.RDATA.27"],
          ["self.data_out.data.significand.19","RAM4x32_inst0.RDATA.28"],
          ["self.data_out.data.significand.20","RAM4x32_inst0.RDATA.29"],
          ["self.data_out.data.exponent.1","RAM4x32_inst0.RDATA.2"],
          ["self.data_out.data.significand.21","RAM4x32_inst0.RDATA.30"],
          ["self.data_out.data.significand.22","RAM4x32_inst0.RDATA.31"],
          ["self.data_out.data.exponent.2","RAM4x32_inst0.RDATA.3"],
          ["self.data_out.data.exponent.3","RAM4x32_inst0.RDATA.4"],
          ["self.data_out.data.exponent.4","RAM4x32_inst0.RDATA.5"],
          ["self.data_out.data.exponent.5","RAM4x32_inst0.RDATA.6"],
          ["self.data_out.data.exponent.6","RAM4x32_inst0.RDATA.7"],
          ["self.data_out.data.exponent.7","RAM4x32_inst0.RDATA.8"],
          ["self.data_out.data.significand.0","RAM4x32_inst0.RDATA.9"],
          ["reg_P_inst1.out.0","RAM4x32_inst0.WADDR.0"],
          ["reg_P_inst1.out.1","RAM4x32_inst0.WADDR.1"],
          ["self.data_in.data.sign","RAM4x32_inst0.WDATA.0"],
          ["self.data_in.data.significand.1","RAM4x32_inst0.WDATA.10"],
          ["self.data_in.data.significand.2","RAM4x32_inst0.WDATA.11"],
          ["self.data_in.data.significand.3","RAM4x32_inst0.WDATA.12"],
          ["self.data_in.data.significand.4","RAM4x32_inst0.WDATA.13"],
          ["self.data_in.data.significand.5","RAM4x32_inst0.WDATA.14"],
          ["self.data_in.data.significand.6","RAM4x32_inst0.WDATA.15"],
          ["self.data_in.data.significand.7","RAM4x32_inst0.WDATA.16"],
          ["self.data_in.data.significand.8","RAM4x32_inst0.WDATA.17"],
          ["self.data_in.data.significand.9","RAM4x32_inst0.WDATA.18"],
          ["self.data_in.data.significand.10","RAM4x32_inst0.WDATA.19"],
          ["self.data_in.data.exponent.0","RAM4x32_inst0.WDATA.1"],
          ["self.data_in.data.significand.11","RAM4x32_inst0.WDATA.20"],
          ["self.data_in.data.significand.12","RAM4x32_inst0.WDATA.21"],
          ["self.data_in.data.significand.13","RAM4x32_inst0.WDATA.22"],
          ["self.data_in.data.significand.14","RAM4x32_inst0.WDATA.23"],
          ["self.data_in.data.significand.15","RAM4x32_inst0.WDATA.24"],
          ["self.data_in.data.significand.16","RAM4x32_inst0.WDATA.25"],
          ["self.data_in.data.significand.17","RAM4x32_inst0.WDATA.26"],
          ["self.data_in.data.significand.18","RAM4x32_inst0.WDATA.27"],
          ["self.data_in.data.significand.19","RAM4x32_inst0.WDATA.28"],
          ["self.data_in.data.significand.20","RAM4x32_inst0.WDATA.29"],
          ["self.data_in.data.exponent.1","RAM4x32_inst0.WDATA.2"],
          ["self.data_in.data.significand.21","RAM4x32_inst0.WDATA.30"],
          ["self.data_in.data.significand.22","RAM4x32_inst0.WDATA.31"],
          ["self.data_in.data.exponent.2","RAM4x32_inst0.WDATA.3"],
          ["self.data_in.data.exponent.3","RAM4x32_inst0.WDATA.4"],
          ["self.data_in.data.exponent.4","RAM4x32_inst0.WDATA.5"],
          ["self.data_in.data.exponent.5","RAM4x32_inst0.WDATA.6"],
          ["self.data_in.data.exponent.6","RAM4x32_inst0.WDATA.7"],
          ["self.data_in.data.exponent.7","RAM4x32_inst0.WDATA.8"],
          ["self.data_in.data.significand.0","RAM4x32_inst0.WDATA.9"],
          ["magma_Bit_and_inst1.out","RAM4x32_inst0.WE"],
          ["magma_Bit_and_inst2.in1","bit_const_1_None.out"],
          ["magma_Bits_3_add_inst0.in1","const_1_3.out"],
          ["magma_Bits_3_add_inst1.in1","const_1_3.out"],
          ["magma_Bits_2_eq_inst0.out","magma_Bit_and_inst0.in0"],
          ["magma_Bit_xor_inst0.out","magma_Bit_and_inst0.in1"],
          ["magma_Bit_not_inst0.in","magma_Bit_and_inst0.out"],
          ["magma_Bit_not_inst1.in","magma_Bit_and_inst0.out"],
          ["self.data_in.valid","magma_Bit_and_inst1.in0"],
          ["magma_Bit_not_inst0.out","magma_Bit_and_inst1.in1"],
          ["self.data_out.ready","magma_Bit_and_inst2.in0"],
          ["self.data_out.valid","magma_Bit_and_inst2.out"],
          ["self.data_in.ready","magma_Bit_not_inst1.out"],
          ["reg_P_inst0.out.2","magma_Bit_xor_inst0.in0"],
          ["reg_P_inst1.out.2","magma_Bit_xor_inst0.in1"],
          ["reg_P_inst0.out.0","magma_Bits_2_eq_inst0.in0.0"],
          ["reg_P_inst0.out.1","magma_Bits_2_eq_inst0.in0.1"],
          ["reg_P_inst1.out.0","magma_Bits_2_eq_inst0.in1.0"],
          ["reg_P_inst1.out.1","magma_Bits_2_eq_inst0.in1.1"],
          ["reg_P_inst1.out","magma_Bits_3_add_inst0.in0"],
          ["reg_P_inst0.out","magma_Bits_3_add_inst1.in0"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.CLK","reg_P_inst1.clk"]
        ]
      },
      "Mux2xOutBits3":{
        "type":["Record",[
          ["I0",["Array",3,"BitIn"]],
          ["I1",["Array",3,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",3,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x3_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",3]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x3_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x3_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x3_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x3_inst0.out"]
        ]
      },
      "RAM4x32":{
        "type":["Record",[
          ["RADDR",["Array",2,"BitIn"]],
          ["RDATA",["Array",32,"Bit"]],
          ["WADDR",["Array",2,"BitIn"]],
          ["WDATA",["Array",32,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["WE","BitIn"]
        ]],
        "instances":{
          "coreir_mem4x32_inst0":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4], "has_init":["Bool",false], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.CLK","coreir_mem4x32_inst0.clk"],
          ["self.RADDR","coreir_mem4x32_inst0.raddr"],
          ["self.RDATA","coreir_mem4x32_inst0.rdata"],
          ["self.WADDR","coreir_mem4x32_inst0.waddr"],
          ["self.WDATA","coreir_mem4x32_inst0.wdata"],
          ["self.WE","coreir_mem4x32_inst0.wen"]
        ]
      }
    }
  }
}
}
