Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH_isim_beh.exe -prj E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH_beh.prj work.TESTBENCH work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.v" into library work
Analyzing Verilog file "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_generator
Compiling module TESTBENCH
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH_isim_beh.exe
Fuse Memory Usage: 28560 KB
Fuse CPU Usage: 515 ms
