{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1557395206312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2s EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"i2s\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557395206323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557395206452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557395206452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557395206452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557395206590 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557395206608 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557395206929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557395206929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557395206929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557395206929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557395206933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557395206933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557395206933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557395206933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557395206933 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557395206933 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557395206937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 151 " "No exact pin location assignment(s) for 137 pins of 151 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[9\] " "Pin sample_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[10\] " "Pin sample_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[11\] " "Pin sample_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[12\] " "Pin sample_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[13\] " "Pin sample_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[14\] " "Pin sample_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[15\] " "Pin sample_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[16\] " "Pin sample_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[17\] " "Pin sample_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[18\] " "Pin sample_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[19\] " "Pin sample_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[20\] " "Pin sample_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[21\] " "Pin sample_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[22\] " "Pin sample_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[23\] " "Pin sample_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[24\] " "Pin sample_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[24] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[25\] " "Pin sample_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[25] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[26\] " "Pin sample_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[26] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[27\] " "Pin sample_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[27] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[28\] " "Pin sample_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[28] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[29\] " "Pin sample_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[29] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[30\] " "Pin sample_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[30] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[31\] " "Pin sample_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[31] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[32\] " "Pin sample_out\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[32] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[33\] " "Pin sample_out\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[33] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[34\] " "Pin sample_out\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[34] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[35\] " "Pin sample_out\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[35] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[36\] " "Pin sample_out\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[36] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[37\] " "Pin sample_out\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[37] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[38\] " "Pin sample_out\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[38] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[39\] " "Pin sample_out\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[39] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[40\] " "Pin sample_out\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[40] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[41\] " "Pin sample_out\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[41] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[42\] " "Pin sample_out\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[42] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[43\] " "Pin sample_out\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[43] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[44\] " "Pin sample_out\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[44] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[45\] " "Pin sample_out\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[45] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[46\] " "Pin sample_out\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[46] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_out\[47\] " "Pin sample_out\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_out[47] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_out[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[0\] " "Pin sample_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[0] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[1\] " "Pin sample_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[1] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[2\] " "Pin sample_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[2] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[3\] " "Pin sample_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[3] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[4\] " "Pin sample_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[5\] " "Pin sample_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[6\] " "Pin sample_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[7\] " "Pin sample_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[8\] " "Pin sample_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[9\] " "Pin sample_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[10\] " "Pin sample_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[11\] " "Pin sample_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[12\] " "Pin sample_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[13\] " "Pin sample_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[14\] " "Pin sample_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[15\] " "Pin sample_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[16\] " "Pin sample_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[17\] " "Pin sample_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[18\] " "Pin sample_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[19\] " "Pin sample_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[20\] " "Pin sample_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[21\] " "Pin sample_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[22\] " "Pin sample_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[23\] " "Pin sample_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[24\] " "Pin sample_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[24] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[25\] " "Pin sample_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[25] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[26\] " "Pin sample_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[26] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[27\] " "Pin sample_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[27] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[28\] " "Pin sample_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[28] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[29\] " "Pin sample_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[29] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[30\] " "Pin sample_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[30] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[31\] " "Pin sample_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[31] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[32\] " "Pin sample_in\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[32] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[33\] " "Pin sample_in\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[33] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[34\] " "Pin sample_in\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[34] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[35\] " "Pin sample_in\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[35] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[36\] " "Pin sample_in\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[36] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[37\] " "Pin sample_in\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[37] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[38\] " "Pin sample_in\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[38] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[39\] " "Pin sample_in\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[39] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[40\] " "Pin sample_in\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[40] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[41\] " "Pin sample_in\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[41] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[42\] " "Pin sample_in\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[42] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[43\] " "Pin sample_in\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[43] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[44\] " "Pin sample_in\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[44] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[45\] " "Pin sample_in\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[45] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[46\] " "Pin sample_in\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[46] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_in\[47\] " "Pin sample_in\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_in[47] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_in[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Pin valid not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valid } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready " "Pin ready not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ready } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[0\] " "Pin led_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[0] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[1\] " "Pin led_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[1] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[2\] " "Pin led_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[2] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[3\] " "Pin led_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[3] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[4\] " "Pin led_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[5\] " "Pin led_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[6\] " "Pin led_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[7\] " "Pin led_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[8\] " "Pin led_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[9\] " "Pin led_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[10\] " "Pin led_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[11\] " "Pin led_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[12\] " "Pin led_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[13\] " "Pin led_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[14\] " "Pin led_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[15\] " "Pin led_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[16\] " "Pin led_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[17\] " "Pin led_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[18\] " "Pin led_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[19\] " "Pin led_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[20\] " "Pin led_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[21\] " "Pin led_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[22\] " "Pin led_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[23\] " "Pin led_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[24\] " "Pin led_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[24] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[25\] " "Pin led_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[25] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[26\] " "Pin led_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[26] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[27\] " "Pin led_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[27] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[28\] " "Pin led_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[28] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[29\] " "Pin led_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[29] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[30\] " "Pin led_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[30] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[31\] " "Pin led_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[31] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[32\] " "Pin led_out\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[32] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[33\] " "Pin led_out\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[33] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[34\] " "Pin led_out\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[34] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[35\] " "Pin led_out\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[35] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[36\] " "Pin led_out\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[36] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[37\] " "Pin led_out\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[37] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[38\] " "Pin led_out\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[38] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[39\] " "Pin led_out\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[39] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[40\] " "Pin led_out\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[40] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[41\] " "Pin led_out\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[41] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[42\] " "Pin led_out\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[42] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[43\] " "Pin led_out\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[43] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[44\] " "Pin led_out\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[44] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[45\] " "Pin led_out\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[45] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[46\] " "Pin led_out\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[46] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_out\[47\] " "Pin led_out\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_out[47] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557395208644 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557395208644 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s.sdc " "Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557395209242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557395209242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557395209257 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557395209257 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 48 89 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 48 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557395209320 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557395209320 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557395209320 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 20 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 42 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557395209320 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557395209320 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557395209320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557395209538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557395210929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557395211007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557395211023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557395211335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557395211335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557395211742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557395212335 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557395212335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557395212476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1557395212476 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1557395212476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557395212476 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557395212476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557395212554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557395213054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557395213116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557395213617 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557395214449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/output_files/i2s.fit.smsg " "Generated suppressed messages file C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/output_files/i2s.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557395216472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557395217355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:46:57 2019 " "Processing ended: Thu May 09 11:46:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557395217355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557395217355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557395217355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557395217355 ""}
