//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 22:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .func _Z17multiply_2complexffffPfS_(
	.param .b32 _Z17multiply_2complexffffPfS__param_0,
	.param .b32 _Z17multiply_2complexffffPfS__param_1,
	.param .b32 _Z17multiply_2complexffffPfS__param_2,
	.param .b32 _Z17multiply_2complexffffPfS__param_3,
	.param .b64 _Z17multiply_2complexffffPfS__param_4,
	.param .b64 _Z17multiply_2complexffffPfS__param_5
)
{
	.reg .f32 	%f<10>;
	.reg .s64 	%rd<3>;


	ld.param.f32 	%f1, [_Z17multiply_2complexffffPfS__param_0];
	ld.param.f32 	%f2, [_Z17multiply_2complexffffPfS__param_1];
	ld.param.f32 	%f3, [_Z17multiply_2complexffffPfS__param_2];
	ld.param.f32 	%f4, [_Z17multiply_2complexffffPfS__param_3];
	ld.param.u64 	%rd1, [_Z17multiply_2complexffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z17multiply_2complexffffPfS__param_5];
	mul.f32 	%f5, %f1, %f3;
	mul.f32 	%f6, %f2, %f4;
	sub.f32 	%f7, %f5, %f6;
	st.f32 	[%rd1], %f7;
	mul.f32 	%f8, %f2, %f3;
	fma.rn.f32 	%f9, %f1, %f4, %f8;
	st.f32 	[%rd2], %f9;
	ret;
}

.visible .entry _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii(
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_0,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_1,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_2,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_3,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_4,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_5,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_6,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_7,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_8,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_9,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_10,
	.param .u64 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_11,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_12,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_13,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_14,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_15,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_16,
	.param .u32 _Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_17
)
{
	.local .align 4 .b8 	__local_depot1[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .s32 	%r<221>;
	.reg .f32 	%f<128>;
	.reg .s64 	%rd<71>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd22, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_0];
	ld.param.u64 	%rd23, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_1];
	ld.param.u64 	%rd24, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_2];
	ld.param.u64 	%rd25, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_3];
	ld.param.u64 	%rd26, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_4];
	ld.param.u64 	%rd27, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_5];
	ld.param.u64 	%rd28, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_6];
	ld.param.u64 	%rd29, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_7];
	ld.param.u64 	%rd30, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_8];
	ld.param.u64 	%rd31, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_9];
	ld.param.u64 	%rd32, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_10];
	ld.param.u64 	%rd33, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_11];
	ld.param.u32 	%r74, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_12];
	ld.param.u32 	%r75, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_13];
	ld.param.u32 	%r76, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_14];
	ld.param.u32 	%r77, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_15];
	ld.param.u32 	%r78, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_16];
	ld.param.u32 	%r79, [_Z37forw_mod_fully3D_cudaKernel_TRANSP_v1PfS_S_S_S_S_S_S_S_S_S_S_iiiiii_param_17];
	mov.u32 	%r80, %ntid.x;
	mov.u32 	%r81, %ctaid.x;
	mov.u32 	%r82, %tid.x;
	mad.lo.s32 	%r1, %r80, %r81, %r82;
	setp.ge.s32	%p1, %r1, %r79;
	@%p1 bra 	BB1_56;

	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd22;
	mul.wide.s32 	%rd36, %r1, 4;
	add.s64 	%rd1, %rd35, %rd36;
	mov.u32 	%r200, 0;
	st.global.u32 	[%rd1], %r200;
	add.s64 	%rd2, %rd34, %rd36;
	st.global.u32 	[%rd2], %r200;
	setp.lt.s32	%p2, %r74, 1;
	@%p2 bra 	BB1_56;

	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd24;
	cvta.to.global.u64 	%rd5, %rd31;
	cvta.to.global.u64 	%rd6, %rd30;
	cvta.to.global.u64 	%rd7, %rd29;
	cvta.to.global.u64 	%rd8, %rd28;
	cvta.to.global.u64 	%rd37, %rd33;
	cvta.to.global.u64 	%rd39, %rd26;
	cvta.to.global.u64 	%rd42, %rd27;
	cvta.to.global.u64 	%rd45, %rd32;

BB1_3:
	setp.lt.s32	%p3, %r75, 1;
	@%p3 bra 	BB1_55;

	mul.lo.s32 	%r3, %r200, %r78;
	mul.wide.s32 	%rd38, %r200, 4;
	add.s64 	%rd9, %rd37, %rd38;
	mov.u32 	%r201, 0;

BB1_5:
	setp.lt.s32	%p4, %r77, 1;
	@%p4 bra 	BB1_54;

	mov.u32 	%r202, 0;

BB1_7:
	mul.wide.s32 	%rd40, %r201, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.f32 	%f39, [%rd41];
	neg.f32 	%f40, %f39;
	mul.lo.s32 	%r6, %r202, %r79;
	add.s32 	%r87, %r6, %r1;
	mul.wide.s32 	%rd43, %r87, 4;
	add.s64 	%rd44, %rd42, %rd43;
	mul.wide.s32 	%rd46, %r200, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f41, [%rd47];
	ld.global.f32 	%f42, [%rd44];
	add.f32 	%f43, %f42, %f41;
	mul.f32 	%f1, %f43, %f40;
	abs.f32 	%f2, %f1;
	setp.neu.f32	%p5, %f2, 0f7F800000;
	mov.f32 	%f123, %f1;
	@%p5 bra 	BB1_9;

	mov.f32 	%f44, 0f00000000;
	mul.rn.f32 	%f3, %f1, %f44;
	mov.f32 	%f123, %f3;

BB1_9:
	mov.f32 	%f4, %f123;
	mul.f32 	%f45, %f4, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f45;
	cvt.rn.f32.s32	%f46, %r210;
	neg.f32 	%f47, %f46;
	mov.f32 	%f48, 0f3FC90FDA;
	fma.rn.f32 	%f49, %f47, %f48, %f4;
	mov.f32 	%f50, 0f33A22168;
	fma.rn.f32 	%f51, %f47, %f50, %f49;
	mov.f32 	%f52, 0f27C234C5;
	fma.rn.f32 	%f117, %f47, %f52, %f51;
	abs.f32 	%f53, %f4;
	setp.leu.f32	%p6, %f53, 0f47CE4780;
	@%p6 bra 	BB1_17;

	add.u64 	%rd49, %SP, 0;
	mov.b32 	 %r8, %f4;
	shr.u32 	%r9, %r8, 23;
	bfe.u32 	%r90, %r8, 23, 8;
	add.s32 	%r91, %r90, -128;
	shl.b32 	%r92, %r8, 8;
	or.b32  	%r10, %r92, -2147483648;
	shr.u32 	%r11, %r91, 5;
	cvta.to.local.u64 	%rd68, %rd49;
	mov.u32 	%r204, 0;
	mov.u32 	%r203, %r204;
	mov.u64 	%rd67, __cudart_i2opi_f;

BB1_11:
	.pragma "nounroll";
	ld.const.u32 	%r95, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r93, %r95, %r10, %r204;
	madc.hi.u32     %r94, %r95, %r10,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r93;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r203, %r203, 1;
	setp.ne.s32	%p7, %r203, 6;
	mov.u32 	%r204, %r94;
	@%p7 bra 	BB1_11;

	and.b32  	%r16, %r8, -2147483648;
	cvta.to.local.u64 	%rd51, %rd49;
	st.local.u32 	[%rd51+24], %r94;
	mov.u32 	%r98, 6;
	sub.s32 	%r99, %r98, %r11;
	mul.wide.s32 	%rd52, %r99, 4;
	add.s64 	%rd15, %rd51, %rd52;
	ld.local.u32 	%r205, [%rd15];
	ld.local.u32 	%r206, [%rd15+-4];
	and.b32  	%r19, %r9, 31;
	setp.eq.s32	%p8, %r19, 0;
	@%p8 bra 	BB1_14;

	mov.u32 	%r100, 32;
	sub.s32 	%r101, %r100, %r19;
	shr.u32 	%r102, %r206, %r101;
	shl.b32 	%r103, %r205, %r19;
	add.s32 	%r205, %r102, %r103;
	ld.local.u32 	%r104, [%rd15+-8];
	shr.u32 	%r105, %r104, %r101;
	shl.b32 	%r106, %r206, %r19;
	add.s32 	%r206, %r105, %r106;

BB1_14:
	shr.u32 	%r107, %r206, 30;
	shl.b32 	%r108, %r205, 2;
	add.s32 	%r207, %r107, %r108;
	shl.b32 	%r25, %r206, 2;
	shr.u32 	%r109, %r207, 31;
	shr.u32 	%r110, %r205, 30;
	add.s32 	%r26, %r109, %r110;
	setp.eq.s32	%p9, %r109, 0;
	mov.u32 	%r208, %r16;
	mov.u32 	%r209, %r25;
	@%p9 bra 	BB1_16;

	not.b32 	%r111, %r207;
	neg.s32 	%r27, %r25;
	setp.eq.s32	%p10, %r25, 0;
	selp.u32	%r112, 1, 0, %p10;
	add.s32 	%r207, %r112, %r111;
	xor.b32  	%r29, %r16, -2147483648;
	mov.u32 	%r208, %r29;
	mov.u32 	%r209, %r27;

BB1_16:
	mov.u32 	%r31, %r208;
	neg.s32 	%r113, %r26;
	setp.eq.s32	%p11, %r16, 0;
	selp.b32	%r210, %r26, %r113, %p11;
	clz.b32 	%r114, %r207;
	setp.eq.s32	%p12, %r114, 0;
	shl.b32 	%r115, %r207, %r114;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r114;
	shr.u32 	%r118, %r209, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r120, %r207, %r119, %p12;
	mul.lo.s32 	%r121, %r120, -921707870;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r123, %r120, %r122;
	setp.gt.s32	%p13, %r123, 0;
	shl.b32 	%r124, %r123, 1;
	shr.u32 	%r125, %r121, 31;
	add.s32 	%r126, %r125, %r124;
	selp.b32	%r127, %r126, %r123, %p13;
	selp.b32	%r128, -1, 0, %p13;
	mov.u32 	%r129, 126;
	sub.s32 	%r130, %r129, %r114;
	add.s32 	%r131, %r130, %r128;
	shl.b32 	%r132, %r131, 23;
	add.s32 	%r133, %r127, 1;
	shr.u32 	%r134, %r133, 7;
	add.s32 	%r135, %r134, 1;
	shr.u32 	%r136, %r135, 1;
	add.s32 	%r137, %r136, %r132;
	or.b32  	%r138, %r137, %r31;
	mov.b32 	 %f117, %r138;

BB1_17:
	mul.rn.f32 	%f8, %f117, %f117;
	add.s32 	%r35, %r210, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p14, %r36, 0;
	@%p14 bra 	BB1_19;

	mov.f32 	%f54, 0fBAB6061A;
	mov.f32 	%f55, 0f37CCF5CE;
	fma.rn.f32 	%f118, %f55, %f8, %f54;
	bra.uni 	BB1_20;

BB1_19:
	mov.f32 	%f56, 0f3C08839E;
	mov.f32 	%f57, 0fB94CA1F9;
	fma.rn.f32 	%f118, %f57, %f8, %f56;

BB1_20:
	@%p14 bra 	BB1_22;

	mov.f32 	%f58, 0f3D2AAAA5;
	fma.rn.f32 	%f59, %f118, %f8, %f58;
	mov.f32 	%f60, 0fBF000000;
	fma.rn.f32 	%f119, %f59, %f8, %f60;
	bra.uni 	BB1_23;

BB1_22:
	mov.f32 	%f61, 0fBE2AAAA3;
	fma.rn.f32 	%f62, %f118, %f8, %f61;
	mov.f32 	%f63, 0f00000000;
	fma.rn.f32 	%f119, %f62, %f8, %f63;

BB1_23:
	fma.rn.f32 	%f120, %f119, %f117, %f117;
	@%p14 bra 	BB1_25;

	mov.f32 	%f64, 0f3F800000;
	fma.rn.f32 	%f120, %f119, %f8, %f64;

BB1_25:
	and.b32  	%r139, %r35, 2;
	setp.eq.s32	%p17, %r139, 0;
	@%p17 bra 	BB1_27;

	mov.f32 	%f65, 0f00000000;
	mov.f32 	%f66, 0fBF800000;
	fma.rn.f32 	%f120, %f120, %f66, %f65;

BB1_27:
	mov.f32 	%f122, %f1;
	@%p5 bra 	BB1_29;

	mov.f32 	%f67, 0f00000000;
	mul.rn.f32 	%f122, %f1, %f67;

BB1_29:
	mul.f32 	%f68, %f122, 0f3F22F983;
	cvt.rni.s32.f32	%r218, %f68;
	cvt.rn.f32.s32	%f69, %r218;
	neg.f32 	%f70, %f69;
	fma.rn.f32 	%f72, %f70, %f48, %f122;
	fma.rn.f32 	%f74, %f70, %f50, %f72;
	fma.rn.f32 	%f124, %f70, %f52, %f74;
	abs.f32 	%f76, %f122;
	setp.leu.f32	%p19, %f76, 0f47CE4780;
	@%p19 bra 	BB1_37;

	add.u64 	%rd54, %SP, 0;
	mov.b32 	 %r38, %f122;
	shr.u32 	%r39, %r38, 23;
	bfe.u32 	%r142, %r38, 23, 8;
	add.s32 	%r143, %r142, -128;
	shl.b32 	%r144, %r38, 8;
	or.b32  	%r40, %r144, -2147483648;
	shr.u32 	%r41, %r143, 5;
	cvta.to.local.u64 	%rd70, %rd54;
	mov.u32 	%r212, 0;
	mov.u32 	%r211, %r212;
	mov.u64 	%rd69, __cudart_i2opi_f;

BB1_31:
	.pragma "nounroll";
	ld.const.u32 	%r147, [%rd69];
	// inline asm
	{
	mad.lo.cc.u32   %r145, %r147, %r40, %r212;
	madc.hi.u32     %r146, %r147, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd70], %r145;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd69, %rd69, 4;
	add.s32 	%r211, %r211, 1;
	setp.ne.s32	%p20, %r211, 6;
	mov.u32 	%r212, %r146;
	@%p20 bra 	BB1_31;

	and.b32  	%r46, %r38, -2147483648;
	cvta.to.local.u64 	%rd56, %rd54;
	st.local.u32 	[%rd56+24], %r146;
	mov.u32 	%r150, 6;
	sub.s32 	%r151, %r150, %r41;
	mul.wide.s32 	%rd57, %r151, 4;
	add.s64 	%rd21, %rd56, %rd57;
	ld.local.u32 	%r213, [%rd21];
	ld.local.u32 	%r214, [%rd21+-4];
	and.b32  	%r49, %r39, 31;
	setp.eq.s32	%p21, %r49, 0;
	@%p21 bra 	BB1_34;

	mov.u32 	%r152, 32;
	sub.s32 	%r153, %r152, %r49;
	shr.u32 	%r154, %r214, %r153;
	shl.b32 	%r155, %r213, %r49;
	add.s32 	%r213, %r154, %r155;
	ld.local.u32 	%r156, [%rd21+-8];
	shr.u32 	%r157, %r156, %r153;
	shl.b32 	%r158, %r214, %r49;
	add.s32 	%r214, %r157, %r158;

BB1_34:
	shr.u32 	%r159, %r214, 30;
	shl.b32 	%r160, %r213, 2;
	add.s32 	%r215, %r159, %r160;
	shl.b32 	%r55, %r214, 2;
	shr.u32 	%r161, %r215, 31;
	shr.u32 	%r162, %r213, 30;
	add.s32 	%r56, %r161, %r162;
	setp.eq.s32	%p22, %r161, 0;
	mov.u32 	%r216, %r46;
	mov.u32 	%r217, %r55;
	@%p22 bra 	BB1_36;

	not.b32 	%r163, %r215;
	neg.s32 	%r57, %r55;
	setp.eq.s32	%p23, %r55, 0;
	selp.u32	%r164, 1, 0, %p23;
	add.s32 	%r215, %r164, %r163;
	xor.b32  	%r59, %r46, -2147483648;
	mov.u32 	%r216, %r59;
	mov.u32 	%r217, %r57;

BB1_36:
	mov.u32 	%r61, %r216;
	neg.s32 	%r165, %r56;
	setp.eq.s32	%p24, %r46, 0;
	selp.b32	%r218, %r56, %r165, %p24;
	clz.b32 	%r166, %r215;
	setp.eq.s32	%p25, %r166, 0;
	shl.b32 	%r167, %r215, %r166;
	mov.u32 	%r168, 32;
	sub.s32 	%r169, %r168, %r166;
	shr.u32 	%r170, %r217, %r169;
	add.s32 	%r171, %r170, %r167;
	selp.b32	%r172, %r215, %r171, %p25;
	mul.lo.s32 	%r173, %r172, -921707870;
	mov.u32 	%r174, -921707870;
	mul.hi.u32 	%r175, %r172, %r174;
	setp.gt.s32	%p26, %r175, 0;
	shl.b32 	%r176, %r175, 1;
	shr.u32 	%r177, %r173, 31;
	add.s32 	%r178, %r177, %r176;
	selp.b32	%r179, %r178, %r175, %p26;
	selp.b32	%r180, -1, 0, %p26;
	mov.u32 	%r181, 126;
	sub.s32 	%r182, %r181, %r166;
	add.s32 	%r183, %r182, %r180;
	shl.b32 	%r184, %r183, 23;
	add.s32 	%r185, %r179, 1;
	shr.u32 	%r186, %r185, 7;
	add.s32 	%r187, %r186, 1;
	shr.u32 	%r188, %r187, 1;
	add.s32 	%r189, %r188, %r184;
	or.b32  	%r190, %r189, %r61;
	mov.b32 	 %f124, %r190;

BB1_37:
	mul.rn.f32 	%f25, %f124, %f124;
	and.b32  	%r65, %r218, 1;
	setp.eq.s32	%p27, %r65, 0;
	@%p27 bra 	BB1_39;

	mov.f32 	%f77, 0fBAB6061A;
	mov.f32 	%f78, 0f37CCF5CE;
	fma.rn.f32 	%f125, %f78, %f25, %f77;
	bra.uni 	BB1_40;

BB1_39:
	mov.f32 	%f79, 0f3C08839E;
	mov.f32 	%f80, 0fB94CA1F9;
	fma.rn.f32 	%f125, %f80, %f25, %f79;

BB1_40:
	@%p27 bra 	BB1_42;

	mov.f32 	%f81, 0f3D2AAAA5;
	fma.rn.f32 	%f82, %f125, %f25, %f81;
	mov.f32 	%f83, 0fBF000000;
	fma.rn.f32 	%f126, %f82, %f25, %f83;
	bra.uni 	BB1_43;

BB1_42:
	mov.f32 	%f84, 0fBE2AAAA3;
	fma.rn.f32 	%f85, %f125, %f25, %f84;
	mov.f32 	%f86, 0f00000000;
	fma.rn.f32 	%f126, %f85, %f25, %f86;

BB1_43:
	fma.rn.f32 	%f127, %f126, %f124, %f124;
	@%p27 bra 	BB1_45;

	mov.f32 	%f87, 0f3F800000;
	fma.rn.f32 	%f127, %f126, %f25, %f87;

BB1_45:
	and.b32  	%r191, %r218, 2;
	setp.eq.s32	%p30, %r191, 0;
	@%p30 bra 	BB1_47;

	mov.f32 	%f88, 0f00000000;
	mov.f32 	%f89, 0fBF800000;
	fma.rn.f32 	%f127, %f127, %f89, %f88;

BB1_47:
	setp.lt.s32	%p31, %r76, 1;
	@%p31 bra 	BB1_53;

	mad.lo.s32 	%r66, %r6, %r76, %r1;
	mov.u32 	%r219, 0;

BB1_49:
	setp.lt.s32	%p32, %r78, 1;
	@%p32 bra 	BB1_52;

	mad.lo.s32 	%r194, %r219, %r79, %r66;
	mul.wide.s32 	%rd58, %r194, 4;
	add.s64 	%rd59, %rd8, %rd58;
	ld.global.f32 	%f90, [%rd59];
	add.s64 	%rd60, %rd7, %rd58;
	ld.global.f32 	%f91, [%rd60];
	mul.f32 	%f92, %f120, %f90;
	mul.f32 	%f93, %f127, %f91;
	sub.f32 	%f37, %f92, %f93;
	mul.f32 	%f94, %f127, %f90;
	fma.rn.f32 	%f38, %f120, %f91, %f94;
	mov.u32 	%r220, 0;

BB1_51:
	mad.lo.s32 	%r195, %r220, %r79, %r1;
	mul.wide.s32 	%rd61, %r195, 4;
	add.s64 	%rd62, %rd6, %rd61;
	add.s64 	%rd63, %rd5, %rd61;
	ld.global.f32 	%f95, [%rd62];
	mul.f32 	%f96, %f37, %f95;
	ld.global.f32 	%f97, [%rd63];
	mul.f32 	%f98, %f38, %f97;
	sub.f32 	%f99, %f96, %f98;
	mul.f32 	%f100, %f38, %f95;
	fma.rn.f32 	%f101, %f37, %f97, %f100;
	add.s32 	%r196, %r220, %r3;
	mad.lo.s32 	%r197, %r196, %r77, %r202;
	mad.lo.s32 	%r198, %r197, %r76, %r219;
	mad.lo.s32 	%r199, %r198, %r75, %r201;
	mul.wide.s32 	%rd64, %r199, 4;
	add.s64 	%rd65, %rd4, %rd64;
	add.s64 	%rd66, %rd3, %rd64;
	ld.global.f32 	%f102, [%rd65];
	ld.global.f32 	%f103, [%rd66];
	mul.f32 	%f104, %f103, %f101;
	fma.rn.f32 	%f105, %f99, %f102, %f104;
	mul.f32 	%f106, %f99, %f103;
	mul.f32 	%f107, %f102, %f101;
	sub.f32 	%f108, %f106, %f107;
	ld.global.f32 	%f109, [%rd9];
	sqrt.rn.f32 	%f110, %f109;
	ld.global.f32 	%f111, [%rd1];
	fma.rn.f32 	%f112, %f105, %f110, %f111;
	st.global.f32 	[%rd1], %f112;
	ld.global.f32 	%f113, [%rd9];
	sqrt.rn.f32 	%f114, %f113;
	ld.global.f32 	%f115, [%rd2];
	fma.rn.f32 	%f116, %f108, %f114, %f115;
	st.global.f32 	[%rd2], %f116;
	add.s32 	%r220, %r220, 1;
	setp.lt.s32	%p33, %r220, %r78;
	@%p33 bra 	BB1_51;

BB1_52:
	add.s32 	%r219, %r219, 1;
	setp.lt.s32	%p34, %r219, %r76;
	@%p34 bra 	BB1_49;

BB1_53:
	add.s32 	%r202, %r202, 1;
	setp.lt.s32	%p35, %r202, %r77;
	@%p35 bra 	BB1_7;

BB1_54:
	add.s32 	%r201, %r201, 1;
	setp.lt.s32	%p36, %r201, %r75;
	@%p36 bra 	BB1_5;

BB1_55:
	add.s32 	%r200, %r200, 1;
	setp.lt.s32	%p37, %r200, %r74;
	@%p37 bra 	BB1_3;

BB1_56:
	ret;
}


