INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.sim/sim_1/synth/func/xsim/test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.srcs/sim_1/new/fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
