/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [11:0] _02_;
  wire [30:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [18:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~celloutsig_1_14z[1];
  assign celloutsig_1_19z = ~celloutsig_1_16z[10];
  assign celloutsig_0_7z = ~celloutsig_0_2z[17];
  assign celloutsig_1_4z = ~_00_;
  assign celloutsig_0_0z = in_data[80:50] + in_data[46:16];
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] + celloutsig_0_0z[8:4];
  assign celloutsig_1_7z = in_data[154:148] + { _01_[6:4], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_7z[4:2] + celloutsig_1_7z[3:1];
  assign celloutsig_1_14z = { in_data[178:176], celloutsig_1_10z } + celloutsig_1_0z[3:0];
  reg [12:0] _12_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 13'h0000;
    else _12_ <= { in_data[189:179], celloutsig_1_17z, celloutsig_1_15z };
  assign out_data[140:128] = _12_;
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_1_0z[4:1], celloutsig_1_1z };
  assign { _01_[6:4], _02_[1], _00_ } = _13_;
  assign celloutsig_1_16z = { in_data[140:127], celloutsig_1_1z } * { celloutsig_1_6z[13:5], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_1z } * celloutsig_0_2z[12:7];
  assign celloutsig_0_17z = celloutsig_0_2z[16:1] * { celloutsig_0_0z[27:17], celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_19z[5:1] * celloutsig_0_17z[7:3];
  assign celloutsig_1_0z = in_data[131:127] * in_data[176:172];
  assign celloutsig_1_6z = { in_data[116:103], celloutsig_1_1z } * { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_4z = ^ celloutsig_0_0z[6:2];
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[9:8], celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { celloutsig_0_9z[4:0], celloutsig_0_6z };
  assign celloutsig_0_22z = ^ { celloutsig_0_12z[6:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = ^ in_data[133:126];
  assign celloutsig_1_3z = ^ celloutsig_1_0z;
  assign celloutsig_1_8z = ^ celloutsig_1_6z[14:11];
  assign celloutsig_1_10z = ^ { _01_[6:4], _02_[1], _00_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = ^ { celloutsig_1_7z[3:1], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_5z = in_data[79:71] ~^ in_data[90:82];
  assign celloutsig_0_12z = { celloutsig_0_5z[8:4], celloutsig_0_2z[17], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z } ~^ { celloutsig_0_0z[9:7], celloutsig_0_2z[17], celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_0z[24:18] ~^ in_data[28:22];
  assign celloutsig_1_5z = in_data[167:165] ~^ { _01_[6:5], celloutsig_1_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 19'h00000;
    else if (celloutsig_1_16z[10]) celloutsig_0_2z = { in_data[55:42], celloutsig_0_1z };
  assign _01_[3:0] = { celloutsig_1_1z, celloutsig_1_5z };
  assign { _02_[11:2], _02_[0] } = { celloutsig_1_6z[7:6], celloutsig_1_0z, _01_[6:4], _00_ };
  assign { out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
