{"vcs1":{"timestamp_begin":1679775349.084266815, "rt":0.46, "ut":0.14, "st":0.12}}
{"vcselab":{"timestamp_begin":1679775349.603341938, "rt":0.49, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1679775350.140400543, "rt":0.18, "ut":0.05, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679775348.777333670}
{"VCS_COMP_START_TIME": 1679775348.777333670}
{"VCS_COMP_END_TIME": 1679775350.382617736}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238988}}
