/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [26:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  reg [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [24:0] celloutsig_0_26z;
  reg [22:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  reg [30:0] celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_74z;
  wire [5:0] celloutsig_0_76z;
  wire [20:0] celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [36:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~celloutsig_0_33z;
  assign celloutsig_0_43z = ~celloutsig_0_28z[3];
  assign celloutsig_0_70z = ~celloutsig_0_40z;
  assign celloutsig_0_17z = ~celloutsig_0_16z[4];
  assign celloutsig_0_21z = ~celloutsig_0_10z[21];
  assign celloutsig_0_59z = celloutsig_0_20z | ~(celloutsig_0_19z[2]);
  assign celloutsig_0_7z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_4z);
  assign celloutsig_0_15z = celloutsig_0_8z | ~(celloutsig_0_2z);
  assign celloutsig_0_22z = celloutsig_0_9z | ~(celloutsig_0_7z);
  assign celloutsig_0_37z = celloutsig_0_33z | celloutsig_0_22z;
  assign celloutsig_0_39z = celloutsig_0_13z[5] | celloutsig_0_30z;
  assign celloutsig_0_4z = in_data[27] | celloutsig_0_0z[3];
  assign celloutsig_0_54z = celloutsig_0_23z | celloutsig_0_29z;
  assign celloutsig_1_3z = celloutsig_1_1z[2] | celloutsig_1_2z;
  assign celloutsig_1_5z = celloutsig_1_2z | celloutsig_1_0z[5];
  assign celloutsig_0_20z = celloutsig_0_7z | celloutsig_0_13z[3];
  assign celloutsig_0_2z = celloutsig_0_0z[1] | in_data[64];
  assign celloutsig_0_29z = celloutsig_0_1z | celloutsig_0_21z;
  assign celloutsig_0_79z = ~(celloutsig_0_32z[1] ^ celloutsig_0_77z[14]);
  assign celloutsig_0_57z = { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_47z, celloutsig_0_18z[9], celloutsig_0_25z[6:0], celloutsig_0_5z } == { celloutsig_0_49z[1:0], celloutsig_0_18z, celloutsig_0_52z, celloutsig_0_45z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_53z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_54z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } == { celloutsig_0_0z[8:6], celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[118:99] == { in_data[126:122], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_0z[8:1], celloutsig_1_0z, celloutsig_1_5z } == in_data[133:113];
  assign celloutsig_1_15z = { celloutsig_1_0z[11:9], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z } == { celloutsig_1_0z[5], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_0z[5:1], celloutsig_1_15z } == { celloutsig_1_8z[0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:3], celloutsig_1_13z } == in_data[118:114];
  assign celloutsig_0_11z = { in_data[72:58], celloutsig_0_5z, celloutsig_0_8z } == in_data[92:76];
  assign celloutsig_0_33z = celloutsig_0_25z[4:0] >= { celloutsig_0_25z[6:5], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_35z = celloutsig_0_31z >= celloutsig_0_13z[5:1];
  assign celloutsig_0_45z = celloutsig_0_32z[2:0] >= celloutsig_0_32z[5:3];
  assign celloutsig_0_74z = in_data[59:49] >= { celloutsig_0_62z[12:9], celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_53z, celloutsig_0_22z, celloutsig_0_57z, celloutsig_0_59z, celloutsig_0_70z };
  assign celloutsig_0_8z = { celloutsig_0_0z[7:0], celloutsig_0_1z } >= { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_12z } >= celloutsig_0_0z[6:0];
  assign celloutsig_0_0z = in_data[55] ? in_data[52:44] : { in_data[59:56], 1'h0, in_data[54:51] };
  assign celloutsig_0_52z = celloutsig_0_20z ? celloutsig_0_10z[21:18] : { celloutsig_0_47z[3:1], celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[124] ? in_data[118:107] : in_data[184:173];
  assign celloutsig_1_7z = celloutsig_1_6z ? { in_data[138], 1'h1, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, 1'h1, celloutsig_1_3z, 1'h1 } : { celloutsig_1_0z[5:1], celloutsig_1_5z, celloutsig_1_2z, 1'h0 };
  assign celloutsig_0_25z[6:0] = celloutsig_0_9z ? { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_16z } : { celloutsig_0_18z[8:3], celloutsig_0_24z };
  assign celloutsig_0_30z = celloutsig_0_28z[10:5] != celloutsig_0_28z[12:7];
  assign celloutsig_0_38z = { celloutsig_0_19z[11:7], celloutsig_0_2z, celloutsig_0_0z } != { celloutsig_0_31z[0], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_18z[9], celloutsig_0_25z[6:0], celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_40z = celloutsig_0_25z[4:0] != { celloutsig_0_19z[2], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_5z = { in_data[13:12], celloutsig_0_3z, celloutsig_0_3z } != { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } != celloutsig_1_8z;
  assign celloutsig_1_13z = { in_data[128:127], celloutsig_1_6z, celloutsig_1_9z } != { celloutsig_1_11z[5:3], celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z != in_data[74:66];
  assign celloutsig_0_24z = { celloutsig_0_16z[3:1], celloutsig_0_23z, celloutsig_0_15z } != celloutsig_0_16z;
  assign celloutsig_0_41z = { celloutsig_0_0z[6:4], celloutsig_0_2z, celloutsig_0_22z } >> { celloutsig_0_28z[4:2], celloutsig_0_9z, celloutsig_0_29z };
  assign celloutsig_0_46z = { celloutsig_0_5z, celloutsig_0_16z } >> { celloutsig_0_25z[2:1], celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_37z, celloutsig_0_43z };
  assign celloutsig_0_47z = celloutsig_0_41z[3:0] >> { celloutsig_0_16z[4:3], celloutsig_0_38z, celloutsig_0_17z };
  assign celloutsig_0_49z = celloutsig_0_46z[4:1] >> celloutsig_0_0z[5:2];
  assign celloutsig_0_76z = { celloutsig_0_41z[3:0], celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_62z[13:10], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_77z = { celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_43z, celloutsig_0_52z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_76z } >> { celloutsig_0_19z[18:1], celloutsig_0_69z, celloutsig_0_74z, celloutsig_0_69z };
  assign celloutsig_1_8z = { celloutsig_1_0z[3:2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z } >> { celloutsig_1_7z[6], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_11z = in_data[152:116] >> { in_data[182:150], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_19z[17:11], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_8z } >> celloutsig_0_19z;
  assign celloutsig_0_31z = { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z } ^ { celloutsig_0_10z[4:2], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_10z[9:3] ^ { celloutsig_0_28z[6:1], celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_19z[18:16], celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_3z } ^ { celloutsig_0_19z[8:1], celloutsig_0_11z, celloutsig_0_33z };
  assign celloutsig_0_16z = { celloutsig_0_10z[14:12], celloutsig_0_9z, celloutsig_0_4z } ^ { celloutsig_0_0z[4:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[70:63], celloutsig_0_12z, celloutsig_0_15z } ^ { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_26z = in_data[57:33] ^ { celloutsig_0_0z[8:1], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_18z[9], celloutsig_0_25z[6:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_62z = 31'h00000000;
    else if (!celloutsig_1_19z) celloutsig_0_62z = { celloutsig_0_0z[7:4], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[165:163];
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 27'h0000000;
    else if (celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_13z = in_data[92:86];
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 19'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { in_data[18:1], celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 23'h000000;
    else if (celloutsig_1_19z) celloutsig_0_27z = { in_data[69:68], celloutsig_0_7z, celloutsig_0_18z[9], celloutsig_0_25z[6:0], celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_2z) | (in_data[2] & celloutsig_0_1z));
  assign celloutsig_0_44z = ~((celloutsig_0_24z & celloutsig_0_27z[8]) | (celloutsig_0_1z & celloutsig_0_23z));
  assign celloutsig_0_53z = ~((celloutsig_0_9z & celloutsig_0_22z) | (celloutsig_0_8z & celloutsig_0_41z[0]));
  assign celloutsig_0_69z = ~((celloutsig_0_36z & celloutsig_0_4z) | (celloutsig_0_23z & celloutsig_0_43z));
  assign celloutsig_0_78z = ~((celloutsig_0_35z & celloutsig_0_43z) | (celloutsig_0_34z[5] & celloutsig_0_15z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] & celloutsig_1_1z[0]) | (celloutsig_1_0z[3] & celloutsig_1_5z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_11z));
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_10z[3]) | (celloutsig_0_13z[1] & celloutsig_0_7z));
  assign celloutsig_0_25z[7] = celloutsig_0_18z[9];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
