/* SPDX-License-Identifier: GPL-2.0-only
 *
 * Copyright (C) 2022-2023, X-Ring technologies Inc., All rights reserved.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#ifndef __FRANKLIN_SYS_FLOWCTRL_REG__
#define __FRANKLIN_SYS_FLOWCTRL_REG__

#include <linux/io.h>
#include <linux/kernel.h>
// general operate reg api
// cal bit mask
#define BITS_MASK(start_bit, end_bit)       \
	(((BIT((end_bit - start_bit + 1))) - 1) << (start_bit))
#define FLOWCTRL_REG_WRITE(base_addr, offset, val)  flowctrl_reg_write(base_addr, offset, val)
#define FLOWCTRL_REG_READ(base_add, offset)  flowctrl_reg_read(base_add, offset)
#define FLOWCTRL_REG_BIT_WRITE(base_addr, offset, val, start_bit, end_bit) \
	flowctrl_reg_bit_write(base_addr, offset, val, start_bit, end_bit)

void flowctrl_reg_write(const void *base_addr, const u32 offset, const u32 val);
u32 flowctrl_reg_read(const void *base_addr, const u32 offset);
void flowctrl_reg_bit_write(const void *base_addr, u32 offset,
	u32 val, u32 start_bit, u32 end_bit);

// REG ADDR MACRO
// FLOWCTRL
#define FC_QOS_OFFSET              0x1200
#define FC_QOS_ALLOW_ENABL0_OFFSET 0x1224
#define FC_QOS_ALLOW_ENABL1_OFFSET 0x1220

#define FC_FLUX_REQ_RO_OFFSET          0x1204
#define FC_DDR0_QOS_ALLOW_RO_OFFSET    0x1208
#define FC_DDR1_QOS_ALLOW_RO_OFFSET    0x120C
#define FC_DDR2_QOS_ALLOW_RO_OFFSET    0x1210
#define FC_DDR3_QOS_ALLOW_RO_OFFSET    0x1214
#define FC_SYS_QOS_ALLOW_RO_OFFSET     0x1218
#define FC_SYS_RD_QOS_ALLOW0_RO_OFFSET 0x1228
#define FC_SYS_RD_QOS_ALLOW1_RO_OFFSET 0x122C
#define FC_SYS_RD_QOS_ALLOW2_RO_OFFSET 0x1230
#define FC_SYS_RD_QOS_ALLOW3_RO_OFFSET 0x1234
#define FC_SYS_RD_QOS_ALLOW4_RO_OFFSET 0x1238
#define FC_SYS_RD_QOS_ALLOW5_RO_OFFSET 0x123C
#define FC_SYS_RD_QOS_ALLOW6_RO_OFFSET 0x1240
#define FC_SYS_RD_QOS_ALLOW7_RO_OFFSET 0x1244

#define FC_SYS_WR_QOS_ALLOW0_RO_OFFSET 0x1248
#define FC_SYS_WR_QOS_ALLOW1_RO_OFFSET 0x124C
#define FC_SYS_WR_QOS_ALLOW2_RO_OFFSET 0x1250
#define FC_SYS_WR_QOS_ALLOW3_RO_OFFSET 0x1254
#define FC_SYS_WR_QOS_ALLOW4_RO_OFFSET 0x1258
#define FC_SYS_WR_QOS_ALLOW5_RO_OFFSET 0x125C
#define FC_SYS_WR_QOS_ALLOW6_RO_OFFSET 0x1260
#define FC_SYS_WR_QOS_ALLOW7_RO_OFFSET 0x1264

// SYS_TPC
#define TPC_HSS1_NORMAL_CRG_CONFIG0_OFFSET 0x0300
#define TPC_HSS1_NORMAL_CRG_CONFIG1_OFFSET 0x0304
#define TPC_HSS1_NORMAL_CRG_CONFIG2_OFFSET 0x0308
#define TPC_HSS1_NORMAL_CRG_CONFIG3_OFFSET 0x030C
#define TPC_HSS1_NORMAL_CRG_CONFIG4_OFFSET 0x0310
#define TPC_HSS1_NORMAL_CRG_CONFIG5_OFFSET 0x0314
#define TPC_HSS1_NORMAL_CRG_CONFIG6_OFFSET 0x0318
#define TPC_HSS1_NORMAL_CRG_CONFIG7_OFFSET 0x031C
#define TPC_HSS1_NORMAL_CRG_CONFIG8_OFFSET 0x0320
#define TPC_HSS1_NORMAL_CRG_CONFIG9_OFFSET 0x0324

#define TPCx_UFS_CRG_CONFIG0_OFFSET 0x0350
#define TPCx_UFS_CRG_CONFIG1_OFFSET 0x0354
#define TPCx_UFS_CRG_CONFIG2_OFFSET 0x0358 // 配两次
#define TPCx_UFS_CRG_CONFIG3_OFFSET 0x035C

#define TPCx_USB31_CRG_CONFIG0_OFFSET 0x0330
#define TPCx_USB31_CRG_CONFIG1_OFFSET 0x0334
#define TPCx_USB31_CRG_CONFIG2_OFFSET 0x0338 // 配两次
#define TPCx_USB31_CRG_CONFIG3_OFFSET 0x033C

#define TPC_HSS2_NORMAL_CRG_CONFIG0_OFFSET 0x0068
#define TPC_HSS2_NORMAL_CRG_CONFIG1_OFFSET 0x006C
#define TPC_HSS2_NORMAL_CRG_CONFIG2_OFFSET 0x0070
#define TPC_HSS2_NORMAL_CRG_CONFIG3_OFFSET 0x0074
#define TPC_HSS2_NORMAL_CRG_CONFIG4_OFFSET 0x0078
#define TPC_HSS2_NORMAL_CRG_CONFIG5_OFFSET 0x007C
#define TPC_HSS2_NORMAL_CRG_CONFIG6_OFFSET 0x0080
#define TPC_HSS2_NORMAL_CRG_CONFIG7_OFFSET 0x0084
#define TPC_HSS2_NORMAL_CRG_CONFIG8_OFFSET 0x0088
#define TPC_HSS2_NORMAL_CRG_CONFIG9_OFFSET 0x008C

#define TPC_PCIE0_CRG_CONFIG0_OFFSET 0x0090
#define TPC_PCIE0_CRG_CONFIG1_OFFSET 0x0094
#define TPC_PCIE0_CRG_CONFIG2_OFFSET 0x0098
#define TPC_PCIE0_CRG_CONFIG3_OFFSET 0x009C

#define TPC_PCIE1_CRG_CONFIG0_OFFSET 0x00AC
#define TPC_PCIE1_CRG_CONFIG1_OFFSET 0x00B0
#define TPC_PCIE1_CRG_CONFIG2_OFFSET 0x00B4
#define TPC_PCIE1_CRG_CONFIG3_OFFSET 0x00B8

#define TPC_HSS2_TCU_CRG_CONFIG0_OFFSET 0x00C8
#define TPC_HSS2_TCU_CRG_CONFIG1_OFFSET 0x00CC
#define TPC_HSS2_TCU_CRG_CONFIG2_OFFSET 0x00D0
#define TPC_HSS2_TCU_CRG_CONFIG3_OFFSET 0x00D4

#define TPC_DMA_NORMAL_CRG_CONFIG0_OFFSET 0x1380
#define TPC_DMA_NORMAL_CRG_CONFIG1_OFFSET 0x1384
#define TPC_DMA_NORMAL_CRG_CONFIG2_OFFSET 0x1388
#define TPC_DMA_NORMAL_CRG_CONFIG3_OFFSET 0x138C
#define TPC_DMA_NORMAL_CRG_CONFIG4_OFFSET 0x1390
#define TPC_DMA_NORMAL_CRG_CONFIG5_OFFSET 0x1394
#define TPC_DMA_NORMAL_CRG_CONFIG6_OFFSET 0x1398
#define TPC_DMA_NORMAL_CRG_CONFIG7_OFFSET 0x139C
#define TPC_DMA_NORMAL_CRG_CONFIG8_OFFSET 0x13A0
#define TPC_DMA_NORMAL_CRG_CONFIG9_OFFSET 0x13A4

#define TPC_DMA_ALL_CRG_CONFIG0_OFFSET 0x13A8
#define TPC_DMA_ALL_CRG_CONFIG1_OFFSET 0x13AC
#define TPC_DMA_ALL_CRG_CONFIG2_OFFSET 0x13B0
#define TPC_DMA_ALL_CRG_CONFIG3_OFFSET 0x13B4

// // MED1_DPU_TPC: GDMA0~5
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG0_OFFSET 0x0012A8
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG1_OFFSET 0x0012AC
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG2_OFFSET 0x0012B0
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG3_OFFSET 0x0012B4
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG4_OFFSET 0x0012B8
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG5_OFFSET 0x0012BC
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG8_OFFSET 0x0012C0
#define TPC_MED1_DPU_GDMA0_NORMAL_CRG_CONFIG9_OFFSET 0x0012C4

#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG0_OFFSET 0x00B2A8
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG1_OFFSET 0x00B2AC
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG2_OFFSET 0x00B2B0
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG3_OFFSET 0x00B2B4
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG4_OFFSET 0x00B2B8
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG5_OFFSET 0x00B2BC
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG8_OFFSET 0x00B2C0
#define TPC_MED1_DPU_GDMA1_NORMAL_CRG_CONFIG9_OFFSET 0x00B2C4

#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG0_OFFSET 0x00D2A8
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG1_OFFSET 0x00D2AC
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG2_OFFSET 0x00D2B0
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG3_OFFSET 0x00D2B4
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG4_OFFSET 0x00D2B8
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG5_OFFSET 0x00D2BC
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG8_OFFSET 0x00D2C0
#define TPC_MED1_DPU_GDMA2_NORMAL_CRG_CONFIG9_OFFSET 0x00D2C4

#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG0_OFFSET 0x00E2A8
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG1_OFFSET 0x00E2AC
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG2_OFFSET 0x00E2B0
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG3_OFFSET 0x00E2B4
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG4_OFFSET 0x00E2B8
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG5_OFFSET 0x00E2BC
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG8_OFFSET 0x00E2C0
#define TPC_MED1_DPU_GDMA3_NORMAL_CRG_CONFIG9_OFFSET 0x00E2C4

#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG0_OFFSET 0x0102A8
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG1_OFFSET 0x0102AC
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG2_OFFSET 0x0102B0
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG3_OFFSET 0x0102B4
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG4_OFFSET 0x0102B8
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG5_OFFSET 0x0102BC
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG8_OFFSET 0x0102C0
#define TPC_MED1_DPU_GDMA4_NORMAL_CRG_CONFIG9_OFFSET 0x0102C4

#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG0_OFFSET 0x0132A8
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG1_OFFSET 0x0132AC
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG2_OFFSET 0x0132B0
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG3_OFFSET 0x0132B4
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG4_OFFSET 0x0132B8
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG5_OFFSET 0x0132BC
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG8_OFFSET 0x0132C0
#define TPC_MED1_DPU_GDMA5_NORMAL_CRG_CONFIG9_OFFSET 0x0132C4

// MED1_DPU_TPC: VDMA0~3
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG0_OFFSET 0x0022A8
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG1_OFFSET 0x0022AC
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG2_OFFSET 0x0022B0
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG3_OFFSET 0x0022B4
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG4_OFFSET 0x0022B8
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG5_OFFSET 0x0022BC
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG8_OFFSET 0x0022C0
#define TPC_MED1_DPU_VDMA0_NORMAL_CRG_CONFIG9_OFFSET 0x0022C4

#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG0_OFFSET 0x00C2A8
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG1_OFFSET 0x00C2AC
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG2_OFFSET 0x00C2B0
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG3_OFFSET 0x00C2B4
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG4_OFFSET 0x00C2B8
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG5_OFFSET 0x00C2BC
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG8_OFFSET 0x00C2C0
#define TPC_MED1_DPU_VDMA1_NORMAL_CRG_CONFIG9_OFFSET 0x00C2C4

#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG0_OFFSET 0x0112A8
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG1_OFFSET 0x0112AC
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG2_OFFSET 0x0112B0
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG3_OFFSET 0x0112B4
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG4_OFFSET 0x0112B8
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG5_OFFSET 0x0112BC
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG8_OFFSET 0x0112C0
#define TPC_MED1_DPU_VDMA2_NORMAL_CRG_CONFIG9_OFFSET 0x0112C4

#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG0_OFFSET 0x0122A8
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG1_OFFSET 0x0122AC
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG2_OFFSET 0x0122B0
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG3_OFFSET 0x0122B4
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG4_OFFSET 0x0122B8
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG5_OFFSET 0x0122BC
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG8_OFFSET 0x0122C0
#define TPC_MED1_DPU_VDMA3_NORMAL_CRG_CONFIG9_OFFSET 0x0122C4

// MED1_DPU_TPC: WB0_1
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG0_OFFSET 0x05012C
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG1_OFFSET 0x050130
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG2_OFFSET 0x050134
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG3_OFFSET 0x050138
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG4_OFFSET 0x05013C
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG5_OFFSET 0x050140
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG6_OFFSET 0x050144
#define TPC_MED1_DPU_WB_NORMAL_CRG_CONFIG7_OFFSET 0x050148

// MED1_DPU_TPC: DSC_RD0~1
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG0_OFFSET 0x051130
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG1_OFFSET 0x051134
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG2_OFFSET 0x051138
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG3_OFFSET 0x05113C
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG4_OFFSET 0x051140
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG5_OFFSET 0x051144
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG8_OFFSET 0x051150
#define TPC_MED1_DPU_DSC_RD0_NORMAL_CRG_CONFIG9_OFFSET 0x051154

#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG0_OFFSET 0x054130
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG1_OFFSET 0x054134
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG2_OFFSET 0x054138
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG3_OFFSET 0x05413C
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG4_OFFSET 0x054140
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG5_OFFSET 0x054144
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG8_OFFSET 0x054150
#define TPC_MED1_DPU_DSC_RD1_NORMAL_CRG_CONFIG9_OFFSET 0x054154

// MED1_DPU_TPC: DSC_WR0~1
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG0_OFFSET 0x029420
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG1_OFFSET 0x029424
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG2_OFFSET 0x029428
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG3_OFFSET 0x02942C
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG4_OFFSET 0x029430
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG5_OFFSET 0x029434
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG6_OFFSET 0x029438
#define TPC_MED1_DPU_DSC_WR0_NORMAL_CRG_CONFIG7_OFFSET 0x02943C

#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG0_OFFSET 0x029620
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG1_OFFSET 0x029624
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG2_OFFSET 0x029628
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG3_OFFSET 0x02962C
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG4_OFFSET 0x029630
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG5_OFFSET 0x029634
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG6_OFFSET 0x029638
#define TPC_MED1_DPU_DSC_WR1_NORMAL_CRG_CONFIG7_OFFSET 0x02963C

// MED1_DPU_TPC: VEU_RD
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG0_OFFSET 0x200528
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG1_OFFSET 0x20052C
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG2_OFFSET 0x200530
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG3_OFFSET 0x200534
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG4_OFFSET 0x200538
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG5_OFFSET 0x20053C
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG8_OFFSET 0x200540
#define TPC_MED1_DPU_VEU_RD_NORMAL_CRG_CONFIG9_OFFSET 0x200544

// MED1_DPU_TPC: VEU_WR
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG0_OFFSET 0x200E68
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG1_OFFSET 0x200E6C
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG2_OFFSET 0x200E70
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG3_OFFSET 0x200E74
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG4_OFFSET 0x200E78
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG5_OFFSET 0x200E7C
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG6_OFFSET 0x200E80
#define TPC_MED1_DPU_VEU_WR_NORMAL_CRG_CONFIG7_OFFSET 0x200E84

// MED1_DPU: VDMA0~3 GDMA0~5 WB0~1
#define TPC_MED1_DPU_GDMA0_CRG_CONFIG0_OFFSET 0x0012C8
#define TPC_MED1_DPU_GDMA0_CRG_CONFIG1_OFFSET 0x0012CC
#define TPC_MED1_DPU_GDMA0_CRG_CONFIG2_OFFSET 0x0012D0
#define TPC_MED1_DPU_GDMA0_CRG_CONFIG3_OFFSET 0x0012D4

#define TPC_MED1_DPU_VDMA0_CRG_CONFIG0_OFFSET 0x0022C8
#define TPC_MED1_DPU_VDMA0_CRG_CONFIG1_OFFSET 0x0022DC
#define TPC_MED1_DPU_VDMA0_CRG_CONFIG2_OFFSET 0x0022D0
#define TPC_MED1_DPU_VDMA0_CRG_CONFIG3_OFFSET 0x0022D4

#define TPC_MED1_DPU_GDMA1_CRG_CONFIG0_OFFSET 0x00B2C8
#define TPC_MED1_DPU_GDMA1_CRG_CONFIG1_OFFSET 0x00B2CC
#define TPC_MED1_DPU_GDMA1_CRG_CONFIG2_OFFSET 0x00B2D0
#define TPC_MED1_DPU_GDMA1_CRG_CONFIG3_OFFSET 0x00B2D4

#define TPC_MED1_DPU_VDMA1_CRG_CONFIG0_OFFSET 0x00C2C8
#define TPC_MED1_DPU_VDMA1_CRG_CONFIG1_OFFSET 0x00C2CC
#define TPC_MED1_DPU_VDMA1_CRG_CONFIG2_OFFSET 0x00C2D0
#define TPC_MED1_DPU_VDMA1_CRG_CONFIG3_OFFSET 0x00C2D4

#define TPC_MED1_DPU_GDMA2_CRG_CONFIG0_OFFSET 0x00D2C8
#define TPC_MED1_DPU_GDMA2_CRG_CONFIG1_OFFSET 0x00D2CC
#define TPC_MED1_DPU_GDMA2_CRG_CONFIG2_OFFSET 0x00D2D0
#define TPC_MED1_DPU_GDMA2_CRG_CONFIG3_OFFSET 0x00D2D4

#define TPC_MED1_DPU_GDMA3_CRG_CONFIG0_OFFSET 0x00E2C8
#define TPC_MED1_DPU_GDMA3_CRG_CONFIG1_OFFSET 0x00E2CC
#define TPC_MED1_DPU_GDMA3_CRG_CONFIG2_OFFSET 0x00E2D0
#define TPC_MED1_DPU_GDMA3_CRG_CONFIG3_OFFSET 0x00E2D4

#define TPC_MED1_DPU_GDMA4_CRG_CONFIG0_OFFSET 0x0102C8
#define TPC_MED1_DPU_GDMA4_CRG_CONFIG1_OFFSET 0x0102CC
#define TPC_MED1_DPU_GDMA4_CRG_CONFIG2_OFFSET 0x0102D0
#define TPC_MED1_DPU_GDMA4_CRG_CONFIG3_OFFSET 0x0102D4

#define TPC_MED1_DPU_VDMA2_CRG_CONFIG0_OFFSET 0x0112C8
#define TPC_MED1_DPU_VDMA2_CRG_CONFIG1_OFFSET 0x0112CC
#define TPC_MED1_DPU_VDMA2_CRG_CONFIG2_OFFSET 0x0112D0
#define TPC_MED1_DPU_VDMA2_CRG_CONFIG3_OFFSET 0x0112D4

#define TPC_MED1_DPU_VDMA3_CRG_CONFIG0_OFFSET 0x0122C8
#define TPC_MED1_DPU_VDMA3_CRG_CONFIG1_OFFSET 0x0122CC
#define TPC_MED1_DPU_VDMA3_CRG_CONFIG2_OFFSET 0x0122D0
#define TPC_MED1_DPU_VDMA3_CRG_CONFIG3_OFFSET 0x0122D4

#define TPC_MED1_DPU_GDMA5_CRG_CONFIG0_OFFSET 0x0132C8
#define TPC_MED1_DPU_GDMA5_CRG_CONFIG1_OFFSET 0x0132CC
#define TPC_MED1_DPU_GDMA5_CRG_CONFIG2_OFFSET 0x0132D0
#define TPC_MED1_DPU_GDMA5_CRG_CONFIG3_OFFSET 0x0132D4

#define TPC_MED1_DPU_WB0_CRG_CONFIG0_OFFSET 0x0050154
#define TPC_MED1_DPU_WB0_CRG_CONFIG1_OFFSET 0x0050158
#define TPC_MED1_DPU_WB0_CRG_CONFIG2_OFFSET 0x005015C
#define TPC_MED1_DPU_WB0_CRG_CONFIG3_OFFSET 0x0050160

#define TPC_MED1_DPU_WB1_CRG_CONFIG0_OFFSET 0x0050174
#define TPC_MED1_DPU_WB1_CRG_CONFIG1_OFFSET 0x0050178
#define TPC_MED1_DPU_WB1_CRG_CONFIG2_OFFSET 0x005017C
#define TPC_MED1_DPU_WB1_CRG_CONFIG3_OFFSET 0x0050180

// MED1_DPU: DSC_RD0~1 DSC_WR0~1
#define TPC_MED1_DPU_DSC_RD0_CRG_CONFIG0_OFFSET 0x051158
#define TPC_MED1_DPU_DSC_RD0_CRG_CONFIG2_OFFSET 0x051160

#define TPC_MED1_DPU_DSC_RD1_CRG_CONFIG0_OFFSET 0x054158
#define TPC_MED1_DPU_DSC_RD1_CRG_CONFIG2_OFFSET 0x054160

#define TPC_MED1_DPU_DSC_WR0_CRG_CONFIG0_OFFSET 0x029448
#define TPC_MED1_DPU_DSC_WR0_CRG_CONFIG2_OFFSET 0x029450

#define TPC_MED1_DPU_DSC_WR1_CRG_CONFIG0_OFFSET 0x029648
#define TPC_MED1_DPU_DSC_WR1_CRG_CONFIG2_OFFSET 0x029650

// MED1_DPU: VEU_RDMA/VEU_WDMA
#define TPC_MED1_DPU_VEU_RDMA_CRG_CONFIG0_OFFSET 0x200548
#define TPC_MED1_DPU_VEU_RDMA_CRG_CONFIG2_OFFSET 0x200550

#define TPC_MED1_DPU_VEU_WDMA_CRG_CONFIG0_OFFSET 0x200E90
#define TPC_MED1_DPU_VEU_WDMA_CRG_CONFIG2_OFFSET 0x200E98

// MED1_DPU: DPU_AXI~5 TPC-2级
#define TPC_MED1_DPU_AXI0_CRG_CONFIG0_OFFSET 0x05805C
#define TPC_MED1_DPU_AXI0_CRG_CONFIG1_OFFSET 0x058060
#define TPC_MED1_DPU_AXI0_CRG_CONFIG2_OFFSET 0x058064
#define TPC_MED1_DPU_AXI0_CRG_CONFIG3_OFFSET 0x058068

#define TPC_MED1_DPU_AXI1_CRG_CONFIG0_OFFSET 0x058074
#define TPC_MED1_DPU_AXI1_CRG_CONFIG1_OFFSET 0x058078
#define TPC_MED1_DPU_AXI1_CRG_CONFIG2_OFFSET 0x05807C
#define TPC_MED1_DPU_AXI1_CRG_CONFIG3_OFFSET 0x058080

#define TPC_MED1_DPU_AXI2_CRG_CONFIG0_OFFSET 0x05808C
#define TPC_MED1_DPU_AXI2_CRG_CONFIG1_OFFSET 0x058090
#define TPC_MED1_DPU_AXI2_CRG_CONFIG2_OFFSET 0x058094
#define TPC_MED1_DPU_AXI2_CRG_CONFIG3_OFFSET 0x058098

#define TPC_MED1_DPU_AXI3_CRG_CONFIG0_OFFSET 0x0580A4
#define TPC_MED1_DPU_AXI3_CRG_CONFIG1_OFFSET 0x0580A8
#define TPC_MED1_DPU_AXI3_CRG_CONFIG2_OFFSET 0x0580AC
#define TPC_MED1_DPU_AXI3_CRG_CONFIG3_OFFSET 0x0580B0

#define TPC_MED1_DPU_AXI4_CRG_CONFIG0_OFFSET 0x0580BC
#define TPC_MED1_DPU_AXI4_CRG_CONFIG1_OFFSET 0x0580C0
#define TPC_MED1_DPU_AXI4_CRG_CONFIG2_OFFSET 0x0580C4
#define TPC_MED1_DPU_AXI4_CRG_CONFIG3_OFFSET 0x0580C8

#define TPC_MED1_DPU_AXI5_CRG_CONFIG0_OFFSET 0x0580D4
#define TPC_MED1_DPU_AXI5_CRG_CONFIG1_OFFSET 0x0580D8
#define TPC_MED1_DPU_AXI5_CRG_CONFIG2_OFFSET 0x0580DC
#define TPC_MED1_DPU_AXI5_CRG_CONFIG3_OFFSET 0x0580E0
// MED1_TPC
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG0_OFFSET 0x0
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG1_OFFSET 0x04
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG2_OFFSET 0x08
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG3_OFFSET 0x0C
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG4_OFFSET 0x10
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG5_OFFSET 0x14
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG6_OFFSET 0x18
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG7_OFFSET 0x1C
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG8_OFFSET 0x20
#define TPC_MED1_CTRL_NORMAL_CRG_CONFIG9_OFFSET 0x24

#define TPC_MED1_TCU_CRG_CONFIG0_OFFSET 0x30
#define TPC_MED1_TCU_CRG_CONFIG1_OFFSET 0x34
#define TPC_MED1_TCU_CRG_CONFIG2_OFFSET 0x38
#define TPC_MED1_TCU_CRG_CONFIG3_OFFSET 0x3C

// main_TPC: NPU
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG0_OFFSET 0x1300
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG1_OFFSET 0x1304
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG2_OFFSET 0x1308
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG3_OFFSET 0x130C
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG4_OFFSET 0x1310
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG5_OFFSET 0x1314
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG6_OFFSET 0x1318
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG7_OFFSET 0x131C
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG8_OFFSET 0x1320
#define TPC_MAIN_NPU_NORMAL_CRG_CONFIG9_OFFSET 0x1324

#define TPC_MAIN_NPU_ALL_CRG_CONFIG0_OFFSET 0x1328
#define TPC_MAIN_NPU_ALL_CRG_CONFIG1_OFFSET 0x132C
#define TPC_MAIN_NPU_ALL_CRG_CONFIG2_OFFSET 0x1330
#define TPC_MAIN_NPU_ALL_CRG_CONFIG3_OFFSET 0x1334

// main_TPC: GPU
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG0_OFFSET 0x0100
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG1_OFFSET 0x0104
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG2_OFFSET 0x0108
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG3_OFFSET 0x010C
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG4_OFFSET 0x0110
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG5_OFFSET 0x0114
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG6_OFFSET 0x0118
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG7_OFFSET 0x011C
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG8_OFFSET 0x0120
#define TPC_MAIN_GPU_NORMAL_CRG_CONFIG9_OFFSET 0x0124

#define TPC_MAIN_GPU0_CRG_CONFIG0_OFFSET 0x0130
#define TPC_MAIN_GPU0_CRG_CONFIG1_OFFSET 0x0134
#define TPC_MAIN_GPU0_CRG_CONFIG2_OFFSET 0x0138
#define TPC_MAIN_GPU0_CRG_CONFIG3_OFFSET 0x013C

#define TPC_MAIN_GPU1_CRG_CONFIG0_OFFSET 0x0150
#define TPC_MAIN_GPU1_CRG_CONFIG1_OFFSET 0x0154
#define TPC_MAIN_GPU1_CRG_CONFIG2_OFFSET 0x0158
#define TPC_MAIN_GPU1_CRG_CONFIG3_OFFSET 0x015C

#define TPC_MAIN_GPU2_CRG_CONFIG0_OFFSET 0x0170
#define TPC_MAIN_GPU2_CRG_CONFIG1_OFFSET 0x0174
#define TPC_MAIN_GPU2_CRG_CONFIG2_OFFSET 0x0178
#define TPC_MAIN_GPU2_CRG_CONFIG3_OFFSET 0x017C

#define TPC_MAIN_GPU3_CRG_CONFIG0_OFFSET 0x0190
#define TPC_MAIN_GPU3_CRG_CONFIG1_OFFSET 0x0194
#define TPC_MAIN_GPU3_CRG_CONFIG2_OFFSET 0x0198
#define TPC_MAIN_GPU3_CRG_CONFIG3_OFFSET 0x019C

// main_TPC: SYS
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG0_OFFSET 0x1280
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG1_OFFSET 0x1284
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG2_OFFSET 0x1288
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG3_OFFSET 0x128C
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG4_OFFSET 0x1290
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG5_OFFSET 0x1294
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG6_OFFSET 0x1298
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG7_OFFSET 0x129C
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG8_OFFSET 0x12A0
#define TPC_MAIN_SYS1_NORMAL_CRG_CONFIG9_OFFSET 0x12A4

#define TPC_MAIN_SYS1_CRG_CONFIG0_OFFSET 0x12A8
#define TPC_MAIN_SYS1_CRG_CONFIG1_OFFSET 0x12AC
#define TPC_MAIN_SYS1_CRG_CONFIG2_OFFSET 0x12B0
#define TPC_MAIN_SYS1_CRG_CONFIG3_OFFSET 0x12B4

// venc_tpc rst
#define M2_VENC_TPC_CRG_OFFSET1 0x10
#define M2_VENC_TPC_CRG_OFFSET2 0x90

#define TPC_MED1_VDEC_CRG_CONFIG0_OFFSET 0x50
#define TPC_MED1_VDEC_CRG_CONFIG1_OFFSET 0x54
#define TPC_MED1_VDEC_CRG_CONFIG2_OFFSET 0x58
#define TPC_MED1_VDEC_CRG_CONFIG3_OFFSET 0x5c

#define TPC_MED2_CTRL_VENC_CRG_CONFIG0_OFFSET 0x00B0
#define TPC_MED2_CTRL_VENC_CRG_CONFIG1_OFFSET 0x00B4
#define TPC_MED2_CTRL_VENC_CRG_CONFIG2_OFFSET 0x00B8
#define TPC_MED2_CTRL_VENC_CRG_CONFIG3_OFFSET 0x00BC

// MED2_CTRL
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG0_OFFSET 0x0000
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG1_OFFSET 0x0004
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG2_OFFSET 0x0008
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG3_OFFSET 0x000C
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG4_OFFSET 0x0010
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG5_OFFSET 0x0014
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG6_OFFSET 0x0018
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG7_OFFSET 0x001C
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG8_OFFSET 0x0020
#define TPC_MED2_CTRL_NORMAL_CRG_CONFIG9_OFFSET 0x0024

#define TPC_MED2_CTRL_TCU_CRG_CONFIG0_OFFSET 0x0030
#define TPC_MED2_CTRL_TCU_CRG_CONFIG1_OFFSET 0x0034
#define TPC_MED2_CTRL_TCU_CRG_CONFIG2_OFFSET 0x0038
#define TPC_MED2_CTRL_TCU_CRG_CONFIG3_OFFSET 0x003C

#endif
