<stg><name>accelerator_controller_Pipeline_VITIS_LOOP_60_4</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %cmp_i_i58_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i58

]]></Node>
<StgValue><ssdm name="cmp_i_i58_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %array_back1_bias_change_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %array_back1_bias_change_1_reload

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln13_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="sext_ln13_3_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln13_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_2

]]></Node>
<StgValue><ssdm name="sext_ln13_2_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %array_back1_bias_change_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %array_back1_bias_change_reload

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln13_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="sext_ln13_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13

]]></Node>
<StgValue><ssdm name="sext_ln13_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln13_3_cast = sext i16 %sext_ln13_3_read

]]></Node>
<StgValue><ssdm name="sext_ln13_3_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln13_2_cast = sext i16 %sext_ln13_2_read

]]></Node>
<StgValue><ssdm name="sext_ln13_2_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln13_1_cast = sext i16 %sext_ln13_1_read

]]></Node>
<StgValue><ssdm name="sext_ln13_1_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln13_cast = sext i16 %sext_ln13_read

]]></Node>
<StgValue><ssdm name="sext_ln13_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %store_ln59 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body67:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body67:1 %icmp_ln60 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body67:2 %add_ln60 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body67:3 %br_ln60 = br i1 %icmp_ln60, void %for.body67.split, void %for.body67.cleanup157_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="3">
<![CDATA[
for.body67.split:0 %trunc_ln60 = trunc i3 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="13" op_3_bw="2" op_4_bw="13" op_5_bw="2" op_6_bw="13" op_7_bw="2" op_8_bw="13" op_9_bw="13" op_10_bw="2">
<![CDATA[
for.body67.split:5 %zext_ln13_1_cast = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 0, i2 1, i13 4096, i2 2, i13 0, i2 3, i13 4096, i13 0, i2 %trunc_ln60

]]></Node>
<StgValue><ssdm name="zext_ln13_1_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="13">
<![CDATA[
for.body67.split:10 %zext_ln13_1 = zext i13 %zext_ln13_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:11 %mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:24 %mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body67.split:37 %icmp_ln109 = icmp_eq  i3 %j_1, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body67.split:38 %and_ln109 = and i1 %cmp_i_i58_read, i1 %icmp_ln109

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body67.split:39 %br_ln109 = br i1 %and_ln109, void %for.inc151, void %for.body67.cleanup157_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
<literal name="and_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc151:0 %store_ln59 = store i3 %add_ln60, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
<literal name="and_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc151:1 %br_ln60 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:11 %mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:24 %mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="13" op_3_bw="2" op_4_bw="13" op_5_bw="2" op_6_bw="13" op_7_bw="2" op_8_bw="13" op_9_bw="13" op_10_bw="2">
<![CDATA[
for.body67.split:4 %zext_ln13_cast = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 0, i2 1, i13 0, i2 2, i13 4096, i2 3, i13 4096, i13 0, i2 %trunc_ln60

]]></Node>
<StgValue><ssdm name="zext_ln13_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="13">
<![CDATA[
for.body67.split:6 %zext_ln13 = zext i13 %zext_ln13_cast

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:7 %mul_ln13 = mul i28 %sext_ln13_cast, i28 %zext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:8 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
for.body67.split:9 %shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:11 %mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:12 %add_ln13 = add i28 %shl_ln, i28 %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:21 %mul_ln13_2 = mul i28 %sext_ln13_2_cast, i28 %zext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:22 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
for.body67.split:23 %shl_ln13_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_3, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:24 %mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:25 %add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body67.split:1 %specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body67.split:2 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body67.split:3 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:12 %add_ln13 = add i28 %shl_ln, i28 %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:13 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body67.split:14 %add_ln13_1 = add i16 %trunc_ln1, i16 %array_back1_bias_change_reload_read

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body67.split:15 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln13_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="16">
<![CDATA[
for.body67.split:16 %sext_ln22 = sext i16 %add_ln13_1

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body67.split:17 %mul_ln22 = mul i26 %sext_ln22, i26 409

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:18 %trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="14">
<![CDATA[
for.body67.split:19 %sext_ln22_1 = sext i14 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body67.split:20 %array_out1_output_k = select i1 %tmp, i16 %sext_ln22_1, i16 %add_ln13_1

]]></Node>
<StgValue><ssdm name="array_out1_output_k"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body67.split:25 %add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:26 %weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="weight_out_sum_output_out"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body67.split:27 %bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %array_back1_bias_change_1_reload_read

]]></Node>
<StgValue><ssdm name="bias_out_net_sum"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body67.split:28 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="16">
<![CDATA[
for.body67.split:29 %sext_ln22_2 = sext i16 %bias_out_net_sum

]]></Node>
<StgValue><ssdm name="sext_ln22_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body67.split:30 %mul_ln22_1 = mul i26 %sext_ln22_2, i26 409

]]></Node>
<StgValue><ssdm name="mul_ln22_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:31 %output = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22_1, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
for.body67.split:32 %sext_ln22_3 = sext i14 %output

]]></Node>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body67.split:33 %output_2 = select i1 %tmp_1, i16 %sext_ln22_3, i16 %bias_out_net_sum

]]></Node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body67.split:34 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_2, i16 %array_out1_output_k

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
for.body67.split:35 %zext_ln81 = zext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:36 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P0A, i64 %data_out, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.body67.cleanup157_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
