Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.15 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.15 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: sync_statemachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : sync_statemachine.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : sync_statemachine
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : sync_statemachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : sync_statemachine.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : YES

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 119: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero1                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0038> created at line 135.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 1
 12-bit subtractor                 : 1
# Registers                        : 24
 1-bit register                    : 16
 12-bit register                   : 6
 4-bit register                    : 2
# Multiplexers                     : 1
 12-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register zero1_dur_6 equivalent to zero1_dur_4 has been removed
Register sync_dur_9 equivalent to sync_dur_10 has been removed
Register pos_dur_3 equivalent to sync_dur_10 has been removed
Register zero1_dur_3 equivalent to sync_dur_2 has been removed
Register zero2_dur_3 equivalent to sync_dur_2 has been removed
Register neg_dur_3 equivalent to sync_dur_2 has been removed
Register sync_dur_8 equivalent to sync_dur_4 has been removed
Register pos_dur_1 equivalent to sync_dur_6 has been removed
Register neg_dur_2 equivalent to sync_dur_6 has been removed
Register zero1_dur_4 equivalent to sync_dur_6 has been removed
Register zero2_dur_7 equivalent to sync_dur_6 has been removed
Register zero2_dur_5 equivalent to sync_dur_6 has been removed
Register neg_dur_6 equivalent to sync_dur_6 has been removed
Register zero1_dur_2 equivalent to sync_dur_6 has been removed
Register pos_dur_4 equivalent to sync_dur_6 has been removed
Register pos_dur_6 equivalent to sync_dur_6 has been removed
Register zero2_dur_8 equivalent to zero2_dur_1 has been removed
Register zero2_dur_2 equivalent to zero2_dur_1 has been removed
Register zero1_dur_5 equivalent to neg_dur_5 has been removed
Register neg_dur_5 equivalent to pos_dur_5 has been removed
Register neg_dur_0 equivalent to pos_dur_5 has been removed
Register pos_dur_0 equivalent to zero2_dur_6 has been removed
Register pos_dur_5 equivalent to zero2_dur_6 has been removed
Register pos_dur_2 equivalent to zero2_dur_6 has been removed
Found area constraint ratio of 100 (+ 5) on block sync_statemachine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sync_statemachine.ngr
Top Level Output File Name         : sync_statemachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 16

Macro Statistics :
# Registers                        : 37
#      1-bit register              : 37
# Multiplexers                     : 1
#      2-to-1 multiplexer          : 1
# Adders/Subtractors               : 1
#      12-bit subtractor           : 1

Cell Usage :
# BELS                             : 155
#      GND                         : 1
#      LUT1                        : 10
#      LUT1_L                      : 6
#      LUT2                        : 26
#      LUT2_L                      : 2
#      LUT3                        : 9
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 36
#      LUT4_D                      : 4
#      LUT4_L                      : 28
#      MUXCY                       : 11
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 46
#      FDC                         : 12
#      FDCE                        : 4
#      FDCP                        : 12
#      FDP                         : 6
#      FDPE                        : 2
#      FDR                         : 3
#      FDRS                        : 1
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 10
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                      69  out of   1920     3%  
 Number of Slice Flip Flops:            46  out of   3840     1%  
 Number of 4 input LUTs:               128  out of   3840     3%  
 Number of bonded IOBs:                 15  out of    141    10%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.845ns (Maximum Frequency: 171.086MHz)
   Minimum input arrival time before clock: 5.934ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_i'
Delay:               5.845ns (Levels of Logic = 5)
  Source:            state_count_0 (FF)
  Destination:       state_count_4 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: state_count_0 to state_count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.626   0.577  state_count_0 (state_count_0)
     LUT4:I0->O            4   0.479   0.629  _n001937 (CHOICE207)
     LUT3:I2->O           19   0.479   1.102  _n001950 (_n0019)
     LUT4_L:I3->LO         1   0.479   0.100  Mmux__n0031_Result<4>31 (CHOICE164)
     LUT4:I3->O            1   0.479   0.240  Mmux__n0031_Result<4>38 (CHOICE166)
     LUT4_L:I2->LO         1   0.479   0.000  Mmux__n0031_Result<4>75 (_n0031<4>)
     FDCP:D                    0.176          state_count_4
    ----------------------------------------
    Total                      5.845ns (3.197ns logic, 2.648ns route)
                                       (54.7% logic, 45.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
Offset:              5.934ns (Levels of Logic = 5)
  Source:            line_begin_i (PAD)
  Destination:       state_count_2 (FF)
  Destination Clock: clk_i rising

  Data Path: line_begin_i to state_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.679   0.240  line_begin_i_IBUF (line_begin_i_IBUF)
     LUT3:I0->O            6   0.479   0.688  _n00491 (_n0049)
     LUT4:I1->O            5   0.479   0.658  Ker48231 (N4825)
     LUT2:I0->O            3   0.479   0.577  Mmux__n0031_Result<6>0 (CHOICE210)
     LUT4_L:I3->LO         1   0.479   0.000  Mmux__n0031_Result<4>75 (_n0031<4>)
     FDCP:D                    0.176          state_count_4
    ----------------------------------------
    Total                      5.934ns (3.771ns logic, 2.163ns route)
                                       (63.5% logic, 36.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            tsg_ok_o (FF)
  Destination:       tsg_ok_o (PAD)
  Source Clock:      clk_i rising

  Data Path: tsg_ok_o to tsg_ok_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.626   0.240  tsg_ok_o (tsg_ok_o_OBUF)
     OBUF:I->O                 4.240          tsg_ok_o_OBUF (tsg_ok_o)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

=========================================================================
CPU : 14.73 / 16.33 s | Elapsed : 15.00 / 16.00 s
 
--> 

Total memory usage is 68620 kilobytes


