# Computer architecture


- [Computer architecture](https://en.wikipedia.org/wiki/Computer_architecture)
- [Abstraction layer](https://en.wikipedia.org/wiki/Abstraction_layer)
- [Address space](https://en.wikipedia.org/wiki/Address_space)
- [Addressing mode](https://en.wikipedia.org/wiki/Addressing_mode)
- [Aperture (computer memory)](https://en.wikipedia.org/wiki/Aperture_(computer_memory))
- [Approximate computing](https://en.wikipedia.org/wiki/Approximate_computing)
- [Autonomous decentralized system](https://en.wikipedia.org/wiki/Autonomous_decentralized_system)
- [Berkeley IRAM project](https://en.wikipedia.org/wiki/Berkeley_IRAM_project)
- [Branch Queue](https://en.wikipedia.org/wiki/Branch_Queue)
- [Bridging model](https://en.wikipedia.org/wiki/Bridging_model)
- [Byte addressing](https://en.wikipedia.org/wiki/Byte_addressing)
- [Cache (computing)](https://en.wikipedia.org/wiki/Cache_(computing))
- [Cache hierarchy](https://en.wikipedia.org/wiki/Cache_hierarchy)
- [Cache pollution](https://en.wikipedia.org/wiki/Cache_pollution)
- [Cellular architecture](https://en.wikipedia.org/wiki/Cellular_architecture)
- [Comparison of CPU microarchitectures](https://en.wikipedia.org/wiki/Comparison_of_CPU_microarchitectures)
- [Comparison of instruction set architectures](https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures)
- [Computational RAM](https://en.wikipedia.org/wiki/Computational_RAM)
- [Computer architecture simulator](https://en.wikipedia.org/wiki/Computer_architecture_simulator)
- [Computer data storage](https://en.wikipedia.org/wiki/Computer_data_storage)
- [Dataflow](https://en.wikipedia.org/wiki/Dataflow)
- [Dataflow architecture](https://en.wikipedia.org/wiki/Dataflow_architecture)
- [Directory-based cache coherence](https://en.wikipedia.org/wiki/Directory-based_cache_coherence)
- [Directory-based coherence](https://en.wikipedia.org/wiki/Directory-based_coherence)
- [DOPIPE](https://en.wikipedia.org/wiki/DOPIPE)
- [Dual pipelining](https://en.wikipedia.org/wiki/Dual_pipelining)
- [Duncan's Taxonomy](https://en.wikipedia.org/wiki/Duncan%27s_Taxonomy)
- [Fault-tolerant computer system](https://en.wikipedia.org/wiki/Fault-tolerant_computer_system)
- [Feng's classification](https://en.wikipedia.org/wiki/Feng%27s_classification)
- [Frequency scaling](https://en.wikipedia.org/wiki/Frequency_scaling)
- [Hardware architect](https://en.wikipedia.org/wiki/Hardware_architect)
- [Harvard architecture](https://en.wikipedia.org/wiki/Harvard_architecture)
- [Hybrid-core computing](https://en.wikipedia.org/wiki/Hybrid-core_computing)
- [IBM System/360 architecture](https://en.wikipedia.org/wiki/IBM_System/360_architecture)
- [Instruction prefetch](https://en.wikipedia.org/wiki/Instruction_prefetch)
- [Instruction window](https://en.wikipedia.org/wiki/Instruction_window)
- [Load/store architecture](https://en.wikipedia.org/wiki/Load/store_architecture)
- [Loadâ€“store unit](https://en.wikipedia.org/wiki/Load%E2%80%93store_unit)
- [Machine Check Architecture](https://en.wikipedia.org/wiki/Machine_Check_Architecture)
- [Manycore processor](https://en.wikipedia.org/wiki/Manycore_processor)
- [MCDRAM](https://en.wikipedia.org/wiki/MCDRAM)
- [Memory dependence prediction](https://en.wikipedia.org/wiki/Memory_dependence_prediction)
- [Memory disambiguation](https://en.wikipedia.org/wiki/Memory_disambiguation)
- [Memory hierarchy](https://en.wikipedia.org/wiki/Memory_hierarchy)
- [Memory management](https://en.wikipedia.org/wiki/Memory_management)
- [Memory ordering](https://en.wikipedia.org/wiki/Memory_ordering)
- [Microarchitecture simulation](https://en.wikipedia.org/wiki/Microarchitecture_simulation)
- [Modified Harvard architecture](https://en.wikipedia.org/wiki/Modified_Harvard_architecture)
- [Multi-core processor](https://en.wikipedia.org/wiki/Multi-core_processor)
- [Network Centric Product Support](https://en.wikipedia.org/wiki/Network_Centric_Product_Support)
- [NonStop (server computers)](https://en.wikipedia.org/wiki/NonStop_(server_computers))
- [Northbound interface](https://en.wikipedia.org/wiki/Northbound_interface)
- [Open architecture](https://en.wikipedia.org/wiki/Open_architecture)
- [Popek and Goldberg virtualization requirements](https://en.wikipedia.org/wiki/Popek_and_Goldberg_virtualization_requirements)
- [Processor register](https://en.wikipedia.org/wiki/Processor_register)
- [Random-access memory](https://en.wikipedia.org/wiki/Random-access_memory)
- [Reference model](https://en.wikipedia.org/wiki/Reference_model)
- [Register file](https://en.wikipedia.org/wiki/Register_file)
- [Register memory architecture](https://en.wikipedia.org/wiki/Register_memory_architecture)
- [Register renaming](https://en.wikipedia.org/wiki/Register_renaming)
- [Scalability](https://en.wikipedia.org/wiki/Scalability)
- [Shared memory](https://en.wikipedia.org/wiki/Shared_memory)
- [Simultaneous multithreading](https://en.wikipedia.org/wiki/Simultaneous_multithreading)
- [Single instruction, multiple threads](https://en.wikipedia.org/wiki/Single_instruction,_multiple_threads)
- [Single-core](https://en.wikipedia.org/wiki/Single-core)
- [Slot (computer architecture)](https://en.wikipedia.org/wiki/Slot_(computer_architecture))
- [SpiNNaker](https://en.wikipedia.org/wiki/SpiNNaker)
- [Stanford DASH](https://en.wikipedia.org/wiki/Stanford_DASH)
- [Stream processing](https://en.wikipedia.org/wiki/Stream_processing)
- [Superscalar processor](https://en.wikipedia.org/wiki/Superscalar_processor)
- [Synchronous Data Flow](https://en.wikipedia.org/wiki/Synchronous_Data_Flow)
- [Tagged architecture](https://en.wikipedia.org/wiki/Tagged_architecture)
- [Temporal multithreading](https://en.wikipedia.org/wiki/Temporal_multithreading)
- [Transport triggered architecture](https://en.wikipedia.org/wiki/Transport_triggered_architecture)
- [Vectored interrupt](https://en.wikipedia.org/wiki/Vectored_interrupt)
- [Von Neumann architecture](https://en.wikipedia.org/wiki/Von_Neumann_architecture)
- [Xeon Phi](https://en.wikipedia.org/wiki/Xeon_Phi)
- [Xputer](https://en.wikipedia.org/wiki/Xputer)
- [Zero address arithmetic](https://en.wikipedia.org/wiki/Zero_address_arithmetic)