<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\download1\fpga\ISE\ISE_app\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ov5640_udp_pc.twx
ov5640_udp_pc.ncd -o ov5640_udp_pc.twr ov5640_udp_pc.pcf -ucf eth_top.ucf

</twCmdLine><twDesign>ov5640_udp_pc.ncd</twDesign><twDesignPath>ov5640_udp_pc.ncd</twDesignPath><twPCF>ov5640_udp_pc.pcf</twPCF><twPcfPath>ov5640_udp_pc.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_cam_pclk_pin = PERIOD cam_pclk_pin 24000 kHz;" ScopeName="">TS_cam_pclk_pin = PERIOD TIMEGRP &quot;cam_pclk_pin&quot; 24 MHz HIGH 50%;</twConstName><twItemCnt>80538</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4592</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.738</twMinPer></twConstHead><twPathRptBanner iPaths="420" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0 (SLICE_X17Y10.AX), 420 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.928</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twTotPathDel>11.655</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>11.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.943</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twTotPathDel>11.642</twTotPathDel><twClkSkew dest = "0.412" src = "0.458">0.046</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;9&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>4.017</twRouteDel><twTotDel>11.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.953</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twTotPathDel>11.630</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>11.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="420" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1 (SLICE_X17Y10.BX), 420 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.971</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twTotPathDel>11.612</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.987</twRouteDel><twTotDel>11.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.986</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twTotPathDel>11.599</twTotPathDel><twClkSkew dest = "0.412" src = "0.458">0.046</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;9&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.974</twRouteDel><twTotDel>11.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.996</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twTotPathDel>11.587</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.962</twRouteDel><twTotDel>11.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="420" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2 (SLICE_X17Y10.CX), 420 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.091</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twTotPathDel>11.492</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P2</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>11.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.106</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twTotPathDel>11.479</twTotPathDel><twClkSkew dest = "0.412" src = "0.458">0.046</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;9&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M18</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P2</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.854</twRouteDel><twTotDel>11.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.116</twSlack><twSrc BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType="FF">u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twTotPathDel>11.467</twTotPathDel><twClkSkew dest = "0.412" src = "0.460">0.048</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twSrc><twDest BELType='FF'>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P2</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/n0097&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square&lt;3&gt;</twComp><twBEL>u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2</twBEL></twPathDel><twLogDel>7.625</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>11.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">cam_pclk_BUFGP</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cam_pclk_pin = PERIOD TIMEGRP &quot;cam_pclk_pin&quot; 24 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.ADDRB12), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9</twSrc><twDest BELType="RAM">u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.287</twTotPathDel><twClkSkew dest = "0.125" src = "0.120">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9</twSrc><twDest BELType='RAM'>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr&lt;9&gt;</twComp><twBEL>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8</twSrc><twDest BELType="RAM">u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.291</twTotPathDel><twClkSkew dest = "0.125" src = "0.120">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8</twSrc><twDest BELType='RAM'>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr&lt;9&gt;</twComp><twBEL>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.WEA1), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2</twSrc><twDest BELType="RAM">u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.291</twTotPathDel><twClkSkew dest = "0.125" src = "0.121">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2</twSrc><twDest BELType='RAM'>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly&lt;2&gt;</twComp><twBEL>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.WEA1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cam_pclk_BUFGP</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_cam_pclk_pin = PERIOD TIMEGRP &quot;cam_pclk_pin&quot; 24 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA" logResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="cam_pclk_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKB" logResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="cam_pclk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA" logResource="u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="cam_pclk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_eth_rxc_pin = PERIOD eth_rxc_pin 125000 kHz;" ScopeName="">TS_eth_rxc_pin = PERIOD TIMEGRP &quot;eth_rxc_pin&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>189550</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3907</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.764</twMinPer></twConstHead><twPathRptBanner iPaths="13135" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/u_udp/u_udp_tx/check_buffer_16 (SLICE_X3Y39.A4), 13135 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twTotPathDel>7.698</twTotPathDel><twClkSkew dest = "0.540" src = "0.571">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;13&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;12&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n136481</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twBEL></twPathDel><twLogDel>3.708</twLogDel><twRouteDel>3.990</twRouteDel><twTotDel>7.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twTotPathDel>7.670</twTotPathDel><twClkSkew dest = "0.540" src = "0.571">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;14&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;12&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n136481</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twBEL></twPathDel><twLogDel>3.597</twLogDel><twRouteDel>4.073</twRouteDel><twTotDel>7.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twTotPathDel>7.655</twTotPathDel><twClkSkew dest = "0.540" src = "0.571">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;12&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;12&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n136481</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_16</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>3.990</twRouteDel><twTotDel>7.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17880" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/u_udp/u_udp_tx/check_buffer_18 (SLICE_X1Y40.B1), 17880 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twTotPathDel>7.630</twTotPathDel><twClkSkew dest = "0.541" src = "0.571">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;13&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;5&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n1364101</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twBEL></twPathDel><twLogDel>3.678</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>7.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twTotPathDel>7.602</twTotPathDel><twClkSkew dest = "0.541" src = "0.571">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;14&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;5&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n1364101</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twBEL></twPathDel><twLogDel>3.567</twLogDel><twRouteDel>4.035</twRouteDel><twTotDel>7.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType="FF">u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twTotPathDel>7.587</twTotPathDel><twClkSkew dest = "0.541" src = "0.571">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_udp/u_udp_tx/ip_head_35</twSrc><twDest BELType='FF'>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_42</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ip_head_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_35</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ip_head_120</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;11</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;8</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;10</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;_14</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut&lt;12&gt;</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_eth_top/u_udp/u_udp_tx/check_buffer&lt;5&gt;</twComp><twBEL>u_eth_top/u_udp/u_udp_tx/Mmux__n1364101</twBEL><twBEL>u_eth_top/u_udp/u_udp_tx/check_buffer_18</twBEL></twPathDel><twLogDel>3.635</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>7.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv (SLICE_X33Y24.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl</twSrc><twDest BELType="FF">u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv</twDest><twTotPathDel>3.036</twTotPathDel><twClkSkew dest = "0.329" src = "0.945">0.616</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl</twSrc><twDest BELType='FF'>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X18Y18.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">eth_rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X18Y18.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxdv_t&lt;0&gt;</twComp><twBEL>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxdv_t&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv</twComp><twBEL>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv_rstpot</twBEL><twBEL>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv</twBEL></twPathDel><twLogDel>1.789</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>3.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_eth_rxc_pin = PERIOD TIMEGRP &quot;eth_rxc_pin&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10 (SLICE_X8Y57.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twSrc><twDest BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twSrc><twDest BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;10&gt;</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;10&gt;</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6 (SLICE_X9Y56.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twSrc><twDest BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twSrc><twDest BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X10Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType="FF">u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType='FF'>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth_rx_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rxc_pin = PERIOD TIMEGRP &quot;eth_rxc_pin&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="eth_rx_clk"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/clkin_buf_inst/I0" logResource="u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/clkin_buf_inst/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_ibuf"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tockper" slack="5.751" period="8.000" constraintValue="8.000" deviceLimit="2.249" freqLimit="444.642" physResource="eth_txc_OBUF/CLK0" logResource="u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/ODDR2_rgmii_txc/CK0" locationPin="OLOGIC_X18Y16.CLK0" clockNet="eth_rx_clk"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="59">0</twUnmetConstCnt><twDataSheet anchorID="60" twNameLen="15"><twClk2SUList anchorID="61" twDestWidth="8"><twDest>cam_pclk</twDest><twClk2SU><twSrc>cam_pclk</twSrc><twRiseRise>11.738</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="62" twDestWidth="7"><twDest>eth_rxc</twDest><twClk2SU><twSrc>eth_rxc</twSrc><twRiseRise>7.764</twRiseRise><twFallRise>3.687</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="63"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>270088</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13079</twConnCnt></twConstCov><twStats anchorID="64"><twMinPer>11.738</twMinPer><twFootnote number="1" /><twMaxFreq>85.193</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 23 13:54:42 2024 </twTimestamp></twFoot><twClientInfo anchorID="65"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4646 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
