0.7
2020.2
May 22 2024
19:03:11
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sim_1/new/tb_mux_main.v,1745675249,verilog,,,,tb_mux_main,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sim_1/new/tb_ripple_count.v,1745677776,verilog,,,,tb_ripple_counte,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/T_flip_flop.v,1745677649,verilog,,D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/edge_trig_DFF.v,,T_flip_flop,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/edge_trig_DFF.v,1745676780,verilog,,D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/ripple_counter.v,,edge_trig_DFF,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/four_to_one_mux_DF.v,1745675855,verilog,,D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sim_1/new/tb_mux_main.v,,four_to_one_mux_DF,,,,,,,,
D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sources_1/new/ripple_counter.v,1745677670,verilog,,D:/2025/Learning/FPGA_Projects/data_flow_modeling/data_flow_modeling.srcs/sim_1/new/tb_ripple_count.v,,ripple_counter,,,,,,,,
