<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="author" content="">
<meta name="description" content="While I was waiting for my weekly chicken roast to cook, I had this really bad idea for a challenge. how much riscv verilog i can write from scratch in the next 2 hours until the chicken is done?
So, yeah that&amp;rsquo;s what I did on the last day of new year vacation.
2 hours to V hours I thought to start with a skeleton for single-cycle (See [H and H][1]) and try to build the blocks bottom up style." />
<meta name="keywords" content=", riscv, verilog" />
<meta name="robots" content="noodp" />
<meta name="theme-color" content="" />
<link rel="canonical" href="/posts/2022/01/how-much-riscv-verilog-i-can-write-in-5-hours/" />


    <title>
        
            How much riscv verilog I can write in 5 hours :: Techiedeepdive 
        
    </title>



<link href="https://cdnjs.cloudflare.com/ajax/libs/flag-icon-css/3.5.0/css/flag-icon.min.css" rel="stylesheet"
    type="text/css">



<link rel="stylesheet" href="/main.de188b3201233c251f4fd6306dbd2cb41e408fb8846c09781b2925de7df5025c.css">






<meta itemprop="name" content="How much riscv verilog I can write in 5 hours">
<meta itemprop="description" content="While I was waiting for my weekly chicken roast to cook, I had this really bad idea for a challenge. how much riscv verilog i can write from scratch in the next 2 hours until the chicken is done?
So, yeah that&rsquo;s what I did on the last day of new year vacation.
2 hours to V hours I thought to start with a skeleton for single-cycle (See [H and H][1]) and try to build the blocks bottom up style."><meta itemprop="datePublished" content="2022-01-03T00:00:00+00:00" />
<meta itemprop="dateModified" content="2022-01-03T00:00:00+00:00" />
<meta itemprop="wordCount" content="604"><meta itemprop="image" content=""/>
<meta itemprop="keywords" content="riscv,verilog," />
<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="How much riscv verilog I can write in 5 hours"/>
<meta name="twitter:description" content="While I was waiting for my weekly chicken roast to cook, I had this really bad idea for a challenge. how much riscv verilog i can write from scratch in the next 2 hours until the chicken is done?
So, yeah that&rsquo;s what I did on the last day of new year vacation.
2 hours to V hours I thought to start with a skeleton for single-cycle (See [H and H][1]) and try to build the blocks bottom up style."/>




    <meta property="og:title" content="How much riscv verilog I can write in 5 hours" />
<meta property="og:description" content="While I was waiting for my weekly chicken roast to cook, I had this really bad idea for a challenge. how much riscv verilog i can write from scratch in the next 2 hours until the chicken is done?
So, yeah that&rsquo;s what I did on the last day of new year vacation.
2 hours to V hours I thought to start with a skeleton for single-cycle (See [H and H][1]) and try to build the blocks bottom up style." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2022/01/how-much-riscv-verilog-i-can-write-in-5-hours/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-01-03T00:00:00+00:00" />
<meta property="article:modified_time" content="2022-01-03T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />







    <meta property="article:published_time" content="2022-01-03 00:00:00 &#43;0000 UTC" />








    </head>

    
        <body>
    
    
        <div class="container">
            <header class="header">
    <span class="header__inner">
        <a href="/" style="text-decoration: none;">
    <div class="logo">
        
            <span class="logo__mark">></span>
            <span class="logo__text">$ cd /home/</span>
            <span class="logo__cursor" style=
                  "
                   
                   ">
            </span>
        
    </div>
</a>


        <span class="header__right">
            
                <nav class="menu">
    <ul class="menu__inner"><li><a href="/about/">About</a></li><li><a href="/posts">Blog</a></li><li><a href="/reading-list/">Reading list</a></li>
    </ul>
</nav>

                <span class="menu-trigger">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
                        <path d="M0 0h24v24H0z" fill="none"/>
                        <path d="M3 18h18v-2H3v2zm0-5h18v-2H3v2zm0-7v2h18V6H3z"/>
                    </svg>
                </span>
            
        </span>
    </span>
</header>


            <div class="content">
                
  <main class="post">

    <div class="post-info">
      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-clock">
          <circle cx="12" cy="12" r="10"></circle>
          <polyline points="12 6 12 12 16 14"></polyline>
        </svg>
        3 minutes

        
      </p>
    </div>

    <article>
      <h1 class="post-title">
        <a href="/posts/2022/01/how-much-riscv-verilog-i-can-write-in-5-hours/">How much riscv verilog I can write in 5 hours</a>
      </h1>

      

      

      <div class="post-content">
        <p>While I was waiting for my weekly chicken roast to cook, I had this really bad idea for a challenge. <strong>how much riscv verilog i can write from scratch in the next 2 hours until the chicken is done?</strong></p>
<p>So, yeah that&rsquo;s what I did on the last day of new year vacation.</p>
<h1 id="2-hours-to-v-hours">2 hours to V hours</h1>
<p>I thought to start with a skeleton for single-cycle (See [H and H][1]) and try to build the blocks bottom up style.</p>
<p>At the 2 hour mark(minus the chicken prep time), I wrote</p>
<ul>
<li>Basic small blocks.</li>
<li>Loaded make-shift hex.</li>
<li>Spent 20 minutes to make VCD work with iverilog(I want that time back)</li>
</ul>
<p>Not bad but it was obvious I failed the 2-hour challenge. So, I changed  it to 5 hours instead. It seemed like a lucky number :)</p>
<h1 id="basic-blocks">Basic blocks</h1>
<ul>
<li>RAM</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> ram #(<span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">32</span>, <span style="color:#66d9ef">parameter</span> ADDR<span style="color:#f92672">=</span><span style="color:#ae81ff">32</span>) (
	<span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> clk,
	<span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> we,
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> [ WIDTH <span style="color:#f92672">-</span> <span style="color:#ae81ff">1</span><span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>] din,
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> [ADDR<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>] addr,
    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">wire</span> [ WIDTH <span style="color:#f92672">-</span> <span style="color:#ae81ff">1</span><span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>] dout
);
	<span style="color:#66d9ef">reg</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mem [ <span style="color:#ae81ff">100</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>]; 

	<span style="color:#66d9ef">assign</span> dout <span style="color:#f92672">=</span> mem[addr]; 


	<span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) 	<span style="color:#66d9ef">begin</span>
		<span style="color:#66d9ef">if</span> (we) <span style="color:#66d9ef">begin</span>
			$display(<span style="color:#e6db74">&#34;%t Writing ram[0x%0x]=0x%0x&#34;</span>, $time, addr, din);
			mem[addr] <span style="color:#f92672">=</span> din;
		<span style="color:#66d9ef">end</span>
	<span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><ul>
<li>ROM</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">
<span style="color:#66d9ef">module</span> rom #(<span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">32</span>, <span style="color:#66d9ef">parameter</span> ADDR<span style="color:#f92672">=</span><span style="color:#ae81ff">32</span>) (
    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> [ADDR  <span style="color:#f92672">-</span> <span style="color:#ae81ff">1</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>] addr,
    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">wire</span> [WIDTH <span style="color:#f92672">-</span> <span style="color:#ae81ff">1</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>] dout
);

	<span style="color:#66d9ef">reg</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mem [ <span style="color:#ae81ff">100</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">0</span>];

	<span style="color:#66d9ef">assign</span> dout <span style="color:#f92672">=</span> mem[addr]; 
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><ul>
<li>Register file</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> regfile#(<span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">32</span>) (
	<span style="color:#66d9ef">input</span> clk,
	<span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr1,
	<span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] dout1,
	
	<span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr2,
	<span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] dout2,

	<span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr3,
	<span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] din3,
	<span style="color:#66d9ef">input</span> we3
);
	<span style="color:#66d9ef">reg</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mem [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">31</span>] ;
	
	<span style="color:#75715e">// x0 is zero
</span><span style="color:#75715e"></span>	<span style="color:#66d9ef">assign</span> dout1 <span style="color:#f92672">=</span> addr1 <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span><span style="color:#f92672">:</span> mem[addr1];
	<span style="color:#66d9ef">assign</span> dout2 <span style="color:#f92672">=</span> addr2 <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span><span style="color:#f92672">:</span> mem[addr2];

	<span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
		<span style="color:#75715e">// Don&#39;t write to x0
</span><span style="color:#75715e"></span>		<span style="color:#66d9ef">if</span> (we3 <span style="color:#f92672">&amp;&amp;</span> (addr3 <span style="color:#f92672">!=</span> <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00000</span>)) <span style="color:#66d9ef">begin</span>
			$display(<span style="color:#e6db74">&#34;%t Writing regfile[%0d]=0x%0x&#34;</span>, $time, addr3, din3);
			mem[addr3] <span style="color:#f92672">&lt;=</span> din3;
		<span style="color:#66d9ef">end</span>
	<span style="color:#66d9ef">end</span>

<span style="color:#66d9ef">endmodule</span>
</code></pre></div><ul>
<li>ALU(add only)</li>
</ul>
<h1 id="data-path-and-control-unit">Data-path and control unit</h1>
<p>I started with <code>LW</code> datapath then control to pipe-clean the connection all the way to memory and back to regfile and I used the usual stages:</p>
<ul>
<li>Fetch</li>
<li>Decode</li>
<li>Execute</li>
<li>Write-back</li>
</ul>
<p><code>LW</code> and <code>SW</code> follow similar format except the immediate. So, Decoding was not that hard</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">        <span style="color:#66d9ef">assign</span> opcode   <span style="color:#f92672">=</span> instr[<span style="color:#66d9ef">`OP_RANGE</span>];
        <span style="color:#66d9ef">assign</span> funct3   <span style="color:#f92672">=</span> instr[<span style="color:#66d9ef">`FUNCT3_RANGE</span>];
        <span style="color:#66d9ef">assign</span> rf1              <span style="color:#f92672">=</span> instr[<span style="color:#66d9ef">`RS1_RANGE</span>];
        <span style="color:#66d9ef">assign</span> rf2              <span style="color:#f92672">=</span> instr[<span style="color:#66d9ef">`RS2_RANGE</span>];
        <span style="color:#66d9ef">assign</span> rf3              <span style="color:#f92672">=</span> instr[<span style="color:#66d9ef">`RD_RANGE</span>];
        <span style="color:#66d9ef">assign</span> imm11_0 <span style="color:#f92672">=</span> (imm_mux <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span> )<span style="color:#f92672">?</span> instr[<span style="color:#66d9ef">`IMM_11_0_RANGE</span>] <span style="color:#f92672">:</span> {instr[<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">25</span>], instr[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">7</span>]};
</code></pre></div><p>And control unit is not complicated as well.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">       <span style="color:#66d9ef">case</span> (opcode)
                        <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b0000011</span> <span style="color:#f92672">:</span>
                                <span style="color:#66d9ef">case</span> (funct3)
                                <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;b010</span> <span style="color:#f92672">:</span> <span style="color:#75715e">// LW
</span><span style="color:#75715e"></span>                                        <span style="color:#66d9ef">begin</span>
                                                rf3_we_control  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">1</span>;
                                                alu_control     <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
                                                mem_we                  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
                                                imm_mux                 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
                                        <span style="color:#66d9ef">end</span>
                                <span style="color:#66d9ef">endcase</span>

                        <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b0100011</span> <span style="color:#f92672">:</span>
                                <span style="color:#66d9ef">case</span> (funct3)
                                <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;b010</span> <span style="color:#f92672">:</span> <span style="color:#75715e">//SW
</span><span style="color:#75715e"></span>                                        <span style="color:#66d9ef">begin</span>
                                                rf3_we_control  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
                                                alu_control     <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
                                                mem_we                  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">1</span>;
                                                imm_mux                 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">1</span>;
                                        <span style="color:#66d9ef">end</span>
                                <span style="color:#66d9ef">endcase</span>
                        <span style="color:#66d9ef">endcase</span>
                <span style="color:#66d9ef">end</span>
        <span style="color:#66d9ef">end</span>

</code></pre></div><p>I used machine code from previous post. Hopefully I can complete the simple assembler to generate hex myself. For now, I used the following two instruction:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-bash" data-lang="bash"> fe042623                sw      zero,-20<span style="color:#f92672">(</span>s0<span style="color:#f92672">)</span>
 fec42783                lw      a5,-20<span style="color:#f92672">(</span>s0<span style="color:#f92672">)</span>
</code></pre></div><p>And it works! Kinda!</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-bash" data-lang="bash">                  <span style="color:#ae81ff">25</span> Writing ram<span style="color:#f92672">[</span>0xa<span style="color:#f92672">]=</span>0x0
                  <span style="color:#ae81ff">35</span> Writing regfile<span style="color:#f92672">[</span>15<span style="color:#f92672">]=</span>0x0
</code></pre></div><p>and mandatory gtkwave pic</p>
<p><img src="/rv5_gtkwave.png" alt="Example image"></p>
<h1 id="gotchas">Gotchas</h1>
<p><strong>Issue 1</strong> iverilog doesn&rsquo;t play nice with multi-dim arrays(ie memories)</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">`ifdef</span> SIM
<span style="color:#66d9ef">generate</span>
  <span style="color:#66d9ef">genvar</span> idx;
  <span style="color:#66d9ef">for</span>(idx <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; idx <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">32</span>; idx <span style="color:#f92672">=</span> idx<span style="color:#f92672">+</span><span style="color:#ae81ff">1</span>) <span style="color:#66d9ef">begin</span><span style="color:#f92672">:</span> x
    <span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] tmp;
    <span style="color:#66d9ef">assign</span> tmp <span style="color:#f92672">=</span> mem[idx];
  <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endgenerate</span>
<span style="color:#66d9ef">`endif</span>
</code></pre></div><p><strong>Issue 2</strong> Reset to control unit
as i start the PC at 0, after reset the first instruction is executed twice until the PC changes to next instruction.
The solution(Hacky as hell), feed reset to control unit and keep default control signals to prevent regfile or memory write in reset.</p>
<p>[1] <a href="https://www.amazon.co.uk/Digital-Design-Computer-Architecture-2012-12-25/dp/B01MZ3QSGK/ref=sr_1_2?crid=1XTIG8ZPN6M62&amp;keywords=digital-Design-Computer-Architecture-Harris&amp;qid=1641236355&amp;sprefix=digital-design-computer-architecture-harris%2Caps%2C423&amp;sr=8-2">https://www.amazon.co.uk/Digital-Design-Computer-Architecture-2012-12-25/dp/B01MZ3QSGK/ref=sr_1_2?crid=1XTIG8ZPN6M62&amp;keywords=digital-Design-Computer-Architecture-Harris&amp;qid=1641236355&amp;sprefix=digital-design-computer-architecture-harris%2Caps%2C423&amp;sr=8-2</a></p>
<p>[2] RISCV specs</p>

      </div>
    </article>

    <hr />

    <div class="post-info">
      
    <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg>

        <span class="tag"><a href="tags/riscv/">riscv</a></span>
        <span class="tag"><a href="tags/verilog/">verilog</a></span>
        
    </p>

      

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text">
          <path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path>
          <polyline points="14 2 14 8 20 8"></polyline>
          <line x1="16" y1="13" x2="8" y2="13"></line>
          <line x1="16" y1="17" x2="8" y2="17"></line>
          <polyline points="10 9 9 9 8 9"></polyline>
        </svg>
        604 Words
      </p>

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar">
          <rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect>
          <line x1="16" y1="2" x2="16" y2="6"></line>
          <line x1="8" y1="2" x2="8" y2="6"></line>
          <line x1="3" y1="10" x2="21" y2="10"></line>
        </svg>
        
          2022-01-03 00:00 &#43;0000
        

         
          
        
      </p>
    </div>

    
      <div class="pagination">
        <div class="pagination__title">
          <span class="pagination__title-h">Read other posts</span>
          <hr />
        </div>

        <div class="pagination__buttons">
          
            <span class="button previous">
              <a href="/posts/2022/01/reviving-old-project-ipxact-to-uvm-ral-generator-ipxactral/">
                <span class="button__icon">←</span>
                <span class="button__text">Reviving old project - IPXACT to UVM RAL Generator - ipxactral</span>
              </a>
            </span>
          

          
            <span class="button next">
              <a href="/posts/2022/01/blog-setup/">
                <span class="button__text">Blog setup</span>
                <span class="button__icon">→</span>
              </a>
            </span>
          
        </div>
      </div>
    


    

    

  </main>

            </div>

            
                <footer class="footer">
    <div class="footer__inner">
        <div class="footer__content">
            <span>&copy; 2023</span>
            
            <span><a href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank" rel="noopener">CC BY-NC 4.0</a></span><span><a href="posts/index.xml" target="_blank" title="rss"><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 20 20" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-rss"><path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle></svg></a></span>
        </div>
    </div>
    <div class="footer__inner">
        <div class="footer__content">
            <span>Powered by <a href="http://gohugo.io">Hugo</a></span>
            <span>Made with &#10084; by <a href="https://github.com/rhazdon">Djordje Atlialp</a></span>
          </div>
    </div>
</footer>

            
        </div>

        



<script type="text/javascript" src="/bundle.min.2ce64ea6ea44a72b13dd812fc2eb5cca3efe878cce258a47c137c17edf46e0602a05e422b618a5b80b5939c731b7a293351c2f2222a21f6ee27e54a8448dd20e.js" integrity="sha512-LOZOpupEpysT3YEvwutcyj7&#43;h4zOJYpHwTfBft9G4GAqBeQithiluAtZOccxt6KTNRwvIiKiH27iflSoRI3SDg=="></script>



    </body>
</html>
