// Seed: 2499352790
module module_0;
  wire id_1;
  tri1 id_3;
  supply1 id_4 = 1 ? 1 : 1'd0;
  tri1 id_5 = 1;
  assign id_3 = id_4;
  wand id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wor  id_5;
  wire id_6;
  assign id_5 = 1'h0;
  module_0 modCall_1 ();
  always @(*) id_3 <= 1;
endmodule
