{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568908668079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568908668086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 18:57:47 2019 " "Processing started: Thu Sep 19 18:57:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568908668086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568908668086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S2 -c S2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S2 -c S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568908668087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568908669135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568908669135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showbirthday.v 1 1 " "Found 1 design units, including 1 entities, in source file showbirthday.v" { { "Info" "ISGN_ENTITY_NAME" "1 showBirthDay " "Found entity 1: showBirthDay" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568908686146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568908686146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "showBirthDay " "Elaborating entity \"showBirthDay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568908686338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9\] showBirthDay.v(2) " "Output port \"LED\[9\]\" at showBirthDay.v(2) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7\] showBirthDay.v(2) " "Output port \"LED\[7\]\" at showBirthDay.v(2) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5\] showBirthDay.v(2) " "Output port \"LED\[5\]\" at showBirthDay.v(2) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3\] showBirthDay.v(2) " "Output port \"LED\[3\]\" at showBirthDay.v(2) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1\] showBirthDay.v(2) " "Output port \"LED\[1\]\" at showBirthDay.v(2) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[45..39\] showBirthDay.v(4) " "Output port \"HEX\[45..39\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686376 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[34..33\] showBirthDay.v(4) " "Output port \"HEX\[34..33\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[29..22\] showBirthDay.v(4) " "Output port \"HEX\[29..22\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[20..19\] showBirthDay.v(4) " "Output port \"HEX\[20..19\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[17..16\] showBirthDay.v(4) " "Output port \"HEX\[17..16\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[13..8\] showBirthDay.v(4) " "Output port \"HEX\[13..8\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[2..1\] showBirthDay.v(4) " "Output port \"HEX\[2..1\]\" at showBirthDay.v(4) has no driver" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568908686377 "|showBirthDay"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] GND " "Pin \"HEX\[1\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[8\] GND " "Pin \"HEX\[8\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[9\] GND " "Pin \"HEX\[9\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[10\] GND " "Pin \"HEX\[10\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[11\] GND " "Pin \"HEX\[11\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[12\] GND " "Pin \"HEX\[12\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[13\] GND " "Pin \"HEX\[13\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[16\] GND " "Pin \"HEX\[16\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[17\] GND " "Pin \"HEX\[17\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[19\] GND " "Pin \"HEX\[19\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[20\] GND " "Pin \"HEX\[20\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[22\] GND " "Pin \"HEX\[22\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[23\] GND " "Pin \"HEX\[23\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[24\] GND " "Pin \"HEX\[24\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[25\] GND " "Pin \"HEX\[25\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[26\] GND " "Pin \"HEX\[26\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[27\] GND " "Pin \"HEX\[27\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[28\] GND " "Pin \"HEX\[28\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[29\] GND " "Pin \"HEX\[29\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[33\] GND " "Pin \"HEX\[33\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[34\] GND " "Pin \"HEX\[34\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[39\] GND " "Pin \"HEX\[39\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[40\] GND " "Pin \"HEX\[40\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[41\] GND " "Pin \"HEX\[41\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[42\] GND " "Pin \"HEX\[42\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[43\] GND " "Pin \"HEX\[43\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[44\] GND " "Pin \"HEX\[44\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[45\] GND " "Pin \"HEX\[45\]\" is stuck at GND" {  } { { "showBirthDay.v" "" { Text "E:/Embedded/FPGA/S2/showBirthDay.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568908688302 "|showBirthDay|HEX[45]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568908688302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568908689672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568908689672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568908690853 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568908690853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568908690853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568908690951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 18:58:10 2019 " "Processing ended: Thu Sep 19 18:58:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568908690951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568908690951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568908690951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568908690951 ""}
