#D Type with gates at output and input;

devices(
    clk1 is CLOCK;
)

initialise(
    clk1 cycle length 4;
)

connections(
)

monitors(
    clk1;
)