{"vcs1":{"timestamp_begin":1699291032.939467459, "rt":0.76, "ut":0.39, "st":0.29}}
{"vcselab":{"timestamp_begin":1699291033.794267075, "rt":0.85, "ut":0.56, "st":0.25}}
{"link":{"timestamp_begin":1699291034.709934440, "rt":0.53, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699291032.078788100}
{"VCS_COMP_START_TIME": 1699291032.078788100}
{"VCS_COMP_END_TIME": 1699291035.346383293}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337988}}
{"stitch_vcselab": {"peak_mem": 222600}}
