--------------- Build Started: 12/01/2022 18:33:21 Project: CAN, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\kratz\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\kratz\OneDrive\Documents\PSoC Creator\Hand_Board_PY2023\CAN.cydsn\CAN.cyprj" -d CY8C4248BZI-L489 -s "C:\Users\kratz\OneDrive\Documents\PSoC Creator\Hand_Board_PY2023\CAN.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0059: error: Error in component: CAN. The SYSCLK clock is undefined or was changed. For proper bit timing calculation, launch the CAN configuration dialog and select the appropriate values in the Timing tab.
 * C:\Users\kratz\OneDrive\Documents\PSoC Creator\Hand_Board_PY2023\CAN.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)
ADD: sdb.M0060: warning: Warning in component: CAN. The SYSCLK clock accuracy should be 1.58% or better. Please, enable WCO PLL in the Design-Wide Resource (*.cydwr) editor or use an external clock to meet the CAN accurate clocking requirements.
 * C:\Users\kratz\OneDrive\Documents\PSoC Creator\Hand_Board_PY2023\CAN.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 12/01/2022 18:33:26 ---------------
