// Seed: 3602079148
module module_0;
  logic id_1 = id_1;
  wire [1 : 1] id_2;
  parameter id_3 = 1;
  wire [1 'h0 : (  (  -1  )  )] id_4, id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1[-1 : id_2],
    _id_2,
    id_3["" : id_2],
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  output logic [7:0] id_1;
  wire id_7;
  assign id_1 = id_3;
endmodule
