

================================================================
== Vitis HLS Report for 'load_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Sun Jun  9 10:52:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1   |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_32_2   |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_36_3   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_41_4  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_52_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_54_6  |        ?|        ?|         3|          -|          -|     ?|        no|
        | + VITIS_LOOP_60_7  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     658|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|     188|    -|
|Memory           |       17|     -|       8|       4|    0|
|Multiplexer      |        -|     -|       -|     763|    -|
|Register         |        -|     -|    1708|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       17|     6|    1716|    1613|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+-----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|   20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|   20|    0|
    |mux_325_8_1_1_U12       |mux_325_8_1_1       |        0|   0|  0|  148|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |Total                   |                    |        0|   6|  0|  188|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |am_ram_V_U   |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W   |        8|  0|   0|    0|    64|  256|     1|        16384|
    |count_ram_U  |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_count_ram_RAM_AUTO_1R1W  |        0|  8|   4|    0|    32|    8|     1|          256|
    |fm_ram_V_U   |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fm_ram_V_RAM_AUTO_1R1W   |        8|  0|   0|    0|   512|  256|     1|       131072|
    |idx_ram_U    |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_idx_ram_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                  |       17|  8|   4|    0|   736|  528|     4|       148736|
    +-------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_644_p2    |         +|   0|  0|  34|          27|           1|
    |add_ln28_fu_578_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln32_1_fu_708_p2    |         +|   0|  0|  34|          27|           1|
    |add_ln32_fu_666_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln41_fu_1086_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln49_fu_747_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln54_fu_1217_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln57_fu_1227_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln60_fu_1252_p2     |         +|   0|  0|  38|          31|           1|
    |block_4_fu_1184_p2      |         +|   0|  0|  34|          27|           1|
    |count_2_fu_1140_p2      |         +|   0|  0|  39|          32|           1|
    |idx_num_2_fu_1151_p2    |         +|   0|  0|  39|          32|           1|
    |icmp_ln1023_fu_1134_p2  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln28_fu_639_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln32_fu_703_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln36_1_fu_742_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln36_fu_719_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln41_fu_1081_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln52_fu_1179_p2    |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln54_fu_1211_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_fu_1246_p2    |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state91        |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 658|         659|         359|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |am_ROWS_c_blk_n              |    9|          2|    1|          2|
    |am_ram_V_address0            |   14|          3|    6|         18|
    |ap_NS_fsm                    |  481|         94|    1|         94|
    |ap_done                      |    9|          2|    1|          2|
    |block_fu_274                 |    9|          2|   27|         54|
    |col_reg_489                  |    9|          2|   32|         64|
    |count_3_reg_512              |    9|          2|   32|         64|
    |count_num_0_lcssa_i_reg_477  |    9|          2|   32|         64|
    |count_ram_address0           |   14|          3|    5|         15|
    |count_reg_500                |    9|          2|   32|         64|
    |count_stream_blk_n           |    9|          2|    1|          2|
    |fm_COLS_c16_blk_n            |    9|          2|    1|          2|
    |fm_ROWS_c14_blk_n            |    9|          2|    1|          2|
    |fm_ram_V_address0            |   14|          3|    9|         27|
    |fm_stream_blk_n              |    9|          2|    1|          2|
    |i_2_reg_524                  |    9|          2|   31|         62|
    |i_fu_242                     |    9|          2|   27|         54|
    |idx_num_0_lcssa_i_reg_465    |    9|          2|   32|         64|
    |idx_num_fu_270               |    9|          2|   32|         64|
    |idx_ram_address0             |   14|          3|    7|         21|
    |idx_stream_blk_n             |    9|          2|    1|          2|
    |j_1_reg_535                  |    9|          2|   31|         62|
    |j_fu_262                     |    9|          2|   27|         54|
    |m_axi_sparse_data_ARADDR     |   14|          3|   64|        192|
    |m_axi_sparse_data_ARLEN      |   14|          3|   32|         96|
    |real_start                   |    9|          2|    1|          2|
    |row_fu_266                   |    9|          2|   32|         64|
    |sparse_data_blk_n_AR         |    9|          2|    1|          2|
    |sparse_data_blk_n_R          |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  763|        156|  501|       1217|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln41_reg_1584                 |   32|   0|   32|          0|
    |add_ln49_reg_1399                 |   32|   0|   32|          0|
    |add_ln54_reg_1613                 |   31|   0|   31|          0|
    |add_ln60_reg_1636                 |   31|   0|   31|          0|
    |am_loop_num_reg_1319              |   27|   0|   27|          0|
    |ap_CS_fsm                         |   93|   0|   93|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |block_4_reg_1600                  |   27|   0|   27|          0|
    |block_fu_274                      |   27|   0|   27|          0|
    |col_1_reg_1623                    |    8|   0|    8|          0|
    |col_reg_489                       |   32|   0|   32|          0|
    |count_3_reg_512                   |   32|   0|   32|          0|
    |count_num_0_lcssa_i_reg_477       |   32|   0|   32|          0|
    |count_reg_500                     |   32|   0|   32|          0|
    |fm_loop_num_reg_1287              |   27|   0|   27|          0|
    |i_2_reg_524                       |   31|   0|   31|          0|
    |i_fu_242                          |   27|   0|   27|          0|
    |icmp_ln36_reg_1368                |    1|   0|    1|          0|
    |idx_num_0_lcssa_i_reg_465         |   32|   0|   32|          0|
    |idx_num_fu_270                    |   32|   0|   32|          0|
    |j_1_reg_535                       |   31|   0|   31|          0|
    |j_fu_262                          |   27|   0|   27|          0|
    |l_val_V_100_reg_1451              |    8|   0|    8|          0|
    |l_val_V_101_reg_1456              |    8|   0|    8|          0|
    |l_val_V_102_reg_1461              |    8|   0|    8|          0|
    |l_val_V_103_reg_1466              |    8|   0|    8|          0|
    |l_val_V_104_reg_1471              |    8|   0|    8|          0|
    |l_val_V_105_reg_1476              |    8|   0|    8|          0|
    |l_val_V_106_reg_1481              |    8|   0|    8|          0|
    |l_val_V_107_reg_1486              |    8|   0|    8|          0|
    |l_val_V_108_reg_1491              |    8|   0|    8|          0|
    |l_val_V_109_reg_1496              |    8|   0|    8|          0|
    |l_val_V_110_reg_1501              |    8|   0|    8|          0|
    |l_val_V_111_reg_1506              |    8|   0|    8|          0|
    |l_val_V_112_reg_1511              |    8|   0|    8|          0|
    |l_val_V_113_reg_1516              |    8|   0|    8|          0|
    |l_val_V_114_reg_1521              |    8|   0|    8|          0|
    |l_val_V_115_reg_1526              |    8|   0|    8|          0|
    |l_val_V_116_reg_1531              |    8|   0|    8|          0|
    |l_val_V_117_reg_1536              |    8|   0|    8|          0|
    |l_val_V_118_reg_1541              |    8|   0|    8|          0|
    |l_val_V_119_reg_1546              |    8|   0|    8|          0|
    |l_val_V_120_reg_1551              |    8|   0|    8|          0|
    |l_val_V_121_reg_1556              |    8|   0|    8|          0|
    |l_val_V_122_reg_1561              |    8|   0|    8|          0|
    |l_val_V_123_reg_1566              |    8|   0|    8|          0|
    |l_val_V_124_reg_1571              |    8|   0|    8|          0|
    |l_val_V_125_reg_1576              |    8|   0|    8|          0|
    |l_val_V_95_reg_1426               |    8|   0|    8|          0|
    |l_val_V_96_reg_1431               |    8|   0|    8|          0|
    |l_val_V_97_reg_1436               |    8|   0|    8|          0|
    |l_val_V_98_reg_1441               |    8|   0|    8|          0|
    |l_val_V_99_reg_1446               |    8|   0|    8|          0|
    |l_val_V_reg_1421                  |    8|   0|    8|          0|
    |mul72_i_reg_1605                  |    4|   0|    9|          5|
    |row_fu_266                        |   32|   0|   32|          0|
    |sparse_data_addr_1_read_reg_1386  |  256|   0|  256|          0|
    |sparse_data_addr_read_reg_1349    |  256|   0|  256|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |trunc_ln4_reg_1293                |   59|   0|   59|          0|
    |trunc_ln5_reg_1344                |   59|   0|   59|          0|
    |trunc_ln6_reg_1416                |   27|   0|   27|          0|
    |zext_ln22_reg_1324                |   27|   0|   32|          5|
    |zext_ln28_1_reg_1329              |   27|   0|   64|         37|
    |zext_ln32_1_reg_1360              |   27|   0|   64|         37|
    |zext_ln36_reg_1391                |   32|   0|   64|         32|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1708|   0| 1824|        116|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|am_ROWS                      |   in|   32|     ap_none|                                        am_ROWS|        scalar|
|am_COLS                      |   in|   32|     ap_none|                                        am_COLS|        scalar|
|fm_ROWS                      |   in|   32|     ap_none|                                        fm_ROWS|        scalar|
|fm_COLS                      |   in|   32|     ap_none|                                        fm_COLS|        scalar|
|m_axi_sparse_data_AWVALID    |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWREADY    |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWADDR     |  out|   64|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWID       |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWLEN      |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE     |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWBURST    |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK     |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE    |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWPROT     |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWQOS      |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWREGION   |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWUSER     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WVALID     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WREADY     |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WDATA      |  out|  256|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WSTRB      |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WLAST      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WID        |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WUSER      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARVALID    |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARREADY    |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARADDR     |  out|   64|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARID       |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARLEN      |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE     |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARBURST    |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK     |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE    |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARPROT     |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARQOS      |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARREGION   |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARUSER     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RVALID     |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RREADY     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RDATA      |   in|  256|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RLAST      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RID        |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RFIFONUM   |   in|    9|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RUSER      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RRESP      |   in|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BVALID     |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BREADY     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BRESP      |   in|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BID        |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BUSER      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|inputs                       |   in|   64|     ap_none|                                         inputs|        scalar|
|idx_stream_din               |  out|    8|     ap_fifo|                                     idx_stream|       pointer|
|idx_stream_num_data_valid    |   in|    8|     ap_fifo|                                     idx_stream|       pointer|
|idx_stream_fifo_cap          |   in|    8|     ap_fifo|                                     idx_stream|       pointer|
|idx_stream_full_n            |   in|    1|     ap_fifo|                                     idx_stream|       pointer|
|idx_stream_write             |  out|    1|     ap_fifo|                                     idx_stream|       pointer|
|count_stream_din             |  out|    8|     ap_fifo|                                   count_stream|       pointer|
|count_stream_num_data_valid  |   in|    7|     ap_fifo|                                   count_stream|       pointer|
|count_stream_fifo_cap        |   in|    7|     ap_fifo|                                   count_stream|       pointer|
|count_stream_full_n          |   in|    1|     ap_fifo|                                   count_stream|       pointer|
|count_stream_write           |  out|    1|     ap_fifo|                                   count_stream|       pointer|
|fm_stream_din                |  out|  256|     ap_fifo|                                      fm_stream|       pointer|
|fm_stream_num_data_valid     |   in|    8|     ap_fifo|                                      fm_stream|       pointer|
|fm_stream_fifo_cap           |   in|    8|     ap_fifo|                                      fm_stream|       pointer|
|fm_stream_full_n             |   in|    1|     ap_fifo|                                      fm_stream|       pointer|
|fm_stream_write              |  out|    1|     ap_fifo|                                      fm_stream|       pointer|
|p_read                       |   in|   27|     ap_none|                                         p_read|        scalar|
|p_read1                      |   in|   27|     ap_none|                                        p_read1|        scalar|
|am_ROWS_c_din                |  out|   32|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_num_data_valid     |   in|    2|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_fifo_cap           |   in|    2|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_full_n             |   in|    1|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_write              |  out|    1|     ap_fifo|                                      am_ROWS_c|       pointer|
|fm_ROWS_c14_din              |  out|   32|     ap_fifo|                                    fm_ROWS_c14|       pointer|
|fm_ROWS_c14_num_data_valid   |   in|    3|     ap_fifo|                                    fm_ROWS_c14|       pointer|
|fm_ROWS_c14_fifo_cap         |   in|    3|     ap_fifo|                                    fm_ROWS_c14|       pointer|
|fm_ROWS_c14_full_n           |   in|    1|     ap_fifo|                                    fm_ROWS_c14|       pointer|
|fm_ROWS_c14_write            |  out|    1|     ap_fifo|                                    fm_ROWS_c14|       pointer|
|fm_COLS_c16_din              |  out|   32|     ap_fifo|                                    fm_COLS_c16|       pointer|
|fm_COLS_c16_num_data_valid   |   in|    2|     ap_fifo|                                    fm_COLS_c16|       pointer|
|fm_COLS_c16_fifo_cap         |   in|    2|     ap_fifo|                                    fm_COLS_c16|       pointer|
|fm_COLS_c16_full_n           |   in|    1|     ap_fifo|                                    fm_COLS_c16|       pointer|
|fm_COLS_c16_write            |  out|    1|     ap_fifo|                                    fm_COLS_c16|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+

