Running: C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/HP/Desktop/VHDL Tutorial/SimpleProcessorProject/first_b_first_b_sch_tb_isim_beh.exe -prj C:/Users/HP/Desktop/VHDL Tutorial/SimpleProcessorProject/first_b_first_b_sch_tb_beh.prj work.first_b_first_b_sch_tb 
ISim O.76xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/HP/Desktop/VHDL Tutorial/SimpleProcessorProject/first_b.vhf" into library work
Parsing VHDL file "C:/Users/HP/Desktop/VHDL Tutorial/SimpleProcessorProject/first_b_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fdc_v of entity FDC [\FDC('0')\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity first_b [first_b_default]
Compiling architecture behavioral of entity first_b_first_b_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/HP/Desktop/VHDL Tutorial/SimpleProcessorProject/first_b_first_b_sch_tb_isim_beh.exe
Fuse Memory Usage: 46812 KB
Fuse CPU Usage: 421 ms
