#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 13 01:45:43 2024
# Process ID: 23948
# Current directory: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1\vivado.jou
# Running On: Benji-ProArt, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 25131 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 548.551 ; gain = 181.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vitis/matmul_no_op_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.cache/ip 
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.883 ; gain = 386.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2_0' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2_0' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_plain_0_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_matmul_plain_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_plain_0_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_matmul_plain_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWADDR' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWLEN' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWSIZE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWBURST' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWLOCK' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWCACHE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWPROT' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWQOS' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_AWVALID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_WID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_WDATA' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_WSTRB' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_WLAST' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_WVALID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_BREADY' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data0_ARREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWADDR' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWLEN' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWSIZE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWBURST' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWLOCK' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWCACHE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWPROT' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWQOS' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_AWVALID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_WID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_WDATA' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_WSTRB' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_WLAST' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_WVALID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_BREADY' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data1_ARREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_AWREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_WID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARADDR' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARLEN' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARSIZE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARBURST' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARLOCK' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARREGION' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARCACHE' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARPROT' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARQOS' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_ARVALID' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'm_axi_data2_RREADY' of module 'design_1_matmul_plain_0_1' is unconnected for instance 'matmul_plain_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7023] instance 'matmul_plain_0' of module 'design_1_matmul_plain_0_1' has 140 connections declared, but only 89 given [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:325]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_1' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:705]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1349]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1349]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1891]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1891]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1308]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:705]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_rst_ps8_0_99M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_rst_ps8_0_99M_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:515]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:515]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:515]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:515]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_1' has 10 connections declared, but only 6 given [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:515]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_1' [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_1' (0#1) [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/.Xil/Vivado-23948-Benji-ProArt/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_arready' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_rdata' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_rresp' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_rlast' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'saxigp4_rvalid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_1' has 204 connections declared, but only 180 given [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:522]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2125.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/design_1_matmul_plain_0_1/design_1_matmul_plain_0_1_in_context.xdc] for cell 'design_1_i/matmul_plain_0'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/design_1_matmul_plain_0_1/design_1_matmul_plain_0_1_in_context.xdc] for cell 'design_1_i/matmul_plain_0'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Finished Parsing XDC File [e:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2125.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matmul_plain_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.773 ; gain = 505.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2666.391 ; gain = 1046.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2666.391 ; gain = 1046.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2677.723 ; gain = 1057.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_smc_1           |         1|
|7     |design_1_axi_smc_1_0         |         1|
|8     |design_1_axi_smc_2_0         |         1|
|9     |design_1_matmul_plain_0_1    |         1|
|10    |design_1_rst_ps8_0_99M_1     |         1|
|11    |design_1_zynq_ultra_ps_e_0_1 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_smc           |     1|
|6     |design_1_axi_smc_1         |     1|
|7     |design_1_axi_smc_2         |     1|
|8     |design_1_matmul_plain_0    |     1|
|9     |design_1_rst_ps8_0_99M     |     1|
|10    |design_1_xbar              |     1|
|11    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2691.535 ; gain = 1071.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.535 ; gain = 1071.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2691.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fad634aa
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 2745.914 ; gain = 2148.039
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/matmul_no_op_final_vivado/matmul_no_op_final_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 01:46:41 2024...
