module top_module (
    input d, 
    input ena,
    output q);
    
    always @(ena) //sensitivity list for latch contains ena
  begin
      if(ena)
      q  <= d;
      else
          q <= q;
    end

endmodule
