#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f5d250 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0000000000fc81a0_0 .net "adder_out", 4 0, L_0000000000f736f0;  1 drivers
v0000000000fc8ec0_0 .var "clk", 0 0;
v0000000000fc8f60_0 .var "reset", 0 0;
v0000000000fc8240_0 .net "sh_reg_out", 3 0, L_0000000000f73610;  1 drivers
S_0000000000f71630 .scope module, "ipc" "increment_program_counter" 2 23, 3 4 0, S_0000000000f5d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "sh_reg_res";
    .port_info 3 /OUTPUT 5 "adder_res";
L_0000000000f73610 .functor BUFZ 4, L_0000000000fc8060, C4<0000>, C4<0000>, C4<0000>;
L_0000000000f736f0 .functor BUFZ 5, L_0000000000fc82e0, C4<00000>, C4<00000>, C4<00000>;
v0000000000fc8880_0 .net "adder_in", 3 0, L_0000000000fc8060;  1 drivers
v0000000000fc8600_0 .net "adder_res", 4 0, L_0000000000f736f0;  alias, 1 drivers
v0000000000fc8d80_0 .net "clk", 0 0, v0000000000fc8ec0_0;  1 drivers
v0000000000fc86a0_0 .net "reset", 0 0, v0000000000fc8f60_0;  1 drivers
v0000000000fc8740_0 .net "sh_in", 4 0, L_0000000000fc82e0;  1 drivers
v0000000000fc8e20_0 .net "sh_reg_res", 3 0, L_0000000000f73610;  alias, 1 drivers
S_0000000000f717c0 .scope module, "adder" "nbit_CLA_full_adder" 3 17, 4 1 0, S_0000000000f71630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "num_one";
    .port_info 1 /INPUT 4 "num_two";
    .port_info 2 /OUTPUT 5 "S";
P_0000000000f59ff0 .param/l "BIT_NUMBER" 0 4 2, +C4<00000000000000000000000000000100>;
v0000000000f71950_0 .var "Cins", 4 0;
v000000000102e3a0_0 .net "S", 4 0, L_0000000000fc82e0;  alias, 1 drivers
v0000000000f719f0_0 .net *"_ivl_1", 0 0, L_0000000000fc8380;  1 drivers
v0000000000f5dd20_0 .var "cout", 0 0;
v0000000000f5ddc0_0 .var "generates", 3 0;
v0000000000f6e070_0 .var/i "i", 31 0;
v0000000000fc8560_0 .var/i "j", 31 0;
L_0000000000fca038 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0000000000fc84c0_0 .net "num_one", 3 0, L_0000000000fca038;  1 drivers
v0000000000fc8a60_0 .net "num_two", 3 0, L_0000000000fc8060;  alias, 1 drivers
v0000000000fc8100_0 .var "propagates", 3 0;
v0000000000fc8920_0 .var "sum", 3 0;
E_0000000000f5a5b0/0 .event edge, v0000000000fc84c0_0, v0000000000fc8a60_0, v0000000000f5ddc0_0, v0000000000fc8100_0;
E_0000000000f5a5b0/1 .event edge, v0000000000f71950_0;
E_0000000000f5a5b0 .event/or E_0000000000f5a5b0/0, E_0000000000f5a5b0/1;
L_0000000000fc8380 .part v0000000000f71950_0, 4, 1;
L_0000000000fc82e0 .concat [ 4 1 0 0], v0000000000fc8920_0, L_0000000000fc8380;
S_0000000000f6e110 .scope module, "shreg" "shift_register" 3 16, 5 1 0, S_0000000000f71630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "in";
    .port_info 3 /OUTPUT 4 "out";
P_0000000000f5a2f0 .param/l "SIZE" 0 5 6, +C4<00000000000000000000000000000101>;
v0000000000fc89c0_0 .net "clk", 0 0, v0000000000fc8ec0_0;  alias, 1 drivers
v0000000000fc87e0_0 .var/i "i", 31 0;
v0000000000fc8b00_0 .net "in", 4 0, L_0000000000fc82e0;  alias, 1 drivers
v0000000000fc8ba0_0 .net "out", 3 0, L_0000000000fc8060;  alias, 1 drivers
v0000000000fc8ce0_0 .net "reset", 0 0, v0000000000fc8f60_0;  alias, 1 drivers
v0000000000fc8c40_0 .var "ser", 4 0;
E_0000000000f5a170 .event posedge, v0000000000fc89c0_0;
L_0000000000fc8060 .part v0000000000fc8c40_0, 1, 4;
    .scope S_0000000000f6e110;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000fc8c40_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0000000000f6e110;
T_1 ;
    %wait E_0000000000f5a170;
    %load/vec4 v0000000000fc8ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000fc8c40_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fc87e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000000000fc87e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000000000fc8c40_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fc8c40_0, 4, 4;
    %load/vec4 v0000000000fc8b00_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000000000fc87e0_0;
    %sub;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fc8c40_0, 4, 1;
    %load/vec4 v0000000000fc87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fc87e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f717c0;
T_2 ;
    %wait E_0000000000f5a5b0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f71950_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f5ddc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000fc8100_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000fc8920_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f6e070_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000000000f6e070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000000000fc84c0_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %load/vec4 v0000000000fc8a60_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000000000f6e070_0;
    %store/vec4 v0000000000f5ddc0_0, 4, 1;
    %load/vec4 v0000000000fc84c0_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %load/vec4 v0000000000fc8a60_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000000000f6e070_0;
    %store/vec4 v0000000000fc8100_0, 4, 1;
    %load/vec4 v0000000000f5ddc0_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %load/vec4 v0000000000fc8100_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %load/vec4 v0000000000f71950_0;
    %load/vec4 v0000000000f6e070_0;
    %part/s 1;
    %and;
    %or;
    %load/vec4 v0000000000f6e070_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0000000000f71950_0, 4, 1;
    %load/vec4 v0000000000f6e070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f6e070_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fc8560_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000000000fc8560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000000000fc84c0_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %load/vec4 v0000000000fc8a60_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000000000f71950_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000000000fc8560_0;
    %store/vec4 v0000000000fc8920_0, 4, 1;
    %load/vec4 v0000000000fc84c0_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %load/vec4 v0000000000fc8a60_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %and;
    %load/vec4 v0000000000fc84c0_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %load/vec4 v0000000000fc8a60_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000000000f71950_0;
    %load/vec4 v0000000000fc8560_0;
    %part/s 1;
    %and;
    %or;
    %store/vec4 v0000000000f5dd20_0, 0, 1;
    %load/vec4 v0000000000fc8560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fc8560_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f71630;
T_3 ;
    %wait E_0000000000f5a170;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f5d250;
T_4 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f5d250 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fc8f60_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000f5d250;
T_5 ;
    %vpi_call 2 26 "$monitor", "time %t, shift_register_output: %b, adder_output: %b, clk: %b, reset: %b", $time, v0000000000fc8240_0, v0000000000fc81a0_0, v0000000000fc8ec0_0, v0000000000fc8f60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000f5d250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fc8ec0_0, 0, 1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000fc8ec0_0;
    %inv;
    %store/vec4 v0000000000fc8ec0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "increment_program_counter_tb.v";
    "./increment_program_counter.v";
    "./../nbit-CLA-fulladder/nbit_CLA_full_adder.v";
    "./../shift-register/shift_register.v";
