# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mnist_nn_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:14 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 13:49:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:14 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/mem_files/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:49:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/IP_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/IP_files/mult_accum.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:14 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/IP_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/IP_files/mult_accum.v 
# -- Compiling module mult_accum
# 
# Top level modules:
# 	mult_accum
# End time: 13:49:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/pointer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/pointer.sv 
# -- Compiling module pointer
# 
# Top level modules:
# 	pointer
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/canvas_editor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/canvas_editor.sv 
# -- Compiling module canvas_editor
# 
# Top level modules:
# 	canvas_editor
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/color_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/color_mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/neurons.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/neurons.sv 
# -- Compiling module neuron_784_20
# -- Compiling module neuron_20_20
# -- Compiling module neuron_20_10
# 
# Top level modules:
# 	neuron_784_20
# 	neuron_20_20
# 	neuron_20_10
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv 
# -- Compiling module state_machine
# 
# Top level modules:
# 	state_machine
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/CONSTANTS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/CONSTANTS.sv 
# -- Compiling package BRAM_ADDRS
# 
# Top level modules:
# 	--none--
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/hex_driver.sv 
# -- Compiling module hex_driver
# 
# Top level modules:
# 	hex_driver
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/testtop_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/testtop_level.sv 
# -- Compiling module testtop_level
# 
# Top level modules:
# 	testtop_level
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/instantiate_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/instantiate_ram.sv 
# -- Compiling module ram_weights_biases
# -- Compiling module ram_input_output
# 
# Top level modules:
# 	ram_weights_biases
# 	ram_input_output
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files {C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/neural_network.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files" C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/neural_network.sv 
# -- Compiling package BRAM_ADDRS
# -- Compiling package neural_network_sv_unit
# -- Importing package BRAM_ADDRS
# -- Compiling module neural_network
# 
# Top level modules:
# 	neural_network
# End time: 13:49:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib mnist_nn
# ** Warning: (vlib-34) Library already exists at "mnist_nn".
# vmap mnist_nn mnist_nn
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mnist_nn mnist_nn 
# Modifying modelsim.ini
# 
vsim -gui -l msim_transcript work.testtop_level -t 10us -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.testtop_level -t 10us -Lf altera_mf_ver 
# Start time: 13:50:00 on Apr 29,2021
# Loading sv_std.std
# Loading work.testtop_level
# Loading work.vga_controller
# Loading work.pointer
# Loading work.color_mapper
# Loading work.canvas_editor
# Loading work.BRAM_ADDRS
# Loading work.neural_network_sv_unit
# Loading work.neural_network
# Loading work.state_machine
# Loading work.ram_weights_biases
# Loading work.ram_input_output
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.rom
# Loading work.hex_driver
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.neuron_784_20
# Loading work.mult_accum
# Loading altera_mf_ver.altmult_accum
# Loading work.neuron_20_20
# Loading work.neuron_20_10
add wave -position end  sim:/testtop_level/MAX10_CLK1_50
force -freeze sim:/testtop_level/MAX10_CLK1_50 1 0, 0 {0 us} -r 1
# ** Warning: (vish-168) The time value, 1, is smaller than the simulator resolution so no run occurred.
# ** Error: (vish-4004) The -repeat option requires a time period argument.
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
add wave -position end  sim:/testtop_level/KEY[0]
force -freeze {sim:/testtop_level/KEY[0]} 0 0
add wave -position end  sim:/testtop_level/x_displ
add wave -position end  sim:/testtop_level/y_displ
force -freeze sim:/testtop_level/x_displ 0 0
force -freeze sim:/testtop_level/y_displ 0 0
add wave -position end  sim:/testtop_level/button
force -freeze sim:/testtop_level/button 0 0
add wave -position end  sim:/testtop_level/canvas
run
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(44): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(64): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 1  sim:/testtop_level/VGA_VS
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(44): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(64): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
restart -f
force -freeze sim:/testtop_level/MAX10_CLK1_50 1 0, 0 {0 us} -r 1
# ** Warning: (vish-168) The time value, 1, is smaller than the simulator resolution so no run occurred.
# ** Error: (vish-4004) The -repeat option requires a time period argument.
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze {sim:/testtop_level/KEY[0]} 0 0
force -freeze sim:/testtop_level/x_displ 0 0
force -freeze sim:/testtop_level/y_displ 0 0
force -freeze sim:/testtop_level/button 0 0
run
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(44): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
# ** Warning: (vsim-8315) C:/Users/STP/Desktop/mnist-nn-fpga/MNIST_NN/sv_files/state_machine.sv(64): No condition is true in the unique/priority if/case statement.
#    Time: 0 us  Iteration: 0  Instance: /testtop_level/nn_instance/s0
force -freeze sim:/testtop_level/MAX10_CLK1_50 1 0, 0 {5 us} -r 10
# ** Warning: (vsim-168) The time value, 5 us, is smaller than the simulator resolution so no run occurred.
run
force -freeze {sim:/testtop_level/KEY[0]} St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:55:54 on Apr 29,2021, Elapsed time: 0:05:54
# Errors: 3, Warnings: 6
