Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr  4 01:00:55 2024
| Host         : big03.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_design_analysis -file ./vivado_output/post_route_design_analysis_report.txt
| Design       : RiscvSystem
| Device       : xc7z020
| Design State : Routed
----------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                                                                                                                                  Path #1                                                                                                                                                                                                                                                                                                                                                                                  |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 40.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Path Delay                | 59.439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Logic Delay               | 17.092(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Net Delay                 | 42.347(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Clock Skew                | 0.015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Slack                     | -19.484                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Logic Levels              | 86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Routes                    | 83                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Logical Path              | FDRE-(10)-LUT4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-CARRY4-(79)-LUT5-(8)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(8)-LUT4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(8)-CARRY4-(1)-CARRY4-LUT5-(4)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(8)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT5-(4)-LUT6-(1)-CARRY4-(137)-LUT5-(4)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-LUT3-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE |
| Start Point Clock         | clk_proc_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| End Point Clock           | clk_proc_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Config Crossings          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| High Fanout               | 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Start Point Pin           | reg_remainder_reg[8]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| End Point Pin             | memory_state_reg[reg_data][20]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+--------------------+-------------+----+-----+----+----+----+---+---+---+---+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
|   End Point Clock  | Requirement |  0 |  1  |  2 |  3 |  4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  12 | 13 | 14 | 16 | 18 | 24 | 29 | 34 | 40 | 46 | 52 | 56 | 62 | 65 | 71 | 76 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 90 | 93 |
+--------------------+-------------+----+-----+----+----+----+---+---+---+---+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_proc_clk_wiz_0 | 20.000ns    | 42 | 479 | 69 | 78 | 33 | 7 | 3 | 8 | 8 | 8 |  7 |  4 | 168 |  4 |  3 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  5 |  4 |  4 |  2 |  2 |  7 |  6 |  2 |  1 | 31 |  1 |
+--------------------+-------------+----+-----+----+----+----+---+---+---+---+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


