Classic Timing Analyzer report for segements7
Thu Sep 02 11:19:10 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.623 ns    ; entre[1] ; seg[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To     ;
+-------+-------------------+-----------------+----------+--------+
; N/A   ; None              ; 7.623 ns        ; entre[1] ; seg[1] ;
; N/A   ; None              ; 7.505 ns        ; entre[1] ; seg[0] ;
; N/A   ; None              ; 7.345 ns        ; entre[1] ; seg[6] ;
; N/A   ; None              ; 7.341 ns        ; entre[1] ; seg[5] ;
; N/A   ; None              ; 7.324 ns        ; entre[1] ; seg[3] ;
; N/A   ; None              ; 7.322 ns        ; entre[1] ; seg[4] ;
; N/A   ; None              ; 7.318 ns        ; entre[1] ; seg[2] ;
; N/A   ; None              ; 7.281 ns        ; entre[3] ; seg[1] ;
; N/A   ; None              ; 7.229 ns        ; entre[0] ; seg[1] ;
; N/A   ; None              ; 7.167 ns        ; entre[3] ; seg[0] ;
; N/A   ; None              ; 7.144 ns        ; entre[2] ; seg[1] ;
; N/A   ; None              ; 7.115 ns        ; entre[0] ; seg[0] ;
; N/A   ; None              ; 7.032 ns        ; entre[2] ; seg[0] ;
; N/A   ; None              ; 7.003 ns        ; entre[3] ; seg[5] ;
; N/A   ; None              ; 6.992 ns        ; entre[3] ; seg[6] ;
; N/A   ; None              ; 6.979 ns        ; entre[3] ; seg[3] ;
; N/A   ; None              ; 6.967 ns        ; entre[3] ; seg[4] ;
; N/A   ; None              ; 6.957 ns        ; entre[3] ; seg[2] ;
; N/A   ; None              ; 6.950 ns        ; entre[0] ; seg[5] ;
; N/A   ; None              ; 6.941 ns        ; entre[0] ; seg[6] ;
; N/A   ; None              ; 6.928 ns        ; entre[0] ; seg[3] ;
; N/A   ; None              ; 6.916 ns        ; entre[0] ; seg[4] ;
; N/A   ; None              ; 6.912 ns        ; entre[0] ; seg[2] ;
; N/A   ; None              ; 6.867 ns        ; entre[2] ; seg[5] ;
; N/A   ; None              ; 6.856 ns        ; entre[2] ; seg[6] ;
; N/A   ; None              ; 6.842 ns        ; entre[2] ; seg[3] ;
; N/A   ; None              ; 6.822 ns        ; entre[2] ; seg[4] ;
; N/A   ; None              ; 6.820 ns        ; entre[2] ; seg[2] ;
+-------+-------------------+-----------------+----------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 02 11:19:10 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segements7 -c segements7 --timing_analysis_only
Info: Longest tpd from source pin "entre[1]" to destination pin "seg[1]" is 7.623 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'entre[1]'
    Info: 2: + IC(2.794 ns) + CELL(0.437 ns) = 4.230 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'var_invers[1]~101'
    Info: 3: + IC(0.741 ns) + CELL(2.652 ns) = 7.623 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'seg[1]'
    Info: Total cell delay = 4.088 ns ( 53.63 % )
    Info: Total interconnect delay = 3.535 ns ( 46.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 02 11:19:10 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


