# compile vhdl design source files
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/sim/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_out_v1_0/8f5fe6e2/pMOD_Audio_out.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/sim/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/ipshared/hepia/upsizer_msb_v1_0/af192157/upsizer_msb.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/sim/test_pmod_audio_design_upsizer_msb_0_1.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/ipshared/hepia/not_gate_v1_0/9003264e/not_gate.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/sim/test_pmod_audio_design_not_gate_0_0.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd"
vhdl xil_defaultlib  "../../../test_audio_pmod.srcs/sim_1/new/tb_test_pmod_audio.vhd"
