# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 439.5 6.4e-05 2048 0.028 4210 210944 97.1205 34.9996 2004.01 1044.05 3180.39 3180.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 439.5 6.4e-05 2048 0.028 4210 209664 97.489 35.0906 2352.54 1045.22 3530.53 3530.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 439.5 6.4e-05 2048 0.028 4210 209920 97.2194 35.0946 2450.43 1043.92 3626.86 3627.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 439.5 6.4e-05 2048 0.028 4210 211968 97.0918 35.067 2311.4 1047.72 3491.49 3491.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 439.5 6.4e-05 2048 0.028 4210 211200 97.5695 35.1949 2328.68 1048.38 3510.03 3510.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 439.5 6.4e-05 2048 0.028 4210 207872 96.8542 34.8905 2353.53 1038.61 3524.09 3524.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 439.5 6.4e-05 2048 0.028 4210 207360 97.5822 35.0675 2359.22 1040.6 3532.68 3532.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 439.5 6.4e-05 2048 0.028 4210 208896 97.265 35.0661 2300.36 1044.07 3476.97 3477.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 439.5 6.4e-05 2048 0.028 4210 208896 96.6598 34.8751 2318.78 1038.9 3489.41 3489.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 439.5 6.4e-05 2048 0.028 4210 211200 97.4525 35.1614 2518.68 1048.56 3700.04 3700.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 439.5 6.4e-05 2048 0.028 4210 204800 96.8976 34.9348 2841.29 1034.37 4007.69 4007.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 439.5 6.4e-05 2048 0.028 4215 210944 97.2432 35.1334 2021.86 1047.52 3201.95 3202.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 439.5 6.4e-05 2048 0.028 4215 211200 97.7091 35.1946 2049.96 1047.26 3230.33 3230.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 439.5 6.4e-05 2048 0.028 4215 210432 97.5189 35.0925 2027.28 1047.46 3207.57 3207.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 439.5 6.4e-05 2048 0.028 4215 209664 97.4638 35.0966 2070.81 1043.3 3246.88 3247.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 439.5 6.4e-05 2048 0.028 4215 208896 97.3162 35.0233 2051.23 1043.9 3227.67 3227.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 439.5 6.4e-05 2048 0.028 4215 209664 97.4556 35.1213 2401.14 1044.57 3578.5 3578.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 439.5 6.4e-05 2048 0.028 4215 209920 97.1494 35.0574 2348.25 1044.71 3525.36 3525.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 439.5 6.4e-05 2048 0.028 4215 208896 97.4804 35.0636 2487.52 1047.6 3667.86 3668.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 439.5 6.4e-05 2048 0.028 4215 211200 97.4966 35.1887 2491.69 1047.41 3671.99 3672.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 439.5 6.4e-05 2048 0.028 4215 207872 96.8102 34.8839 2474.64 1038.53 3645.07 3645.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 439.5 6.4e-05 2048 0.028 4215 207360 97.4295 35.0628 2424.11 1040.4 3597.2 3597.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 439.5 6.4e-05 2048 0.028 4215 208896 97.2447 35.0496 2341.65 1043.92 3518.06 3518.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 439.5 6.4e-05 2048 0.028 4215 202752 97.4865 34.8835 2652.12 1038.72 3823.41 3823.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 439.5 6.4e-05 2048 0.028 4215 211200 97.4382 35.2484 2778.24 1047.7 3958.82 3958.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 439.5 6.4e-05 2048 0.028 4215 204800 96.8871 34.7425 2451.43 1033.57 3616.83 3617.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 439.5 6.4e-05 2048 0.028 4220 210944 97.2308 35.0965 1918.65 1046.26 3097.44 3097.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 439.5 6.4e-05 2048 0.028 4220 211200 97.6132 35.1517 2159.51 1047.41 3339.9 3340.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 439.5 6.4e-05 2048 0.028 4220 210432 97.5073 35.1142 2006.36 1047.24 3186.44 3186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 439.5 6.4e-05 2048 0.028 4220 209664 97.4632 35.0969 2028.46 1042.94 3204.17 3204.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 439.5 6.4e-05 2048 0.028 4220 208896 97.3074 35.0884 1983.29 1044.05 3159.93 3160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 439.5 6.4e-05 2048 0.028 4220 209664 97.3774 35.1347 2522.18 1044.64 3699.53 3699.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 439.5 6.4e-05 2048 0.028 4220 207360 96.9832 34.9393 1737.68 1038.63 2908.43 2908.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 439.5 6.4e-05 2048 0.028 4220 209920 97.1183 35.0679 2429.31 1044.81 3606.52 3606.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 439.5 6.4e-05 2048 0.028 4220 209920 96.9593 35.0822 1699.36 1045.13 2876.73 2876.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 439.5 6.4e-05 2048 0.028 4220 208896 97.5028 35.0632 2267.01 1047.58 3447.36 3447.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 439.5 6.4e-05 2048 0.028 4220 202752 97.5521 34.9245 1576.22 1038.7 2747.61 2747.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 439.5 6.4e-05 2048 0.028 4220 211200 97.472 35.1786 2393.7 1048.26 3574.81 3574.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 439.5 6.4e-05 2048 0.028 4220 211200 97.4249 35.1662 1688.48 1057.73 2879.01 2879.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 439.5 6.4e-05 2048 0.028 4220 207872 96.754 34.9245 3009.04 1039.26 4180.19 4180.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 439.5 6.4e-05 2048 0.028 4220 207872 96.6822 34.8649 1956.49 1039.69 3127.93 3128.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 439.5 6.4e-05 2048 0.028 4220 207360 97.3516 34.9753 2867.28 1040.54 4040.35 4040.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 439.5 6.4e-05 2048 0.028 4220 199680 97.531 34.7303 1874.23 1031.49 3038.19 3038.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 439.5 6.4e-05 2048 0.028 4220 208896 97.2271 35.0041 2801.05 1044.03 3977.51 3977.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 439.5 6.4e-05 2048 0.028 4220 204800 96.876 34.7676 1852.58 1033.44 3017.86 3018.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 439.5 6.4e-05 2048 0.028 4220 202752 97.5133 34.8795 2381.99 1038.72 3553.3 3553.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 439.5 6.4e-05 2048 0.028 4220 196608 96.9494 34.4355 1623.92 1023.54 2779.04 2779.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 439.5 6.4e-05 2048 0.028 4220 211200 97.4256 35.1428 2574.44 1048.42 3755.62 3755.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 439.5 6.4e-05 2048 0.028 4220 204800 96.7151 34.8714 1799.96 1031.78 2963.53 2963.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 439.5 6.4e-05 2048 0.028 4224 210944 97.2312 35.0679 1899.4 1046.63 3078.53 3078.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 439.5 6.4e-05 2048 0.028 4224 211200 97.6134 35.201 2013.93 1048.04 3194.98 3195.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 439.5 6.4e-05 2048 0.028 4224 210432 97.4484 35.0943 1978.55 1047.58 3158.87 3159.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 439.5 6.4e-05 2048 0.028 4224 208896 97.5641 35.1374 1265.64 1046.84 2445.39 2445.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 439.5 6.4e-05 2048 0.028 4224 209664 97.3555 35.0956 2277.23 1044.14 3454.03 3454.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 439.5 6.4e-05 2048 0.028 4224 207872 96.8215 34.8856 1426.69 1038.41 2597.02 2597.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 439.5 6.4e-05 2048 0.028 4224 208896 97.2035 34.9921 2127.61 1044.64 3304.64 3304.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 439.5 6.4e-05 2048 0.028 4224 208896 97.2034 35.0618 1385.53 1044.02 2562.02 2562.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 439.5 6.4e-05 2048 0.028 4224 209664 97.406 35.1519 2418.93 1045.52 3597.2 3597.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 439.5 6.4e-05 2048 0.028 4224 207360 97 34.9264 1677.8 1039.62 2849.55 2849.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 439.5 6.4e-05 2048 0.028 4224 209920 97.1349 35.0289 2299.21 1043.83 3475.41 3475.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 439.5 6.4e-05 2048 0.028 4224 209920 96.9733 35.1195 1649.01 1044 2825.31 2825.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 439.5 6.4e-05 2048 0.028 4224 208896 97.4777 35.1296 2937.21 1046.87 4116.89 4117.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 439.5 6.4e-05 2048 0.028 4224 202752 97.5033 34.8488 1817.15 1039.61 2989.32 2989.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 439.5 6.4e-05 2048 0.028 4224 211200 97.4135 35.1872 2912.44 1047.76 4093 4093.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 439.5 6.4e-05 2048 0.028 4224 211200 97.4549 35.158 1978.55 1048.55 3159.92 3160.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 439.5 6.4e-05 2048 0.028 4224 207872 96.8202 34.8835 2813.93 1039.48 3985.33 3985.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 439.5 6.4e-05 2048 0.028 4224 207872 96.7017 34.8872 1861.69 1039.7 3033.19 3033.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 439.5 6.4e-05 2048 0.028 4224 207360 97.3836 34.9983 2722.15 1040.62 3895.35 3895.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 439.5 6.4e-05 2048 0.028 4224 199680 97.5622 34.7218 1695.67 1030.77 2858.93 2859.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 439.5 6.4e-05 2048 0.028 4224 208896 97.1999 35.0373 2624.73 1044.08 3801.24 3801.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 439.5 6.4e-05 2048 0.028 4224 204800 96.8923 34.8715 1732.73 1034.19 2898.89 2899.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 439.5 6.4e-05 2048 0.028 4225 210944 97.2065 35.055 2145.94 1046.51 3324.91 3325.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 439.5 6.4e-05 2048 0.028 4225 211200 97.641 35.3661 1934.94 1047.42 3115.58 3115.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 439.5 6.4e-05 2048 0.028 4225 209920 97.2028 35.0249 1244.27 1043.81 2420.51 2420.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 439.5 6.4e-05 2048 0.028 4225 210432 97.4631 35.1281 2049.6 1046.77 3229.17 3229.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 439.5 6.4e-05 2048 0.028 4225 208896 97.497 35.1353 1313.97 1047.59 2494.39 2494.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 439.5 6.4e-05 2048 0.028 4225 209664 97.3589 35.0824 2191.91 1043.17 3367.72 3367.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 439.5 6.4e-05 2048 0.028 4225 207872 96.8025 34.9245 1370.92 1038.68 2541.53 2541.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 439.5 6.4e-05 2048 0.028 4225 208896 97.1624 35.0293 2227.95 1044.78 3405.12 3405.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 439.5 6.4e-05 2048 0.028 4225 208896 97.179 34.9942 1439.04 1045.07 2616.48 2616.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 439.5 6.4e-05 2048 0.028 4225 209664 97.4185 35.0761 2415.98 1044.55 3593.25 3593.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 439.5 6.4e-05 2048 0.028 4225 207360 96.9984 34.9066 1720.05 1038.59 2890.76 2890.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 439.5 6.4e-05 2048 0.028 4225 209920 97.136 35.0761 2349.87 1043.91 3526.19 3526.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 439.5 6.4e-05 2048 0.028 4225 209920 96.9737 35.0232 1654.35 1045.12 2831.66 2831.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 439.5 6.4e-05 2048 0.028 4225 208896 97.4948 35.1337 2846.44 1046.73 4026.01 4026.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 439.5 6.4e-05 2048 0.028 4225 202752 97.5471 34.8535 1854.19 1038.71 3025.5 3025.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 439.5 6.4e-05 2048 0.028 4225 211200 97.4284 35.182 2877.75 1047.39 4057.95 4058.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 439.5 6.4e-05 2048 0.028 4225 211200 97.4119 35.1908 1931.38 1047.85 3112.04 3112.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 439.5 6.4e-05 2048 0.028 4225 207872 96.8065 34.9351 2748.53 1038.52 3919 3919.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 439.5 6.4e-05 2048 0.028 4225 207872 96.6901 34.8642 1810.4 1039.83 2981.99 2982.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 439.5 6.4e-05 2048 0.028 4225 207360 97.3529 35.0085 2660.02 1041.6 3834.19 3834.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 439.5 6.4e-05 2048 0.028 4225 199680 97.5387 34.6931 1696.1 1030.6 2859.13 2859.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 439.5 6.4e-05 2048 0.028 4225 208896 97.2096 34.9921 2562.94 1043.98 3739.32 3739.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 439.5 6.4e-05 2048 0.028 4225 204800 96.9117 34.7886 1773.8 1033.57 2939.27 2939.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 439.5 6.4e-05 2048 0.028 4224 208896 97.581 35.0938 1867.9 1047.41 3048.19 3048.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 439.5 6.4e-05 2048 0.028 4224 206848 97.5239 35.1697 1192.93 1044.88 2370.7 2370.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 439.5 6.4e-05 2048 0.028 4224 208640 97.9917 35.2066 1907.11 1048 3088.52 3088.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 439.5 6.4e-05 2048 0.028 4224 207360 97.5838 35.0639 1221.04 1043.84 2397.72 2397.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 439.5 6.4e-05 2048 0.028 4224 208896 97.6396 35.1128 2070.26 1046.75 3249.96 3250.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 439.5 6.4e-05 2048 0.028 4224 208896 97.449 35.106 1327.61 1047.69 2508.06 2508.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 439.5 6.4e-05 2048 0.028 4224 207872 97.5922 35.0515 2027.94 1043.19 3203.98 3204.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 439.5 6.4e-05 2048 0.028 4224 204288 97.3615 35.0105 1272.46 1038.62 2443.66 2443.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 439.5 6.4e-05 2048 0.028 4224 204288 97.4228 34.9559 1041.76 1038.66 2212.99 2213.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 439.5 6.4e-05 2048 0.028 4224 206848 97.4867 34.9859 1992.16 1044.75 3169.58 3169.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 439.5 6.4e-05 2048 0.028 4224 204800 97.8542 34.988 1293.45 1044.95 2471.44 2471.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 439.5 6.4e-05 2048 0.028 4224 202752 97.5073 34.8529 1067.05 1038.73 2238.33 2238.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 439.5 6.4e-05 2048 0.028 4224 207360 97.7922 35.076 2926.44 1044.56 4104.08 4104.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 439.5 6.4e-05 2048 0.028 4224 202752 97.5308 34.9107 1805.31 1038.75 2976.7 2976.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 439.5 6.4e-05 2048 0.028 4224 200448 98.2945 34.9406 1474.36 1038.94 2646.73 2646.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 439.5 6.4e-05 2048 0.028 4224 207360 97.4917 35.0413 2716.7 1043.9 3893.34 3893.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 439.5 6.4e-05 2048 0.028 4224 204800 97.7295 35.0207 1811.63 1045.04 2989.62 2989.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 439.5 6.4e-05 2048 0.028 4224 199680 97.5362 34.7693 1479.37 1030.8 2642.67 2642.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 439.5 6.4e-05 2048 0.028 4224 208896 97.4712 35.1494 2603.75 1046.69 3783.27 3783.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 439.5 6.4e-05 2048 0.028 4224 202752 97.5295 34.8652 1637.48 1039.71 2809.79 2809.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 439.5 6.4e-05 2048 0.028 4224 202752 97.4847 34.8549 1430.92 1039.98 2603.44 2603.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 439.5 6.4e-05 2048 0.028 4224 208000 97.9934 35.193 2555.3 1047.41 3736.11 3736.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 439.5 6.4e-05 2048 0.028 4224 204800 98.5754 35.191 1746.2 1048.68 2928.84 2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 439.5 6.4e-05 2048 0.028 4224 201600 97.7534 34.8324 1430.29 1031.65 2594.73 2594.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 439.5 6.4e-05 2048 0.028 4224 204288 97.3228 34.8987 2433.3 1038.55 3604.28 3604.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 439.5 6.4e-05 2048 0.028 4224 200704 97.9428 35.0044 1667.65 1039.68 2840.48 2840.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 439.5 6.4e-05 2048 0.028 4224 204288 97.4062 35.1204 1400.07 1040.11 2572.91 2573.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 439.5 6.4e-05 2048 0.028 4224 203520 97.931 35.0487 2375.38 1040.58 3549.14 3549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 439.5 6.4e-05 2048 0.028 4224 199680 97.5553 34.7587 1674.37 1030.35 2837.24 2837.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 439.5 6.4e-05 2048 0.028 4224 195840 97.0372 34.3002 1357.41 1020.79 2509.74 2509.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 439.5 6.4e-05 2048 0.028 4224 204800 97.8584 35.1125 2409.78 1044.22 3587.17 3587.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 439.5 6.4e-05 2048 0.028 4224 196608 98.5479 34.7988 1568.82 1033.6 2735.97 2736.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 439.5 6.4e-05 2048 0.028 4224 196608 96.9718 34.3885 1419.7 1022.76 2574.03 2574.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 439.5 6.4e-05 2048 0.028 4240 209920 97.3404 35.1003 1915.22 1047.39 3095.25 3095.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 439.5 6.4e-05 2048 0.028 4240 208896 97.253 34.9962 1224.5 1044.88 2401.83 2401.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 439.5 6.4e-05 2048 0.028 4240 209920 97.6805 35.1639 2169.13 1047.23 3349.41 3349.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 439.5 6.4e-05 2048 0.028 4240 207360 97.5118 35.0812 1366.76 1044.66 2544.22 2544.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 439.5 6.4e-05 2048 0.028 4240 207360 97.3539 34.9965 1119.95 1040.61 2293.11 2293.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 439.5 6.4e-05 2048 0.028 4240 210432 97.3946 35.1973 2008.97 1046.76 3188.54 3188.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 439.5 6.4e-05 2048 0.028 4240 208896 97.4945 35.0593 1308.11 1047.59 2488.46 2488.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 439.5 6.4e-05 2048 0.028 4240 207360 96.9699 34.9504 1065.11 1038.75 2235.98 2236.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 439.5 6.4e-05 2048 0.028 4240 207872 97.5875 35.0986 2846.63 1043.33 4022.85 4023.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 439.5 6.4e-05 2048 0.028 4240 204288 97.3137 34.8754 1761.93 1038.73 2933.05 2933.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 439.5 6.4e-05 2048 0.028 4240 204288 97.4586 34.949 1431.98 1039.03 2603.6 2603.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 439.5 6.4e-05 2048 0.028 4240 208896 97.1628 35.0001 2645.11 1045.2 3822.66 3822.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 439.5 6.4e-05 2048 0.028 4240 208896 97.2125 35.0819 1651.07 1044.97 2828.53 2828.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 439.5 6.4e-05 2048 0.028 4240 202752 97.5176 34.8706 1308.3 1039.6 2480.49 2480.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 439.5 6.4e-05 2048 0.028 4240 209664 97.3931 35.1548 2742.71 1045.47 3920.93 3921.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 439.5 6.4e-05 2048 0.028 4240 207360 96.9654 34.9138 1766.75 1038.6 2937.43 2937.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 439.5 6.4e-05 2048 0.028 4240 207360 97.1786 34.9598 1557.65 1039.78 2729.77 2729.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 439.5 6.4e-05 2048 0.028 4240 202752 97.5122 34.914 1355.78 1039.16 2527.56 2527.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 439.5 6.4e-05 2048 0.028 4240 207360 97.5197 35.0311 2544.63 1044.84 3722.23 3722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 439.5 6.4e-05 2048 0.028 4240 204800 97.748 35.0894 1705.2 1044.09 2882.33 2882.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 439.5 6.4e-05 2048 0.028 4240 199680 97.5305 34.7671 1397.24 1030.76 2560.49 2560.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 439.5 6.4e-05 2048 0.028 4240 204800 97.9254 35.0143 1413.2 1044.56 2590.91 2591.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 439.5 6.4e-05 2048 0.028 4240 208896 97.4578 35.0556 2414.99 1046.74 3594.44 3594.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 439.5 6.4e-05 2048 0.028 4240 202752 97.4647 34.9888 1669.58 1039.71 2841.97 2842.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 439.5 6.4e-05 2048 0.028 4240 202752 97.4783 34.8792 1378.76 1038.98 2550.3 2550.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 439.5 6.4e-05 2048 0.028 4240 196608 96.9475 34.4146 1257.76 1022.79 2412.12 2412.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 439.5 6.4e-05 2048 0.028 4240 208000 98.0002 35.2014 2490.33 1048.19 3671.92 3672.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 439.5 6.4e-05 2048 0.028 4240 204800 98.604 35.1457 1675.14 1047.5 2856.59 2856.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 439.5 6.4e-05 2048 0.028 4240 201600 97.7588 34.8485 1430.59 1030.53 2593.93 2594.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 439.5 6.4e-05 2048 0.028 4240 192000 99.3389 35.064 1250.19 1030.96 2415.76 2415.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 439.5 6.4e-05 2048 0.028 4224 207872 97.576 35.0622 2044.51 1047.44 3224.79 3224.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 439.5 6.4e-05 2048 0.028 4224 206848 97.4785 34.9908 1304.82 1044.75 2482.24 2482.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 439.5 6.4e-05 2048 0.028 4224 205824 97.8948 35.1443 1076.98 1047.69 2257.91 2258.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 439.5 6.4e-05 2048 0.028 4224 208640 97.9246 35.1606 1980.35 1048.15 3161.78 3161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 439.5 6.4e-05 2048 0.028 4224 207360 97.4953 35.0356 1292.37 1043.91 2469.02 2469.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 439.5 6.4e-05 2048 0.028 4224 203520 97.9343 34.9821 1034.99 1040.34 2208.45 2208.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 439.5 6.4e-05 2048 0.028 4224 207360 97.7307 35.2974 2752.25 1046.75 3932.24 3932.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 439.5 6.4e-05 2048 0.028 4224 205824 97.8425 35.0639 1719.83 1047.45 2900.39 2900.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 439.5 6.4e-05 2048 0.028 4224 202752 97.5323 34.888 1366.72 1039.47 2538.82 2538.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 439.5 6.4e-05 2048 0.028 4224 202752 97.5418 34.8897 1156.86 1039.6 2329.09 2329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 439.5 6.4e-05 2048 0.028 4224 206080 97.7661 35.1355 2527.93 1042.95 3703.99 3704.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 439.5 6.4e-05 2048 0.028 4224 204288 97.3067 34.9408 1583.44 1038.57 2754.45 2754.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 439.5 6.4e-05 2048 0.028 4224 204288 97.4553 34.924 1302.99 1038.6 2474.16 2474.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 439.5 6.4e-05 2048 0.028 4224 200704 97.9409 35.0607 1154.7 1039.68 2327.58 2327.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 439.5 6.4e-05 2048 0.028 4224 206848 97.4601 34.989 2419.36 1044.62 3596.63 3596.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 439.5 6.4e-05 2048 0.028 4224 204800 97.8315 35.0331 1536.97 1044.08 2714.11 2714.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 439.5 6.4e-05 2048 0.028 4224 202752 97.5141 34.8674 1258.37 1039.45 2430.41 2430.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 439.5 6.4e-05 2048 0.028 4224 196608 98.5491 34.7396 1076.59 1033.37 2243.44 2243.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 439.5 6.4e-05 2048 0.028 4224 207360 97.7719 35.146 2408.21 1044.74 3586.08 3586.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 439.5 6.4e-05 2048 0.028 4224 202752 97.5367 34.9305 1643.58 1038.78 2815.03 2815.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 439.5 6.4e-05 2048 0.028 4224 200448 98.3656 34.923 1378.34 1039.78 2551.62 2551.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 439.5 6.4e-05 2048 0.028 4224 202752 97.4829 34.8921 1400.27 1039.97 2572.81 2572.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 439.5 6.4e-05 2048 0.028 4224 207360 97.5241 35.1664 2387.86 1044.07 3564.82 3564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 439.5 6.4e-05 2048 0.028 4224 204800 97.7473 34.9799 1691.94 1045.12 2870 2870.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 439.5 6.4e-05 2048 0.028 4224 199680 97.5461 34.8042 1362.27 1031.59 2526.42 2526.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 439.5 6.4e-05 2048 0.028 4224 204800 97.9245 34.9968 1307.25 1045.43 2485.8 2485.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 439.5 6.4e-05 2048 0.028 4250 209920 97.2298 35.2021 2167.72 1046.32 3346.68 3346.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 439.5 6.4e-05 2048 0.028 4250 208896 97.1855 34.988 1367.24 1043.97 2543.58 2543.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 439.5 6.4e-05 2048 0.028 4250 208896 97.4776 35.111 1124.18 1047.7 2304.67 2304.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 439.5 6.4e-05 2048 0.028 4250 209920 97.6998 35.1718 2014.12 1048.02 3195.2 3195.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 439.5 6.4e-05 2048 0.028 4250 207360 97.541 35.0761 1280.15 1043.78 2456.74 2456.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 439.5 6.4e-05 2048 0.028 4250 207360 97.3705 35.0456 1066.46 1040.76 2239.83 2239.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 439.5 6.4e-05 2048 0.028 4250 204800 97.7834 34.9878 905.683 1044.3 2082.95 2083.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 439.5 6.4e-05 2048 0.028 4250 210432 97.3552 35.1355 2759.79 1047.39 3939.87 3940.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 439.5 6.4e-05 2048 0.028 4250 208896 97.4623 35.1216 1705.38 1046.71 2884.87 2885.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 439.5 6.4e-05 2048 0.028 4250 207360 96.9816 34.8959 1382 1039.39 2553.47 2553.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 439.5 6.4e-05 2048 0.028 4250 202752 97.5161 35.0039 1149.36 1039.77 2321.84 2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 439.5 6.4e-05 2048 0.028 4250 207872 97.5332 35.0537 2499.37 1043.03 3675.2 3675.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 439.5 6.4e-05 2048 0.028 4250 204288 97.3079 34.911 1561.48 1039.56 2733.46 2733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 439.5 6.4e-05 2048 0.028 4250 204288 97.464 34.9266 1281.16 1038.8 2452.55 2452.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 439.5 6.4e-05 2048 0.028 4250 200704 97.9086 34.8705 1134.33 1049 2316.31 2316.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 439.5 6.4e-05 2048 0.028 4250 208896 97.1713 35.1271 2453.6 1044.75 3630.85 3631.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 439.5 6.4e-05 2048 0.028 4250 208896 97.2312 35.0044 1593.22 1045.03 2770.69 2770.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 439.5 6.4e-05 2048 0.028 4250 202752 97.5309 34.8525 1292.01 1038.72 2463.31 2463.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 439.5 6.4e-05 2048 0.028 4250 204800 96.8658 34.7613 1145.03 1033.55 2310.4 2310.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 439.5 6.4e-05 2048 0.028 4250 209664 97.4081 35.0882 2561.08 1045.44 3739.22 3739.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 439.5 6.4e-05 2048 0.028 4250 207360 96.9629 34.9201 1804.68 1039.71 2976.48 2976.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 439.5 6.4e-05 2048 0.028 4250 207360 97.186 34.9817 1486.61 1039.1 2658.08 2658.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 439.5 6.4e-05 2048 0.028 4250 202752 97.4828 34.8833 1381.01 1039.98 2553.56 2553.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 439.5 6.4e-05 2048 0.028 4250 195840 97.0818 34.3327 1221.96 1020.67 2374.24 2374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 439.5 6.4e-05 2048 0.028 4250 207360 97.5222 35.0904 2451.28 1044.93 3629.02 3629.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 439.5 6.4e-05 2048 0.028 4250 204800 97.7353 34.9782 1672.72 1045 2850.64 2850.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 439.5 6.4e-05 2048 0.028 4250 199680 97.5683 34.7693 1381.26 1030.61 2544.42 2544.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 439.5 6.4e-05 2048 0.028 4250 204800 97.8751 35.1015 1309.39 1044.58 2487.15 2487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 439.5 6.4e-05 2048 0.028 4250 192000 99.3304 34.7492 1177.38 1032.03 2343.69 2343.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 439.5 6.4e-05 2048 0.028 4260 205824 97.891 35.1133 1961.12 1046.56 3140.9 3141.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 439.5 6.4e-05 2048 0.028 4260 204800 97.8052 34.9872 1281.34 1043.87 2458.21 2458.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 439.5 6.4e-05 2048 0.028 4260 205824 97.8599 35.0556 1041.87 1047.7 2222.68 2222.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 439.5 6.4e-05 2048 0.028 4260 204800 97.836 35.0644 898.712 1044.06 2075.88 2076.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 439.5 6.4e-05 2048 0.028 4260 206080 98.2344 35.1977 2719.37 1048.26 3901.26 3901.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 439.5 6.4e-05 2048 0.028 4260 204800 97.8574 35.0705 1681.73 1044.94 2859.8 2859.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 439.5 6.4e-05 2048 0.028 4260 203520 97.9296 35.0354 1361.55 1040.72 2535.43 2535.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 439.5 6.4e-05 2048 0.028 4260 204800 97.7158 34.9858 1161.77 1044.25 2338.93 2339.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 439.5 6.4e-05 2048 0.028 4260 205824 97.994 35.1068 2488.79 1047.49 3669.59 3669.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 439.5 6.4e-05 2048 0.028 4260 205824 97.9091 35.1313 1566.26 1056.99 2756.48 2756.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 439.5 6.4e-05 2048 0.028 4260 202752 97.5242 34.8888 1266.33 1038.75 2437.69 2437.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 439.5 6.4e-05 2048 0.028 4260 202752 97.5356 34.8509 1143.58 1039.48 2315.64 2315.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 439.5 6.4e-05 2048 0.028 4260 199680 97.5818 34.7384 975.709 1030.61 2138.83 2139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 439.5 6.4e-05 2048 0.028 4260 204288 98.0823 35.0618 2358.62 1043.03 3534.99 3535.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 439.5 6.4e-05 2048 0.028 4260 200704 98.0462 34.9653 1476.03 1039.4 2648.64 2648.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 439.5 6.4e-05 2048 0.028 4260 198912 98.7754 35.0169 1225.03 1038.82 2397.85 2398.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 439.5 6.4e-05 2048 0.028 4260 200704 97.9391 34.8994 1086.81 1039.71 2259.55 2259.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 439.5 6.4e-05 2048 0.028 4260 197120 98.7307 34.9384 942.917 1034.03 2110.82 2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 439.5 6.4e-05 2048 0.028 4260 204800 97.7889 35.0447 2190.68 1043.8 3367.51 3367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 439.5 6.4e-05 2048 0.028 4260 204800 97.8436 34.9901 1479.22 1044.03 2656.29 2656.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 439.5 6.4e-05 2048 0.028 4260 202752 97.5236 34.8489 1217.06 1039.72 2389.35 2389.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 439.5 6.4e-05 2048 0.028 4260 196608 98.5303 34.9798 1070.97 1033.57 2238.24 2238.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 439.5 6.4e-05 2048 0.028 4260 204800 97.9393 35.0106 1020.76 1045.32 2199.23 2199.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 439.5 6.4e-05 2048 0.028 4224 205824 97.9181 35.1829 1924.37 1046.51 3104.18 3104.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 439.5 6.4e-05 2048 0.028 4224 204800 97.7541 35.0003 1229.86 1043.89 2406.71 2406.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 439.5 6.4e-05 2048 0.028 4224 205824 97.8689 35.0638 1019.02 1046.84 2199.01 2199.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 439.5 6.4e-05 2048 0.028 4224 204800 97.8445 34.9983 877.656 1044.02 2054.73 2054.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 439.5 6.4e-05 2048 0.028 4224 206080 98.2232 35.1581 2603.33 1047.98 3784.89 3785.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 439.5 6.4e-05 2048 0.028 4224 204800 97.8479 35.0711 1580.58 1044.87 2758.57 2758.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 439.5 6.4e-05 2048 0.028 4224 203520 97.9589 34.9816 1298.33 1041.58 2473.05 2473.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 439.5 6.4e-05 2048 0.028 4224 204800 97.7459 35.0828 1120.61 1044.14 2297.77 2297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 439.5 6.4e-05 2048 0.028 4224 204800 98.5965 35.1499 1024.86 1048.44 2207.23 2207.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 439.5 6.4e-05 2048 0.028 4224 205824 98.0365 35.1481 2396.3 1046.61 3576.3 3576.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 439.5 6.4e-05 2048 0.028 4224 205824 97.891 35.0925 1499.21 1047.69 2680.08 2680.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 439.5 6.4e-05 2048 0.028 4224 202752 97.5563 34.9041 1214.18 1039.58 2386.42 2386.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 439.5 6.4e-05 2048 0.028 4224 202752 97.5205 34.8575 1081.21 1038.54 2252.33 2252.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 439.5 6.4e-05 2048 0.028 4224 199680 97.5623 34.8062 934.307 1031.35 2098.22 2098.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 439.5 6.4e-05 2048 0.028 4224 204288 98.0681 35.0761 2235.18 1044.05 3412.58 3412.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 439.5 6.4e-05 2048 0.028 4224 200704 98.0379 34.8866 1392.17 1039.26 2564.55 2564.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 439.5 6.4e-05 2048 0.028 4224 198912 98.784 34.9303 1167.63 1039.65 2341.19 2341.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 439.5 6.4e-05 2048 0.028 4224 200704 97.9609 34.878 1037.79 1039.58 2210.41 2210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 439.5 6.4e-05 2048 0.028 4224 197120 98.7103 34.9 902.86 1033.98 2070.65 2070.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 439.5 6.4e-05 2048 0.028 4224 204800 97.8017 35.0681 2169.5 1043.86 3346.43 3346.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 439.5 6.4e-05 2048 0.028 4224 204800 97.838 35.0513 1435.73 1044.13 2612.95 2613.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 439.5 6.4e-05 2048 0.028 4224 202752 97.5226 34.8549 1176.47 1039.81 2348.86 2349.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 439.5 6.4e-05 2048 0.028 4224 196608 98.5254 34.7648 1035.05 1033.4 2201.94 2202.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 439.5 6.4e-05 2048 0.028 4224 204800 97.9356 35.0085 991.429 1045.55 2170.11 2170.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 439.5 6.4e-05 2048 0.028 4224 196608 96.963 34.3768 891.56 1023.57 2046.69 2046.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 439.5 6.4e-05 2048 0.028 4224 200704 99.3534 35.1872 1931.08 1046.5 3112.32 3112.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 439.5 6.4e-05 2048 0.028 4224 200704 99.0821 35.0689 2102.85 1046.61 3283.81 3283.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 439.5 6.4e-05 2048 0.028 4224 198656 99.2968 35.0031 1348.23 1043.93 2526.66 2526.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 439.5 6.4e-05 2048 0.028 4224 199680 99.3962 35.1025 1104.11 1047.46 2286.27 2286.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 439.5 6.4e-05 2048 0.028 4224 196608 99.7969 35.2625 972.265 1044.09 2151.61 2151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 439.5 6.4e-05 2048 0.028 4224 199680 98.9303 35.0507 906.278 1044.1 2084.56 2084.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 439.5 6.4e-05 2048 0.028 4224 196608 98.9573 34.8897 824.894 1039.71 1998.65 1998.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 439.5 6.4e-05 2048 0.028 4224 193536 99.5356 34.916 764.912 1039.56 1939.12 1939.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 439.5 6.4e-05 2048 0.028 4224 188416 100.584 34.7532 706.707 1034.02 1876.27 1876.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 439.5 6.4e-05 2048 0.028 4260 200704 97.9133 34.9167 734.555 1038.73 1906.31 1906.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 439.5 6.4e-05 2048 0.028 4224 200704 97.9579 34.8599 714.579 1038.83 1886.42 1886.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 439.5 6.4e-05 2048 0.028 4250 197120 98.7554 34.8687 721.006 1033.91 1888.74 1888.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 439.5 6.4e-05 2048 0.028 4224 197120 98.7225 34.9362 716.002 1035.22 1885.07 1885.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 439.5 6.4e-05 2048 0.028 4224 204800 97.8378 35.1502 849.058 1045.12 2027.36 2027.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 439.5 6.4e-05 2048 0.028 4224 199680 97.403 34.7406 1263.49 1032.27 2428.09 2428.26
